   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"periph_init.c"
  23              	.Ltext0:
  24              		.file 1 "../src/periph_init.c"
 24586              		.align	2
 24587              		.thumb
 24588              		.thumb_func
 24590              	NVIC_SetPriority:
 24591              	.LFB101:
   1:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * @version  V2.10
   5:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * @date     19. July 2011
   6:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  *
   7:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * @note
   8:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  *
  10:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * @par
  11:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  *
  15:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * @par
  16:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  *
  22:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  ******************************************************************************/
  23:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if defined ( __ICCARM__ )
  24:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
  26:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  27:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #ifdef __cplusplus
  28:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  extern "C" {
  29:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
  30:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  31:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  34:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  35:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  37:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   It consists of:
  39:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  40:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****      - Cortex-M functions
  42:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****      - Cortex-M instructions
  43:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****      - Cortex-M SIMD instructions
  44:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  45:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   access to the Cortex-M Core
  47:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
  48:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  49:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   
  52:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  55:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****    
  58:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  61:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
  62:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  63:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  64:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*******************************************************************************
  65:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  66:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  ******************************************************************************/
  67:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****    - CMSIS version number
  70:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****    - Cortex-M core
  71:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****    - Cortex-M core Revision Number
  72:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
  73:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
  74:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  75:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  80:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  82:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  83:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  84:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  87:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  88:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  91:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  92:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  95:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
  96:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
  99:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 100:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 101:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 103:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 106:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #else
 107:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 109:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #endif
 110:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #else
 111:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 112:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 113:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 114:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 116:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 118:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #else
 119:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 121:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #endif
 122:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #else
 123:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 124:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 125:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 126:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 127:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 130:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #else
 131:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 133:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #endif
 134:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #else
 135:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 136:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 137:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 138:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 139:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 141:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 142:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 143:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 148:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 150:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 152:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 155:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 156:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 158:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000
 159:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 161:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 162:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0
 164:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 166:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 167:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0
 169:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 171:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 172:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 176:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 177:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #endif
 181:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 182:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 183:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #ifdef __cplusplus
 185:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #else
 187:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 189:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 192:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 194:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 195:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 196:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*******************************************************************************
 197:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  *                 Register Abstraction
 198:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  ******************************************************************************/
 199:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Core Register contain:
 201:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core Register
 202:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core NVIC Register
 203:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core SCB Register
 204:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core SysTick Register
 205:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core Debug Register
 206:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core MPU Register
 207:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core FPU Register
 208:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** */
 209:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 210:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 214:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 215:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 216:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 218:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef union
 219:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 220:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   struct
 221:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   {
 222:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #else
 225:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 229:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } APSR_Type;
 237:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 238:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 239:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 241:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef union
 242:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 243:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   struct
 244:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   {
 245:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } IPSR_Type;
 250:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 251:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 252:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 254:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef union
 255:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 256:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   struct
 257:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   {
 258:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #else
 262:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 266:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } xPSR_Type;
 276:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 277:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 278:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 280:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef union
 281:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 282:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   struct
 283:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   {
 284:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } CONTROL_Type;
 291:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 292:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 294:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 295:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 299:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 300:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 301:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 303:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 304:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 305:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED0[24];
 307:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RSERVED1[24];
 309:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED2[24];
 311:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED3[24];
 313:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED4[56];
 315:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED5[644];
 317:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }  NVIC_Type;
 319:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 320:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 324:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 326:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 327:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 331:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 332:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 333:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 335:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 336:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 337:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED0[5];
 357:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } SCB_Type;
 359:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 360:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 364:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 367:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 370:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 373:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 376:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 380:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 383:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 386:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 389:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 392:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 395:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 398:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 401:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 404:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 407:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 411:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 415:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 418:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 421:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 424:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 427:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 430:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 433:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 434:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 437:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 440:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 443:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 447:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 450:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 453:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 456:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 459:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 462:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 466:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 469:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 472:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 475:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 478:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 481:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 484:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 487:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 490:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 493:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 496:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 499:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 502:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 505:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 509:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 512:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 515:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 519:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 522:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 525:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 529:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 532:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 535:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 538:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 541:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 543:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 544:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 548:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 549:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 550:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 552:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 553:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 554:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED0[1];
 555:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } SCnSCB_Type;
 558:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 559:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 563:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 567:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 570:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 573:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 576:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 579:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 581:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 582:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 586:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 587:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 588:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 590:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 591:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 592:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } SysTick_Type;
 597:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 598:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 602:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 605:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 608:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 611:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 615:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 616:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 619:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 623:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 626:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 629:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 631:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 632:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 636:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 637:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 638:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 640:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 641:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 642:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __O  union
 643:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   {
 644:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED0[864];
 649:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED1[15];
 651:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED2[15];
 653:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } ITM_Type;
 655:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 656:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 660:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 664:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 667:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 670:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 673:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 676:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 679:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 682:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 685:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 688:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 690:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 691:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 696:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 697:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 698:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 700:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 701:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 702:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } MPU_Type;
 714:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 715:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* MPU Type Register */
 716:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 719:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 722:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 725:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* MPU Control Register */
 726:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 729:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 732:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 735:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* MPU Region Number Register */
 736:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 739:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* MPU Region Base Address Register */
 740:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 743:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 746:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 749:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 753:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 756:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 759:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 762:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 764:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 765:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 766:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 771:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 772:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 773:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 775:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 776:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 777:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****        uint32_t RESERVED0[1];
 778:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } FPU_Type;
 784:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 785:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register */
 786:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 789:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 792:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 795:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 798:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 801:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 804:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 807:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 810:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 813:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register */
 814:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 817:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 821:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 824:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 827:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 830:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 834:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 837:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 840:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 843:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 846:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 849:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 852:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 855:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 859:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 862:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 865:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 868:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 870:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 871:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 872:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 876:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 877:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 878:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 880:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** typedef struct
 881:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 882:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** } CoreDebug_Type;
 887:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 888:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 892:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 895:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 898:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 901:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 904:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 907:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 910:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 913:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 916:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 919:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 922:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 925:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register */
 926:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 929:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 932:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 936:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 939:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 942:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 945:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 948:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 951:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 954:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 957:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 960:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 963:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 966:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 969:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 972:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 974:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 975:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
 977:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
 978:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 979:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 987:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 994:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
 998:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
 999:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #endif
1003:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1004:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} */
1005:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1006:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1007:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1008:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*******************************************************************************
1009:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1010:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  ******************************************************************************/
1011:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Core Function Interface contains:
1013:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core NVIC Functions
1014:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core SysTick Functions
1015:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core Debug Functions
1016:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   - Core Register Access Functions
1017:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** */
1018:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1019:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1020:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1021:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
1025:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1026:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1027:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Set Priority Grouping
1028:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1029:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Only values from 0..7 are used.
1032:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1035:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1037:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1039:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t reg_value;
1040:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1042:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1049:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1050:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1051:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Get Priority Grouping
1052:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1053:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1056:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return                Priority grouping field
1057:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1058:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1060:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1062:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1063:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1064:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Enable External Interrupt
1065:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1066:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1069:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1071:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1073:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1076:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1077:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1078:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Disable External Interrupt
1079:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1080:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1083:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1085:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1087:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1089:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1090:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1091:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1093:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     for the specified interrupt.
1095:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1096:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return             1  Interrupt status is pending
1099:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1100:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1102:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1104:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1105:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1106:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1108:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1111:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1113:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1115:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1116:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1117:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1118:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1119:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Clear Pending Interrupt
1120:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1121:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function clears the pending bit for the specified interrupt.
1122:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     The interrupt number cannot be a negative value.
1123:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1124:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
1125:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1126:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1127:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1128:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1129:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1130:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1131:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1132:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Get Active Interrupt
1133:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1134:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function reads the active register in NVIC and returns the active bit.
1135:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get active
1136:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return             0  Interrupt status is not active
1137:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return             1  Interrupt status is active
1138:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1139:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1140:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1141:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1142:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1143:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1144:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1145:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Set Interrupt Priority
1146:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1147:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function sets the priority for the specified interrupt. The interrupt
1148:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     number can be positive to specify an external (device specific)
1149:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1150:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1151:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     Note: The priority cannot be set for every core interrupt.
1152:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1153:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1154:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]  priority  Priority to set
1155:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1156:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1157:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 24592              		.loc 4 1157 0
 24593              		.cfi_startproc
 24594              		@ args = 0, pretend = 0, frame = 8
 24595              		@ frame_needed = 1, uses_anonymous_args = 0
 24596              		@ link register save eliminated.
 24597 0000 80B4     		push	{r7}
 24598              	.LCFI0:
 24599              		.cfi_def_cfa_offset 4
 24600 0002 83B0     		sub	sp, sp, #12
 24601              	.LCFI1:
 24602              		.cfi_def_cfa_offset 16
 24603 0004 00AF     		add	r7, sp, #0
 24604              		.cfi_offset 7, -4
 24605              	.LCFI2:
 24606              		.cfi_def_cfa_register 7
 24607 0006 0346     		mov	r3, r0
 24608 0008 3960     		str	r1, [r7, #0]
 24609 000a FB71     		strb	r3, [r7, #7]
1158:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   if(IRQn < 0) {
 24610              		.loc 4 1158 0
 24611 000c 97F90730 		ldrsb	r3, [r7, #7]
 24612 0010 002B     		cmp	r3, #0
 24613 0012 0DDA     		bge	.L2
1159:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 24614              		.loc 4 1159 0
 24615 0014 0E49     		ldr	r1, .L4
 24616 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 24617 0018 03F00F03 		and	r3, r3, #15
 24618 001c A3F10403 		sub	r3, r3, #4
 24619 0020 3A68     		ldr	r2, [r7, #0]
 24620 0022 D2B2     		uxtb	r2, r2
 24621 0024 4FEA0212 		lsl	r2, r2, #4
 24622 0028 D2B2     		uxtb	r2, r2
 24623 002a CB18     		adds	r3, r1, r3
 24624 002c 1A76     		strb	r2, [r3, #24]
 24625 002e 0AE0     		b	.L1
 24626              	.L2:
1160:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   else {
1161:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 24627              		.loc 4 1161 0
 24628 0030 0849     		ldr	r1, .L4+4
 24629 0032 97F90730 		ldrsb	r3, [r7, #7]
 24630 0036 3A68     		ldr	r2, [r7, #0]
 24631 0038 D2B2     		uxtb	r2, r2
 24632 003a 4FEA0212 		lsl	r2, r2, #4
 24633 003e D2B2     		uxtb	r2, r2
 24634 0040 CB18     		adds	r3, r1, r3
 24635 0042 83F80023 		strb	r2, [r3, #768]
 24636              	.L1:
1162:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
 24637              		.loc 4 1162 0
 24638 0046 07F10C07 		add	r7, r7, #12
 24639 004a BD46     		mov	sp, r7
 24640 004c 80BC     		pop	{r7}
 24641 004e 7047     		bx	lr
 24642              	.L5:
 24643              		.align	2
 24644              	.L4:
 24645 0050 00ED00E0 		.word	-536810240
 24646 0054 00E100E0 		.word	-536813312
 24647              		.cfi_endproc
 24648              	.LFE101:
 24650              		.section	.text.SysTick_Config,"ax",%progbits
 24651              		.align	2
 24652              		.thumb
 24653              		.thumb_func
 24655              	SysTick_Config:
 24656              	.LFB106:
1163:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1164:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1165:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Get Interrupt Priority
1166:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1167:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function reads the priority for the specified interrupt. The interrupt
1168:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     number can be positive to specify an external (device specific)
1169:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1170:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1171:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     The returned priority value is automatically aligned to the implemented
1172:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     priority bits of the microcontroller.
1173:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1174:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1175:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return             Interrupt Priority
1176:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1177:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1178:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1179:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1180:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   if(IRQn < 0) {
1181:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1182:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   else {
1183:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1184:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1185:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1186:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1187:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Encode Priority
1188:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1189:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function encodes the priority for an interrupt with the given priority group,
1190:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     preemptive priority value and sub priority value.
1191:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     In case of a conflict between priority grouping and available
1192:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1193:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1194:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
1195:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1196:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1197:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1198:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1199:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return                        Encoded priority for the interrupt
1200:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1201:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1202:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1203:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1204:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t PreemptPriorityBits;
1205:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t SubPriorityBits;
1206:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1207:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1208:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1209:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1210:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   return (
1211:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1212:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1213:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****          );
1214:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1215:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1216:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1217:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  Decode Priority
1218:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1219:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function decodes an interrupt priority value with the given priority group to
1220:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     preemptive priority value and sub priority value.
1221:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     In case of a conflict between priority grouping and available
1222:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1223:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1224:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1225:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1226:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]         Priority   Priority value
1227:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1228:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1229:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1230:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1231:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1232:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1233:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1234:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t PreemptPriorityBits;
1235:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   uint32_t SubPriorityBits;
1236:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1237:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1238:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1239:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1240:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1241:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1242:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1243:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1244:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1245:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  System Reset
1246:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1247:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function initiate a system reset request to reset the MCU.
1248:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1249:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE void NVIC_SystemReset(void)
1250:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
1251:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1252:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****                                                                   buffered write are completed befo
1253:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1254:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1255:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1256:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1257:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   while(1);                                                    /* wait until reset */
1258:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
1259:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1260:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1261:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1262:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1263:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1264:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /* ##################################    SysTick function  ########################################
1265:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1266:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1267:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   @{
1268:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1269:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1270:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1271:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1272:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** /** \brief  System Tick Configuration
1273:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1274:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1275:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     Counter is in free running mode to generate periodical interrupts.
1276:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1277:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts
1278:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return          0  Function succeeded
1279:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****     \return          1  Function failed
1280:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****  */
1281:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1282:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** {
 24657              		.loc 4 1282 0
 24658              		.cfi_startproc
 24659              		@ args = 0, pretend = 0, frame = 8
 24660              		@ frame_needed = 1, uses_anonymous_args = 0
 24661 0000 80B5     		push	{r7, lr}
 24662              	.LCFI3:
 24663              		.cfi_def_cfa_offset 8
 24664 0002 82B0     		sub	sp, sp, #8
 24665              	.LCFI4:
 24666              		.cfi_def_cfa_offset 16
 24667 0004 00AF     		add	r7, sp, #0
 24668              		.cfi_offset 14, -4
 24669              		.cfi_offset 7, -8
 24670              	.LCFI5:
 24671              		.cfi_def_cfa_register 7
 24672 0006 7860     		str	r0, [r7, #4]
1283:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 24673              		.loc 4 1283 0
 24674 0008 7A68     		ldr	r2, [r7, #4]
 24675 000a 6FF07F43 		mvn	r3, #-16777216
 24676 000e 9A42     		cmp	r2, r3
 24677 0010 02D9     		bls	.L7
 24678              		.loc 4 1283 0 is_stmt 0 discriminator 1
 24679 0012 4FF00103 		mov	r3, #1
 24680 0016 16E0     		b	.L8
 24681              	.L7:
1284:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** 
1285:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 24682              		.loc 4 1285 0 is_stmt 1
 24683 0018 0D4B     		ldr	r3, .L9
 24684 001a 7A68     		ldr	r2, [r7, #4]
 24685 001c 22F07F42 		bic	r2, r2, #-16777216
 24686 0020 02F1FF32 		add	r2, r2, #-1
 24687 0024 5A60     		str	r2, [r3, #4]
1286:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 24688              		.loc 4 1286 0
 24689 0026 4FF0FF30 		mov	r0, #-1
 24690 002a 4FF00F01 		mov	r1, #15
 24691 002e FFF7FEFF 		bl	NVIC_SetPriority
1287:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 24692              		.loc 4 1287 0
 24693 0032 074B     		ldr	r3, .L9
 24694 0034 4FF00002 		mov	r2, #0
 24695 0038 9A60     		str	r2, [r3, #8]
1288:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 24696              		.loc 4 1288 0
 24697 003a 054B     		ldr	r3, .L9
 24698 003c 4FF00702 		mov	r2, #7
 24699 0040 1A60     		str	r2, [r3, #0]
1289:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1290:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1291:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h ****   return (0);                                                  /* Function successful */
 24700              		.loc 4 1291 0
 24701 0042 4FF00003 		mov	r3, #0
 24702              	.L8:
1292:/home/kvv/workspace/k-car/autopilot/inc/CMSIS/core_cm4.h **** }
 24703              		.loc 4 1292 0
 24704 0046 1846     		mov	r0, r3
 24705 0048 07F10807 		add	r7, r7, #8
 24706 004c BD46     		mov	sp, r7
 24707 004e 80BD     		pop	{r7, pc}
 24708              	.L10:
 24709              		.align	2
 24710              	.L9:
 24711 0050 10E000E0 		.word	-536813552
 24712              		.cfi_endproc
 24713              	.LFE106:
 24715              		.global	PrescalerValue
 24716              		.section	.bss.PrescalerValue,"aw",%nobits
 24717              		.align	1
 24720              	PrescalerValue:
 24721 0000 0000     		.space	2
 24722              		.section	.text.PERIPH_Init_Spi,"ax",%progbits
 24723              		.align	2
 24724              		.global	PERIPH_Init_Spi
 24725              		.thumb
 24726              		.thumb_func
 24728              	PERIPH_Init_Spi:
 24729              	.LFB110:
   1:../src/periph_init.c **** #include "periph_init.h"
   2:../src/periph_init.c **** #include "stm32f4xx.h"
   3:../src/periph_init.c **** 
   4:../src/periph_init.c **** uint16_t PrescalerValue = 0;
   5:../src/periph_init.c **** extern __IO uint32_t SysTime;
   6:../src/periph_init.c **** 
   7:../src/periph_init.c **** void PERIPH_Init_Spi(void) {
 24730              		.loc 1 7 0
 24731              		.cfi_startproc
 24732              		@ args = 0, pretend = 0, frame = 32
 24733              		@ frame_needed = 1, uses_anonymous_args = 0
 24734 0000 80B5     		push	{r7, lr}
 24735              	.LCFI6:
 24736              		.cfi_def_cfa_offset 8
 24737 0002 88B0     		sub	sp, sp, #32
 24738              	.LCFI7:
 24739              		.cfi_def_cfa_offset 40
 24740 0004 00AF     		add	r7, sp, #0
 24741              		.cfi_offset 14, -4
 24742              		.cfi_offset 7, -8
 24743              	.LCFI8:
 24744              		.cfi_def_cfa_register 7
   8:../src/periph_init.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 24745              		.loc 1 8 0
 24746 0006 4FF48050 		mov	r0, #4096
 24747 000a 4FF00101 		mov	r1, #1
 24748 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
   9:../src/periph_init.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 24749              		.loc 1 9 0
 24750 0012 4FF00100 		mov	r0, #1
 24751 0016 4FF00101 		mov	r1, #1
 24752 001a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
  10:../src/periph_init.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 24753              		.loc 1 10 0
 24754 001e 4FF01000 		mov	r0, #16
 24755 0022 4FF00101 		mov	r1, #1
 24756 0026 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
  11:../src/periph_init.c **** 
  12:../src/periph_init.c ****     GPIO_InitTypeDef GPIO_InitStruct;
  13:../src/periph_init.c ****     GPIO_StructInit(&GPIO_InitStruct);
 24757              		.loc 1 13 0
 24758 002a 07F11803 		add	r3, r7, #24
 24759 002e 1846     		mov	r0, r3
 24760 0030 FFF7FEFF 		bl	GPIO_StructInit
  14:../src/periph_init.c ****     GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 24761              		.loc 1 14 0
 24762 0034 4FF00203 		mov	r3, #2
 24763 0038 3B77     		strb	r3, [r7, #28]
  15:../src/periph_init.c ****     GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 24764              		.loc 1 15 0
 24765 003a 4FF00003 		mov	r3, #0
 24766 003e BB77     		strb	r3, [r7, #30]
  16:../src/periph_init.c ****     GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 24767              		.loc 1 16 0
 24768 0040 4FF00203 		mov	r3, #2
 24769 0044 FB77     		strb	r3, [r7, #31]
  17:../src/periph_init.c ****     GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 24770              		.loc 1 17 0
 24771 0046 4FF00203 		mov	r3, #2
 24772 004a 7B77     		strb	r3, [r7, #29]
  18:../src/periph_init.c ****     GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 24773              		.loc 1 18 0
 24774 004c 4FF0E003 		mov	r3, #224
 24775 0050 BB61     		str	r3, [r7, #24]
  19:../src/periph_init.c ****     GPIO_Init(GPIOA, &GPIO_InitStruct);
 24776              		.loc 1 19 0
 24777 0052 07F11803 		add	r3, r7, #24
 24778 0056 2B48     		ldr	r0, .L12
 24779 0058 1946     		mov	r1, r3
 24780 005a FFF7FEFF 		bl	GPIO_Init
  20:../src/periph_init.c **** 
  21:../src/periph_init.c ****     GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_SPI1);
 24781              		.loc 1 21 0
 24782 005e 2948     		ldr	r0, .L12
 24783 0060 4FF00501 		mov	r1, #5
 24784 0064 4FF00502 		mov	r2, #5
 24785 0068 FFF7FEFF 		bl	GPIO_PinAFConfig
  22:../src/periph_init.c ****     GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 24786              		.loc 1 22 0
 24787 006c 2548     		ldr	r0, .L12
 24788 006e 4FF00601 		mov	r1, #6
 24789 0072 4FF00502 		mov	r2, #5
 24790 0076 FFF7FEFF 		bl	GPIO_PinAFConfig
  23:../src/periph_init.c ****     GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 24791              		.loc 1 23 0
 24792 007a 2248     		ldr	r0, .L12
 24793 007c 4FF00701 		mov	r1, #7
 24794 0080 4FF00502 		mov	r2, #5
 24795 0084 FFF7FEFF 		bl	GPIO_PinAFConfig
  24:../src/periph_init.c **** 
  25:../src/periph_init.c ****     GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 24796              		.loc 1 25 0
 24797 0088 4FF00103 		mov	r3, #1
 24798 008c 3B77     		strb	r3, [r7, #28]
  26:../src/periph_init.c ****     GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3;
 24799              		.loc 1 26 0
 24800 008e 4FF00803 		mov	r3, #8
 24801 0092 BB61     		str	r3, [r7, #24]
  27:../src/periph_init.c ****     GPIO_Init(GPIOE, &GPIO_InitStruct);
 24802              		.loc 1 27 0
 24803 0094 07F11803 		add	r3, r7, #24
 24804 0098 1B48     		ldr	r0, .L12+4
 24805 009a 1946     		mov	r1, r3
 24806 009c FFF7FEFF 		bl	GPIO_Init
  28:../src/periph_init.c ****     GPIO_SetBits(GPIOE, GPIO_Pin_3);
 24807              		.loc 1 28 0
 24808 00a0 1948     		ldr	r0, .L12+4
 24809 00a2 4FF00801 		mov	r1, #8
 24810 00a6 FFF7FEFF 		bl	GPIO_SetBits
  29:../src/periph_init.c **** 
  30:../src/periph_init.c ****     SPI_InitTypeDef SPI_InitStructure;
  31:../src/periph_init.c ****     SPI_I2S_DeInit(SPI1);
 24811              		.loc 1 31 0
 24812 00aa 1848     		ldr	r0, .L12+8
 24813 00ac FFF7FEFF 		bl	SPI_I2S_DeInit
  32:../src/periph_init.c ****     SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 24814              		.loc 1 32 0
 24815 00b0 4FF00003 		mov	r3, #0
 24816 00b4 BB80     		strh	r3, [r7, #4]	@ movhi
  33:../src/periph_init.c ****     SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 24817              		.loc 1 33 0
 24818 00b6 4FF00003 		mov	r3, #0
 24819 00ba 3B81     		strh	r3, [r7, #8]	@ movhi
  34:../src/periph_init.c ****     SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 24820              		.loc 1 34 0
 24821 00bc 4FF00003 		mov	r3, #0
 24822 00c0 7B81     		strh	r3, [r7, #10]	@ movhi
  35:../src/periph_init.c ****     SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 24823              		.loc 1 35 0
 24824 00c2 4FF00003 		mov	r3, #0
 24825 00c6 BB81     		strh	r3, [r7, #12]	@ movhi
  36:../src/periph_init.c ****     SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 24826              		.loc 1 36 0
 24827 00c8 4FF40073 		mov	r3, #512
 24828 00cc FB81     		strh	r3, [r7, #14]	@ movhi
  37:../src/periph_init.c ****     SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 24829              		.loc 1 37 0
 24830 00ce 4FF00803 		mov	r3, #8
 24831 00d2 3B82     		strh	r3, [r7, #16]	@ movhi
  38:../src/periph_init.c ****     SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 24832              		.loc 1 38 0
 24833 00d4 4FF00003 		mov	r3, #0
 24834 00d8 7B82     		strh	r3, [r7, #18]	@ movhi
  39:../src/periph_init.c ****     SPI_InitStructure.SPI_CRCPolynomial = 7;
 24835              		.loc 1 39 0
 24836 00da 4FF00703 		mov	r3, #7
 24837 00de BB82     		strh	r3, [r7, #20]	@ movhi
  40:../src/periph_init.c ****     SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 24838              		.loc 1 40 0
 24839 00e0 4FF48273 		mov	r3, #260
 24840 00e4 FB80     		strh	r3, [r7, #6]	@ movhi
  41:../src/periph_init.c ****     SPI_Init(SPI1, &SPI_InitStructure);
 24841              		.loc 1 41 0
 24842 00e6 07F10403 		add	r3, r7, #4
 24843 00ea 0848     		ldr	r0, .L12+8
 24844 00ec 1946     		mov	r1, r3
 24845 00ee FFF7FEFF 		bl	SPI_Init
  42:../src/periph_init.c **** 
  43:../src/periph_init.c ****     SPI_Cmd(SPI1, ENABLE);
 24846              		.loc 1 43 0
 24847 00f2 0648     		ldr	r0, .L12+8
 24848 00f4 4FF00101 		mov	r1, #1
 24849 00f8 FFF7FEFF 		bl	SPI_Cmd
  44:../src/periph_init.c **** }
 24850              		.loc 1 44 0
 24851 00fc 07F12007 		add	r7, r7, #32
 24852 0100 BD46     		mov	sp, r7
 24853 0102 80BD     		pop	{r7, pc}
 24854              	.L13:
 24855              		.align	2
 24856              	.L12:
 24857 0104 00000240 		.word	1073872896
 24858 0108 00100240 		.word	1073876992
 24859 010c 00300140 		.word	1073819648
 24860              		.cfi_endproc
 24861              	.LFE110:
 24863              		.section	.text.PERIPH_Init_Leds,"ax",%progbits
 24864              		.align	2
 24865              		.global	PERIPH_Init_Leds
 24866              		.thumb
 24867              		.thumb_func
 24869              	PERIPH_Init_Leds:
 24870              	.LFB111:
  45:../src/periph_init.c **** 
  46:../src/periph_init.c **** void PERIPH_Init_Leds() {
 24871              		.loc 1 46 0
 24872              		.cfi_startproc
 24873              		@ args = 0, pretend = 0, frame = 8
 24874              		@ frame_needed = 1, uses_anonymous_args = 0
 24875 0000 80B5     		push	{r7, lr}
 24876              	.LCFI9:
 24877              		.cfi_def_cfa_offset 8
 24878 0002 82B0     		sub	sp, sp, #8
 24879              	.LCFI10:
 24880              		.cfi_def_cfa_offset 16
 24881 0004 00AF     		add	r7, sp, #0
 24882              		.cfi_offset 14, -4
 24883              		.cfi_offset 7, -8
 24884              	.LCFI11:
 24885              		.cfi_def_cfa_register 7
  47:../src/periph_init.c ****     GPIO_InitTypeDef GPIO_InitStructure;
  48:../src/periph_init.c **** 
  49:../src/periph_init.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 24886              		.loc 1 49 0
 24887 0006 4FF00800 		mov	r0, #8
 24888 000a 4FF00101 		mov	r1, #1
 24889 000e FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
  50:../src/periph_init.c **** 
  51:../src/periph_init.c ****     GPIO_InitStructure.GPIO_Pin = LEDS;
 24890              		.loc 1 51 0
 24891 0012 4FF47043 		mov	r3, #61440
 24892 0016 3B60     		str	r3, [r7, #0]
  52:../src/periph_init.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 24893              		.loc 1 52 0
 24894 0018 4FF00203 		mov	r3, #2
 24895 001c 3B71     		strb	r3, [r7, #4]
  53:../src/periph_init.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 24896              		.loc 1 53 0
 24897 001e 4FF00303 		mov	r3, #3
 24898 0022 7B71     		strb	r3, [r7, #5]
  54:../src/periph_init.c ****     GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 24899              		.loc 1 54 0
 24900 0024 4FF00003 		mov	r3, #0
 24901 0028 BB71     		strb	r3, [r7, #6]
  55:../src/periph_init.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 24902              		.loc 1 55 0
 24903 002a 4FF00103 		mov	r3, #1
 24904 002e FB71     		strb	r3, [r7, #7]
  56:../src/periph_init.c ****     GPIO_Init(GPIOD, &GPIO_InitStructure);
 24905              		.loc 1 56 0
 24906 0030 3B46     		mov	r3, r7
 24907 0032 1248     		ldr	r0, .L15
 24908 0034 1946     		mov	r1, r3
 24909 0036 FFF7FEFF 		bl	GPIO_Init
  57:../src/periph_init.c **** 
  58:../src/periph_init.c ****     GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 24910              		.loc 1 58 0
 24911 003a 1048     		ldr	r0, .L15
 24912 003c 4FF00C01 		mov	r1, #12
 24913 0040 4FF00202 		mov	r2, #2
 24914 0044 FFF7FEFF 		bl	GPIO_PinAFConfig
  59:../src/periph_init.c ****     GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 24915              		.loc 1 59 0
 24916 0048 0C48     		ldr	r0, .L15
 24917 004a 4FF00D01 		mov	r1, #13
 24918 004e 4FF00202 		mov	r2, #2
 24919 0052 FFF7FEFF 		bl	GPIO_PinAFConfig
  60:../src/periph_init.c ****     GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 24920              		.loc 1 60 0
 24921 0056 0948     		ldr	r0, .L15
 24922 0058 4FF00E01 		mov	r1, #14
 24923 005c 4FF00202 		mov	r2, #2
 24924 0060 FFF7FEFF 		bl	GPIO_PinAFConfig
  61:../src/periph_init.c ****     GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 24925              		.loc 1 61 0
 24926 0064 0548     		ldr	r0, .L15
 24927 0066 4FF00F01 		mov	r1, #15
 24928 006a 4FF00202 		mov	r2, #2
 24929 006e FFF7FEFF 		bl	GPIO_PinAFConfig
  62:../src/periph_init.c **** }
 24930              		.loc 1 62 0
 24931 0072 07F10807 		add	r7, r7, #8
 24932 0076 BD46     		mov	sp, r7
 24933 0078 80BD     		pop	{r7, pc}
 24934              	.L16:
 24935 007a 00BF     		.align	2
 24936              	.L15:
 24937 007c 000C0240 		.word	1073875968
 24938              		.cfi_endproc
 24939              	.LFE111:
 24941              		.section	.text.PERIPH_Init_Timer,"ax",%progbits
 24942              		.align	2
 24943              		.global	PERIPH_Init_Timer
 24944              		.thumb
 24945              		.thumb_func
 24947              	PERIPH_Init_Timer:
 24948              	.LFB112:
  63:../src/periph_init.c **** 
  64:../src/periph_init.c **** void PERIPH_Init_Timer() {
 24949              		.loc 1 64 0
 24950              		.cfi_startproc
 24951              		@ args = 0, pretend = 0, frame = 16
 24952              		@ frame_needed = 1, uses_anonymous_args = 0
 24953 0000 80B5     		push	{r7, lr}
 24954              	.LCFI12:
 24955              		.cfi_def_cfa_offset 8
 24956 0002 84B0     		sub	sp, sp, #16
 24957              	.LCFI13:
 24958              		.cfi_def_cfa_offset 24
 24959 0004 00AF     		add	r7, sp, #0
 24960              		.cfi_offset 14, -4
 24961              		.cfi_offset 7, -8
 24962              	.LCFI14:
 24963              		.cfi_def_cfa_register 7
  65:../src/periph_init.c ****     SysTime = 0;
 24964              		.loc 1 65 0
 24965 0006 154B     		ldr	r3, .L18
 24966 0008 4FF00002 		mov	r2, #0
 24967 000c 1A60     		str	r2, [r3, #0]
  66:../src/periph_init.c **** 
  67:../src/periph_init.c ****     /* TIM4 clock enable */
  68:../src/periph_init.c ****     RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 24968              		.loc 1 68 0
 24969 000e 4FF00400 		mov	r0, #4
 24970 0012 4FF00101 		mov	r1, #1
 24971 0016 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  69:../src/periph_init.c **** 
  70:../src/periph_init.c ****     /* Compute the prescaler value */
  71:../src/periph_init.c ****     u32 PrescalerValue = (uint16_t) ((SystemCoreClock / 2) / 5000000) - 1;
 24972              		.loc 1 71 0
 24973 001a 114B     		ldr	r3, .L18+4
 24974 001c 1A68     		ldr	r2, [r3, #0]
 24975 001e 114B     		ldr	r3, .L18+8
 24976 0020 A3FB0213 		umull	r1, r3, r3, r2
 24977 0024 4FEA9353 		lsr	r3, r3, #22
 24978 0028 9BB2     		uxth	r3, r3
 24979 002a 03F1FF33 		add	r3, r3, #-1
 24980 002e FB60     		str	r3, [r7, #12]
  72:../src/periph_init.c **** 
  73:../src/periph_init.c ****     TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  74:../src/periph_init.c ****     /* Time base configuration */
  75:../src/periph_init.c ****     TIM_TimeBaseStructure.TIM_Period = TIMER_PERIOD;
 24981              		.loc 1 75 0
 24982 0030 4FF00103 		mov	r3, #1
 24983 0034 7B60     		str	r3, [r7, #4]
  76:../src/periph_init.c ****     TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 24984              		.loc 1 76 0
 24985 0036 FB68     		ldr	r3, [r7, #12]
 24986 0038 9BB2     		uxth	r3, r3
 24987 003a 3B80     		strh	r3, [r7, #0]	@ movhi
  77:../src/periph_init.c ****     TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 24988              		.loc 1 77 0
 24989 003c 4FF00003 		mov	r3, #0
 24990 0040 3B81     		strh	r3, [r7, #8]	@ movhi
  78:../src/periph_init.c ****     TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 24991              		.loc 1 78 0
 24992 0042 4FF00003 		mov	r3, #0
 24993 0046 7B80     		strh	r3, [r7, #2]	@ movhi
  79:../src/periph_init.c **** 
  80:../src/periph_init.c ****     TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 24994              		.loc 1 80 0
 24995 0048 3B46     		mov	r3, r7
 24996 004a 0748     		ldr	r0, .L18+12
 24997 004c 1946     		mov	r1, r3
 24998 004e FFF7FEFF 		bl	TIM_TimeBaseInit
  81:../src/periph_init.c **** }
 24999              		.loc 1 81 0
 25000 0052 07F11007 		add	r7, r7, #16
 25001 0056 BD46     		mov	sp, r7
 25002 0058 80BD     		pop	{r7, pc}
 25003              	.L19:
 25004 005a 00BF     		.align	2
 25005              	.L18:
 25006 005c 00000000 		.word	SysTime
 25007 0060 00000000 		.word	SystemCoreClock
 25008 0064 6BCA5F6B 		.word	1801439851
 25009 0068 00080040 		.word	1073743872
 25010              		.cfi_endproc
 25011              	.LFE112:
 25013              		.section	.text.PERIPH_Init_PWM,"ax",%progbits
 25014              		.align	2
 25015              		.global	PERIPH_Init_PWM
 25016              		.thumb
 25017              		.thumb_func
 25019              	PERIPH_Init_PWM:
 25020              	.LFB113:
  82:../src/periph_init.c **** 
  83:../src/periph_init.c **** void PERIPH_Init_PWM() {
 25021              		.loc 1 83 0
 25022              		.cfi_startproc
 25023              		@ args = 0, pretend = 0, frame = 24
 25024              		@ frame_needed = 1, uses_anonymous_args = 0
 25025 0000 80B5     		push	{r7, lr}
 25026              	.LCFI15:
 25027              		.cfi_def_cfa_offset 8
 25028 0002 86B0     		sub	sp, sp, #24
 25029              	.LCFI16:
 25030              		.cfi_def_cfa_offset 32
 25031 0004 00AF     		add	r7, sp, #0
 25032              		.cfi_offset 14, -4
 25033              		.cfi_offset 7, -8
 25034              	.LCFI17:
 25035              		.cfi_def_cfa_register 7
  84:../src/periph_init.c ****     TIM_OCInitTypeDef TIM_OCInitStructure;
  85:../src/periph_init.c **** 
  86:../src/periph_init.c ****     TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 25036              		.loc 1 86 0
 25037 0006 4FF06003 		mov	r3, #96
 25038 000a BB80     		strh	r3, [r7, #4]	@ movhi
  87:../src/periph_init.c ****     TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 25039              		.loc 1 87 0
 25040 000c 4FF00103 		mov	r3, #1
 25041 0010 FB80     		strh	r3, [r7, #6]	@ movhi
  88:../src/periph_init.c ****     TIM_OCInitStructure.TIM_Pulse = 0;
 25042              		.loc 1 88 0
 25043 0012 4FF00003 		mov	r3, #0
 25044 0016 FB60     		str	r3, [r7, #12]
  89:../src/periph_init.c ****     TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 25045              		.loc 1 89 0
 25046 0018 4FF00003 		mov	r3, #0
 25047 001c 3B82     		strh	r3, [r7, #16]	@ movhi
  90:../src/periph_init.c **** 
  91:../src/periph_init.c ****     /* PWM1 Mode configuration: Channel1 (GPIOD Pin 12)*/
  92:../src/periph_init.c ****     TIM_OC1Init(TIM4, &TIM_OCInitStructure);
 25048              		.loc 1 92 0
 25049 001e 07F10403 		add	r3, r7, #4
 25050 0022 1948     		ldr	r0, .L21
 25051 0024 1946     		mov	r1, r3
 25052 0026 FFF7FEFF 		bl	TIM_OC1Init
  93:../src/periph_init.c ****     TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 25053              		.loc 1 93 0
 25054 002a 1748     		ldr	r0, .L21
 25055 002c 4FF00801 		mov	r1, #8
 25056 0030 FFF7FEFF 		bl	TIM_OC1PreloadConfig
  94:../src/periph_init.c **** 
  95:../src/periph_init.c ****     /* PWM1 Mode configuration: Channel2 (GPIOD Pin 13)*/
  96:../src/periph_init.c ****     TIM_OC2Init(TIM4, &TIM_OCInitStructure);
 25057              		.loc 1 96 0
 25058 0034 07F10403 		add	r3, r7, #4
 25059 0038 1348     		ldr	r0, .L21
 25060 003a 1946     		mov	r1, r3
 25061 003c FFF7FEFF 		bl	TIM_OC2Init
  97:../src/periph_init.c ****     TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 25062              		.loc 1 97 0
 25063 0040 1148     		ldr	r0, .L21
 25064 0042 4FF00801 		mov	r1, #8
 25065 0046 FFF7FEFF 		bl	TIM_OC2PreloadConfig
  98:../src/periph_init.c **** 
  99:../src/periph_init.c ****     /* PWM1 Mode configuration: Channel2 (GPIOD Pin 14)*/
 100:../src/periph_init.c ****     TIM_OC3Init(TIM4, &TIM_OCInitStructure);
 25066              		.loc 1 100 0
 25067 004a 07F10403 		add	r3, r7, #4
 25068 004e 0E48     		ldr	r0, .L21
 25069 0050 1946     		mov	r1, r3
 25070 0052 FFF7FEFF 		bl	TIM_OC3Init
 101:../src/periph_init.c ****     TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 25071              		.loc 1 101 0
 25072 0056 0C48     		ldr	r0, .L21
 25073 0058 4FF00801 		mov	r1, #8
 25074 005c FFF7FEFF 		bl	TIM_OC3PreloadConfig
 102:../src/periph_init.c **** 
 103:../src/periph_init.c ****     /* PWM1 Mode configuration: Channel4 (GPIOD Pin 15)*/
 104:../src/periph_init.c ****     TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 25075              		.loc 1 104 0
 25076 0060 07F10403 		add	r3, r7, #4
 25077 0064 0848     		ldr	r0, .L21
 25078 0066 1946     		mov	r1, r3
 25079 0068 FFF7FEFF 		bl	TIM_OC4Init
 105:../src/periph_init.c ****     TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 25080              		.loc 1 105 0
 25081 006c 0648     		ldr	r0, .L21
 25082 006e 4FF00801 		mov	r1, #8
 25083 0072 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 106:../src/periph_init.c **** 
 107:../src/periph_init.c ****     TIM_Cmd(TIM4, ENABLE);
 25084              		.loc 1 107 0
 25085 0076 0448     		ldr	r0, .L21
 25086 0078 4FF00101 		mov	r1, #1
 25087 007c FFF7FEFF 		bl	TIM_Cmd
 108:../src/periph_init.c **** }
 25088              		.loc 1 108 0
 25089 0080 07F11807 		add	r7, r7, #24
 25090 0084 BD46     		mov	sp, r7
 25091 0086 80BD     		pop	{r7, pc}
 25092              	.L22:
 25093              		.align	2
 25094              	.L21:
 25095 0088 00080040 		.word	1073743872
 25096              		.cfi_endproc
 25097              	.LFE113:
 25099              		.section	.text.PERIPH_Init_SysTick,"ax",%progbits
 25100              		.align	2
 25101              		.global	PERIPH_Init_SysTick
 25102              		.thumb
 25103              		.thumb_func
 25105              	PERIPH_Init_SysTick:
 25106              	.LFB114:
 109:../src/periph_init.c **** 
 110:../src/periph_init.c **** void PERIPH_Init_SysTick(void) {
 25107              		.loc 1 110 0
 25108              		.cfi_startproc
 25109              		@ args = 0, pretend = 0, frame = 16
 25110              		@ frame_needed = 1, uses_anonymous_args = 0
 25111 0000 80B5     		push	{r7, lr}
 25112              	.LCFI18:
 25113              		.cfi_def_cfa_offset 8
 25114 0002 84B0     		sub	sp, sp, #16
 25115              	.LCFI19:
 25116              		.cfi_def_cfa_offset 24
 25117 0004 00AF     		add	r7, sp, #0
 25118              		.cfi_offset 14, -4
 25119              		.cfi_offset 7, -8
 25120              	.LCFI20:
 25121              		.cfi_def_cfa_register 7
 111:../src/periph_init.c ****     RCC_ClocksTypeDef RCC_Clocks;
 112:../src/periph_init.c ****     /* SysTick end of count event each 1ms */
 113:../src/periph_init.c ****     RCC_GetClocksFreq(&RCC_Clocks);
 25122              		.loc 1 113 0
 25123 0006 3B46     		mov	r3, r7
 25124 0008 1846     		mov	r0, r3
 25125 000a FFF7FEFF 		bl	RCC_GetClocksFreq
 114:../src/periph_init.c ****     SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000000);
 25126              		.loc 1 114 0
 25127 000e 7A68     		ldr	r2, [r7, #4]
 25128 0010 054B     		ldr	r3, .L24
 25129 0012 A3FB0213 		umull	r1, r3, r3, r2
 25130 0016 4FEA9343 		lsr	r3, r3, #18
 25131 001a 1846     		mov	r0, r3
 25132 001c FFF7FEFF 		bl	SysTick_Config
 115:../src/periph_init.c **** }
 25133              		.loc 1 115 0
 25134 0020 07F11007 		add	r7, r7, #16
 25135 0024 BD46     		mov	sp, r7
 25136 0026 80BD     		pop	{r7, pc}
 25137              	.L25:
 25138              		.align	2
 25139              	.L24:
 25140 0028 83DE1B43 		.word	1125899907
 25141              		.cfi_endproc
 25142              	.LFE114:
 25144              		.text
 25145              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 periph_init.c
     /tmp/cctSQEs6.s:24586  .text.NVIC_SetPriority:00000000 $t
     /tmp/cctSQEs6.s:24590  .text.NVIC_SetPriority:00000000 NVIC_SetPriority
     /tmp/cctSQEs6.s:24645  .text.NVIC_SetPriority:00000050 $d
     /tmp/cctSQEs6.s:24651  .text.SysTick_Config:00000000 $t
     /tmp/cctSQEs6.s:24655  .text.SysTick_Config:00000000 SysTick_Config
     /tmp/cctSQEs6.s:24711  .text.SysTick_Config:00000050 $d
     /tmp/cctSQEs6.s:24720  .bss.PrescalerValue:00000000 PrescalerValue
     /tmp/cctSQEs6.s:24717  .bss.PrescalerValue:00000000 $d
     /tmp/cctSQEs6.s:24723  .text.PERIPH_Init_Spi:00000000 $t
     /tmp/cctSQEs6.s:24728  .text.PERIPH_Init_Spi:00000000 PERIPH_Init_Spi
     /tmp/cctSQEs6.s:24857  .text.PERIPH_Init_Spi:00000104 $d
     /tmp/cctSQEs6.s:24864  .text.PERIPH_Init_Leds:00000000 $t
     /tmp/cctSQEs6.s:24869  .text.PERIPH_Init_Leds:00000000 PERIPH_Init_Leds
     /tmp/cctSQEs6.s:24937  .text.PERIPH_Init_Leds:0000007c $d
     /tmp/cctSQEs6.s:24942  .text.PERIPH_Init_Timer:00000000 $t
     /tmp/cctSQEs6.s:24947  .text.PERIPH_Init_Timer:00000000 PERIPH_Init_Timer
     /tmp/cctSQEs6.s:25006  .text.PERIPH_Init_Timer:0000005c $d
     /tmp/cctSQEs6.s:25014  .text.PERIPH_Init_PWM:00000000 $t
     /tmp/cctSQEs6.s:25019  .text.PERIPH_Init_PWM:00000000 PERIPH_Init_PWM
     /tmp/cctSQEs6.s:25095  .text.PERIPH_Init_PWM:00000088 $d
     /tmp/cctSQEs6.s:25100  .text.PERIPH_Init_SysTick:00000000 $t
     /tmp/cctSQEs6.s:25105  .text.PERIPH_Init_SysTick:00000000 PERIPH_Init_SysTick
     /tmp/cctSQEs6.s:25140  .text.PERIPH_Init_SysTick:00000028 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphClockCmd
RCC_AHB1PeriphClockCmd
GPIO_StructInit
GPIO_Init
GPIO_PinAFConfig
GPIO_SetBits
SPI_I2S_DeInit
SPI_Init
SPI_Cmd
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
SysTime
SystemCoreClock
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_Cmd
RCC_GetClocksFreq
