$date
	Sat Oct 18 19:37:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JK_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$scope module inst $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1#
1$
#10
0$
#15
1!
1$
0#
1"
#20
0$
#25
0!
1$
1#
#30
0$
#35
1$
0"
#40
0$
#45
1!
1$
1"
#50
0$
#55
1$
0#
0"
#60
0$
#65
1$
