
elec3300-f22-project-gp4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073a8  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000adc  08007590  08007590  00017590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800806c  0800806c  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  0800806c  0800806c  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800806c  0800806c  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800806c  0800806c  0001806c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008070  08008070  00018070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08008074  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000210  08008284  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08008284  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000974e  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000208f  00000000  00000000  00029987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  0002ba18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002c430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a63b  00000000  00000000  0002cd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b8d7  00000000  00000000  000473ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095579  00000000  00000000  00052c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e81fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039c8  00000000  00000000  000e824c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000210 	.word	0x20000210
 8000204:	00000000 	.word	0x00000000
 8000208:	08007578 	.word	0x08007578

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000214 	.word	0x20000214
 8000224:	08007578 	.word	0x08007578

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	e002      	b.n	8000bb0 <Delay+0x10>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	3b01      	subs	r3, #1
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1f9      	bne.n	8000baa <Delay+0xa>
 8000bb6:	bf00      	nop
 8000bb8:	bf00      	nop
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc80      	pop	{r7}
 8000bc0:	4770      	bx	lr

08000bc2 <LCD_INIT>:

void LCD_INIT ( void )
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000bc8:	2001      	movs	r0, #1
 8000bca:	f000 f829 	bl	8000c20 <LCD_BackLed_Control>
	LCD_Rst();
 8000bce:	f000 f80f 	bl	8000bf0 <LCD_Rst>
	LCD_REG_Config();
 8000bd2:	f000 f85f 	bl	8000c94 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000bde:	22f0      	movs	r2, #240	; 0xf0
 8000be0:	2100      	movs	r1, #0
 8000be2:	2000      	movs	r0, #0
 8000be4:	f000 f9e7 	bl	8000fb6 <LCD_Clear>
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <LCD_Rst>:


void LCD_Rst ( void )
{			
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2102      	movs	r1, #2
 8000bf8:	4807      	ldr	r0, [pc, #28]	; (8000c18 <LCD_Rst+0x28>)
 8000bfa:	f002 fbde 	bl	80033ba <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000bfe:	4807      	ldr	r0, [pc, #28]	; (8000c1c <LCD_Rst+0x2c>)
 8000c00:	f7ff ffce 	bl	8000ba0 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	2102      	movs	r1, #2
 8000c08:	4803      	ldr	r0, [pc, #12]	; (8000c18 <LCD_Rst+0x28>)
 8000c0a:	f002 fbd6 	bl	80033ba <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000c0e:	4803      	ldr	r0, [pc, #12]	; (8000c1c <LCD_Rst+0x2c>)
 8000c10:	f7ff ffc6 	bl	8000ba0 <Delay>
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40011800 	.word	0x40011800
 8000c1c:	0002bffc 	.word	0x0002bffc

08000c20 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d006      	beq.n	8000c3e <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c36:	4807      	ldr	r0, [pc, #28]	; (8000c54 <LCD_BackLed_Control+0x34>)
 8000c38:	f002 fbbf 	bl	80033ba <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000c3c:	e005      	b.n	8000c4a <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c44:	4803      	ldr	r0, [pc, #12]	; (8000c54 <LCD_BackLed_Control+0x34>)
 8000c46:	f002 fbb8 	bl	80033ba <HAL_GPIO_WritePin>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40011400 	.word	0x40011400

08000c58 <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000c62:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	8013      	strh	r3, [r2, #0]
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000c7e:	4a04      	ldr	r2, [pc, #16]	; (8000c90 <LCD_Write_Data+0x1c>)
 8000c80:	88fb      	ldrh	r3, [r7, #6]
 8000c82:	8013      	strh	r3, [r2, #0]
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bc80      	pop	{r7}
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	60020000 	.word	0x60020000

08000c94 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000c98:	20cf      	movs	r0, #207	; 0xcf
 8000c9a:	f7ff ffdd 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f7ff ffe8 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8000ca4:	2081      	movs	r0, #129	; 0x81
 8000ca6:	f7ff ffe5 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8000caa:	2030      	movs	r0, #48	; 0x30
 8000cac:	f7ff ffe2 	bl	8000c74 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000cb0:	20ed      	movs	r0, #237	; 0xed
 8000cb2:	f7ff ffd1 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8000cb6:	2064      	movs	r0, #100	; 0x64
 8000cb8:	f7ff ffdc 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	f7ff ffd9 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8000cc2:	2012      	movs	r0, #18
 8000cc4:	f7ff ffd6 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8000cc8:	2081      	movs	r0, #129	; 0x81
 8000cca:	f7ff ffd3 	bl	8000c74 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000cce:	20e8      	movs	r0, #232	; 0xe8
 8000cd0:	f7ff ffc2 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8000cd4:	2085      	movs	r0, #133	; 0x85
 8000cd6:	f7ff ffcd 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000cda:	2010      	movs	r0, #16
 8000cdc:	f7ff ffca 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000ce0:	2078      	movs	r0, #120	; 0x78
 8000ce2:	f7ff ffc7 	bl	8000c74 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8000ce6:	20cb      	movs	r0, #203	; 0xcb
 8000ce8:	f7ff ffb6 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000cec:	2039      	movs	r0, #57	; 0x39
 8000cee:	f7ff ffc1 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8000cf2:	202c      	movs	r0, #44	; 0x2c
 8000cf4:	f7ff ffbe 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f7ff ffbb 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000cfe:	2034      	movs	r0, #52	; 0x34
 8000d00:	f7ff ffb8 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8000d04:	2002      	movs	r0, #2
 8000d06:	f7ff ffb5 	bl	8000c74 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000d0a:	20f7      	movs	r0, #247	; 0xf7
 8000d0c:	f7ff ffa4 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000d10:	2020      	movs	r0, #32
 8000d12:	f7ff ffaf 	bl	8000c74 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8000d16:	20ea      	movs	r0, #234	; 0xea
 8000d18:	f7ff ff9e 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff ffa9 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000d22:	2000      	movs	r0, #0
 8000d24:	f7ff ffa6 	bl	8000c74 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000d28:	20b1      	movs	r0, #177	; 0xb1
 8000d2a:	f7ff ff95 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff ffa0 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000d34:	201b      	movs	r0, #27
 8000d36:	f7ff ff9d 	bl	8000c74 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000d3a:	20b6      	movs	r0, #182	; 0xb6
 8000d3c:	f7ff ff8c 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8000d40:	200a      	movs	r0, #10
 8000d42:	f7ff ff97 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8000d46:	20a2      	movs	r0, #162	; 0xa2
 8000d48:	f7ff ff94 	bl	8000c74 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000d4c:	20c0      	movs	r0, #192	; 0xc0
 8000d4e:	f7ff ff83 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 8000d52:	2035      	movs	r0, #53	; 0x35
 8000d54:	f7ff ff8e 	bl	8000c74 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000d58:	20c1      	movs	r0, #193	; 0xc1
 8000d5a:	f7ff ff7d 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8000d5e:	2011      	movs	r0, #17
 8000d60:	f7ff ff88 	bl	8000c74 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000d64:	20c5      	movs	r0, #197	; 0xc5
 8000d66:	f7ff ff77 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8000d6a:	2045      	movs	r0, #69	; 0x45
 8000d6c:	f7ff ff82 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8000d70:	2045      	movs	r0, #69	; 0x45
 8000d72:	f7ff ff7f 	bl	8000c74 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8000d76:	20c7      	movs	r0, #199	; 0xc7
 8000d78:	f7ff ff6e 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8000d7c:	20a2      	movs	r0, #162	; 0xa2
 8000d7e:	f7ff ff79 	bl	8000c74 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000d82:	20f2      	movs	r0, #242	; 0xf2
 8000d84:	f7ff ff68 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff ff73 	bl	8000c74 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000d8e:	2026      	movs	r0, #38	; 0x26
 8000d90:	f7ff ff62 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8000d94:	2001      	movs	r0, #1
 8000d96:	f7ff ff6d 	bl	8000c74 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000d9a:	20e0      	movs	r0, #224	; 0xe0
 8000d9c:	f7ff ff5c 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8000da0:	200f      	movs	r0, #15
 8000da2:	f7ff ff67 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8000da6:	2026      	movs	r0, #38	; 0x26
 8000da8:	f7ff ff64 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8000dac:	2024      	movs	r0, #36	; 0x24
 8000dae:	f7ff ff61 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8000db2:	200b      	movs	r0, #11
 8000db4:	f7ff ff5e 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8000db8:	200e      	movs	r0, #14
 8000dba:	f7ff ff5b 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000dbe:	2009      	movs	r0, #9
 8000dc0:	f7ff ff58 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8000dc4:	2054      	movs	r0, #84	; 0x54
 8000dc6:	f7ff ff55 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8000dca:	20a8      	movs	r0, #168	; 0xa8
 8000dcc:	f7ff ff52 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8000dd0:	2046      	movs	r0, #70	; 0x46
 8000dd2:	f7ff ff4f 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8000dd6:	200c      	movs	r0, #12
 8000dd8:	f7ff ff4c 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8000ddc:	2017      	movs	r0, #23
 8000dde:	f7ff ff49 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000de2:	2009      	movs	r0, #9
 8000de4:	f7ff ff46 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000de8:	200f      	movs	r0, #15
 8000dea:	f7ff ff43 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000dee:	2007      	movs	r0, #7
 8000df0:	f7ff ff40 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000df4:	2000      	movs	r0, #0
 8000df6:	f7ff ff3d 	bl	8000c74 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000dfa:	20e1      	movs	r0, #225	; 0xe1
 8000dfc:	f7ff ff2c 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e00:	2000      	movs	r0, #0
 8000e02:	f7ff ff37 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8000e06:	2019      	movs	r0, #25
 8000e08:	f7ff ff34 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000e0c:	201b      	movs	r0, #27
 8000e0e:	f7ff ff31 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8000e12:	2004      	movs	r0, #4
 8000e14:	f7ff ff2e 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000e18:	2010      	movs	r0, #16
 8000e1a:	f7ff ff2b 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000e1e:	2007      	movs	r0, #7
 8000e20:	f7ff ff28 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8000e24:	202a      	movs	r0, #42	; 0x2a
 8000e26:	f7ff ff25 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8000e2a:	2047      	movs	r0, #71	; 0x47
 8000e2c:	f7ff ff22 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8000e30:	2039      	movs	r0, #57	; 0x39
 8000e32:	f7ff ff1f 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000e36:	2003      	movs	r0, #3
 8000e38:	f7ff ff1c 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000e3c:	2006      	movs	r0, #6
 8000e3e:	f7ff ff19 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000e42:	2006      	movs	r0, #6
 8000e44:	f7ff ff16 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8000e48:	2030      	movs	r0, #48	; 0x30
 8000e4a:	f7ff ff13 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8000e4e:	2038      	movs	r0, #56	; 0x38
 8000e50:	f7ff ff10 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000e54:	200f      	movs	r0, #15
 8000e56:	f7ff ff0d 	bl	8000c74 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8000e5a:	2036      	movs	r0, #54	; 0x36
 8000e5c:	f7ff fefc 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 8000e60:	20c8      	movs	r0, #200	; 0xc8
 8000e62:	f7ff ff07 	bl	8000c74 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8000e66:	202a      	movs	r0, #42	; 0x2a
 8000e68:	f7ff fef6 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f7ff ff01 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e72:	2000      	movs	r0, #0
 8000e74:	f7ff fefe 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e78:	2000      	movs	r0, #0
 8000e7a:	f7ff fefb 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8000e7e:	20ef      	movs	r0, #239	; 0xef
 8000e80:	f7ff fef8 	bl	8000c74 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000e84:	202b      	movs	r0, #43	; 0x2b
 8000e86:	f7ff fee7 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f7ff fef2 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e90:	2000      	movs	r0, #0
 8000e92:	f7ff feef 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff feec 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8000e9c:	203f      	movs	r0, #63	; 0x3f
 8000e9e:	f7ff fee9 	bl	8000c74 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8000ea2:	203a      	movs	r0, #58	; 0x3a
 8000ea4:	f7ff fed8 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8000ea8:	2055      	movs	r0, #85	; 0x55
 8000eaa:	f7ff fee3 	bl	8000c74 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8000eae:	2011      	movs	r0, #17
 8000eb0:	f7ff fed2 	bl	8000c58 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8000eb4:	4803      	ldr	r0, [pc, #12]	; (8000ec4 <LCD_REG_Config+0x230>)
 8000eb6:	f7ff fe73 	bl	8000ba0 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8000eba:	2029      	movs	r0, #41	; 0x29
 8000ebc:	f7ff fecc 	bl	8000c58 <LCD_Write_Cmd>
	
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	0002bffc 	.word	0x0002bffc

08000ec8 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8000ec8:	b590      	push	{r4, r7, lr}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4604      	mov	r4, r0
 8000ed0:	4608      	mov	r0, r1
 8000ed2:	4611      	mov	r1, r2
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	80fb      	strh	r3, [r7, #6]
 8000eda:	4603      	mov	r3, r0
 8000edc:	80bb      	strh	r3, [r7, #4]
 8000ede:	460b      	mov	r3, r1
 8000ee0:	807b      	strh	r3, [r7, #2]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8000ee6:	202a      	movs	r0, #42	; 0x2a
 8000ee8:	f7ff feb6 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8000eec:	88fb      	ldrh	r3, [r7, #6]
 8000eee:	0a1b      	lsrs	r3, r3, #8
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff febe 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff feb8 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8000f04:	88fa      	ldrh	r2, [r7, #6]
 8000f06:	887b      	ldrh	r3, [r7, #2]
 8000f08:	4413      	add	r3, r2
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	121b      	asrs	r3, r3, #8
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff feaf 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8000f16:	88fa      	ldrh	r2, [r7, #6]
 8000f18:	887b      	ldrh	r3, [r7, #2]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff fea4 	bl	8000c74 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8000f2c:	202b      	movs	r0, #43	; 0x2b
 8000f2e:	f7ff fe93 	bl	8000c58 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 8000f32:	88bb      	ldrh	r3, [r7, #4]
 8000f34:	0a1b      	lsrs	r3, r3, #8
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fe9b 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 8000f3e:	88bb      	ldrh	r3, [r7, #4]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fe95 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8000f4a:	88ba      	ldrh	r2, [r7, #4]
 8000f4c:	883b      	ldrh	r3, [r7, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	3b01      	subs	r3, #1
 8000f52:	121b      	asrs	r3, r3, #8
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fe8c 	bl	8000c74 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8000f5c:	88ba      	ldrh	r2, [r7, #4]
 8000f5e:	883b      	ldrh	r3, [r7, #0]
 8000f60:	4413      	add	r3, r2
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	3b01      	subs	r3, #1
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fe81 	bl	8000c74 <LCD_Write_Data>
	
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd90      	pop	{r4, r7, pc}

08000f7a <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b084      	sub	sp, #16
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
 8000f82:	460b      	mov	r3, r1
 8000f84:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000f8a:	202c      	movs	r0, #44	; 0x2c
 8000f8c:	f7ff fe64 	bl	8000c58 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	e006      	b.n	8000fa4 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8000f96:	887b      	ldrh	r3, [r7, #2]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff fe6b 	bl	8000c74 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d3f4      	bcc.n	8000f96 <LCD_FillColor+0x1c>
		
}
 8000fac:	bf00      	nop
 8000fae:	bf00      	nop
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8000fb6:	b590      	push	{r4, r7, lr}
 8000fb8:	b083      	sub	sp, #12
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	4604      	mov	r4, r0
 8000fbe:	4608      	mov	r0, r1
 8000fc0:	4611      	mov	r1, r2
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4623      	mov	r3, r4
 8000fc6:	80fb      	strh	r3, [r7, #6]
 8000fc8:	4603      	mov	r3, r0
 8000fca:	80bb      	strh	r3, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	807b      	strh	r3, [r7, #2]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8000fd4:	883b      	ldrh	r3, [r7, #0]
 8000fd6:	887a      	ldrh	r2, [r7, #2]
 8000fd8:	88b9      	ldrh	r1, [r7, #4]
 8000fda:	88f8      	ldrh	r0, [r7, #6]
 8000fdc:	f7ff ff74 	bl	8000ec8 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, usColor );		
 8000fe0:	887b      	ldrh	r3, [r7, #2]
 8000fe2:	883a      	ldrh	r2, [r7, #0]
 8000fe4:	fb02 f303 	mul.w	r3, r2, r3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	8b3b      	ldrh	r3, [r7, #24]
 8000fec:	4619      	mov	r1, r3
 8000fee:	4610      	mov	r0, r2
 8000ff0:	f7ff ffc3 	bl	8000f7a <LCD_FillColor>
	
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd90      	pop	{r4, r7, pc}

08000ffc <LCD_DrawChar_Color>:
{	

}

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8000ffc:	b590      	push	{r4, r7, lr}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	4604      	mov	r4, r0
 8001004:	4608      	mov	r0, r1
 8001006:	4611      	mov	r1, r2
 8001008:	461a      	mov	r2, r3
 800100a:	4623      	mov	r3, r4
 800100c:	80fb      	strh	r3, [r7, #6]
 800100e:	4603      	mov	r3, r0
 8001010:	80bb      	strh	r3, [r7, #4]
 8001012:	460b      	mov	r3, r1
 8001014:	70fb      	strb	r3, [r7, #3]
 8001016:	4613      	mov	r3, r2
 8001018:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 800101a:	78fb      	ldrb	r3, [r7, #3]
 800101c:	3b20      	subs	r3, #32
 800101e:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001020:	88b9      	ldrh	r1, [r7, #4]
 8001022:	88f8      	ldrh	r0, [r7, #6]
 8001024:	2310      	movs	r3, #16
 8001026:	2208      	movs	r2, #8
 8001028:	f7ff ff4e 	bl	8000ec8 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 800102c:	202c      	movs	r0, #44	; 0x2c
 800102e:	f7ff fe13 	bl	8000c58 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001032:	2300      	movs	r3, #0
 8001034:	73bb      	strb	r3, [r7, #14]
 8001036:	e024      	b.n	8001082 <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001038:	7b3a      	ldrb	r2, [r7, #12]
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	4915      	ldr	r1, [pc, #84]	; (8001094 <LCD_DrawChar_Color+0x98>)
 800103e:	0112      	lsls	r2, r2, #4
 8001040:	440a      	add	r2, r1
 8001042:	4413      	add	r3, r2
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001048:	2300      	movs	r3, #0
 800104a:	737b      	strb	r3, [r7, #13]
 800104c:	e013      	b.n	8001076 <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	f003 0301 	and.w	r3, r3, #1
 8001054:	2b00      	cmp	r3, #0
 8001056:	d004      	beq.n	8001062 <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 8001058:	8c3b      	ldrh	r3, [r7, #32]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fe0a 	bl	8000c74 <LCD_Write_Data>
 8001060:	e003      	b.n	800106a <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 8001062:	883b      	ldrh	r3, [r7, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fe05 	bl	8000c74 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	085b      	lsrs	r3, r3, #1
 800106e:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001070:	7b7b      	ldrb	r3, [r7, #13]
 8001072:	3301      	adds	r3, #1
 8001074:	737b      	strb	r3, [r7, #13]
 8001076:	7b7b      	ldrb	r3, [r7, #13]
 8001078:	2b07      	cmp	r3, #7
 800107a:	d9e8      	bls.n	800104e <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800107c:	7bbb      	ldrb	r3, [r7, #14]
 800107e:	3301      	adds	r3, #1
 8001080:	73bb      	strb	r3, [r7, #14]
 8001082:	7bbb      	ldrb	r3, [r7, #14]
 8001084:	2b0f      	cmp	r3, #15
 8001086:	d9d7      	bls.n	8001038 <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	bd90      	pop	{r4, r7, pc}
 8001092:	bf00      	nop
 8001094:	0800768c 	.word	0x0800768c

08001098 <LCD_DrawCross>:

void LCD_DrawCross ( uint16_t usX, uint16_t usY )
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af02      	add	r7, sp, #8
 800109e:	4603      	mov	r3, r0
 80010a0:	460a      	mov	r2, r1
 80010a2:	80fb      	strh	r3, [r7, #6]
 80010a4:	4613      	mov	r3, r2
 80010a6:	80bb      	strh	r3, [r7, #4]
  LCD_Clear ( usX - 10, usY, 20, 1, WHITE);
 80010a8:	88fb      	ldrh	r3, [r7, #6]
 80010aa:	3b0a      	subs	r3, #10
 80010ac:	b298      	uxth	r0, r3
 80010ae:	88b9      	ldrh	r1, [r7, #4]
 80010b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2301      	movs	r3, #1
 80010b8:	2214      	movs	r2, #20
 80010ba:	f7ff ff7c 	bl	8000fb6 <LCD_Clear>
  LCD_Clear ( usX, usY - 10, 1, 20, WHITE);
 80010be:	88bb      	ldrh	r3, [r7, #4]
 80010c0:	3b0a      	subs	r3, #10
 80010c2:	b299      	uxth	r1, r3
 80010c4:	88f8      	ldrh	r0, [r7, #6]
 80010c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2314      	movs	r3, #20
 80010ce:	2201      	movs	r2, #1
 80010d0:	f7ff ff71 	bl	8000fb6 <LCD_Clear>
	
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <LCD_DrawString_Color>:


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80010dc:	b590      	push	{r4, r7, lr}
 80010de:	b087      	sub	sp, #28
 80010e0:	af02      	add	r7, sp, #8
 80010e2:	60ba      	str	r2, [r7, #8]
 80010e4:	461a      	mov	r2, r3
 80010e6:	4603      	mov	r3, r0
 80010e8:	81fb      	strh	r3, [r7, #14]
 80010ea:	460b      	mov	r3, r1
 80010ec:	81bb      	strh	r3, [r7, #12]
 80010ee:	4613      	mov	r3, r2
 80010f0:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80010f2:	e01f      	b.n	8001134 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80010f4:	89fb      	ldrh	r3, [r7, #14]
 80010f6:	2be8      	cmp	r3, #232	; 0xe8
 80010f8:	d904      	bls.n	8001104 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80010fa:	2300      	movs	r3, #0
 80010fc:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 80010fe:	89bb      	ldrh	r3, [r7, #12]
 8001100:	3310      	adds	r3, #16
 8001102:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001104:	89bb      	ldrh	r3, [r7, #12]
 8001106:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 800110a:	d903      	bls.n	8001114 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800110c:	2300      	movs	r3, #0
 800110e:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 8001110:	2300      	movs	r3, #0
 8001112:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	781a      	ldrb	r2, [r3, #0]
 8001118:	88fc      	ldrh	r4, [r7, #6]
 800111a:	89b9      	ldrh	r1, [r7, #12]
 800111c:	89f8      	ldrh	r0, [r7, #14]
 800111e:	8c3b      	ldrh	r3, [r7, #32]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	4623      	mov	r3, r4
 8001124:	f7ff ff6a 	bl	8000ffc <LCD_DrawChar_Color>
		
		pStr ++;
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	3301      	adds	r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 800112e:	89fb      	ldrh	r3, [r7, #14]
 8001130:	3308      	adds	r3, #8
 8001132:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1db      	bne.n	80010f4 <LCD_DrawString_Color+0x18>
		
	}
	
}
 800113c:	bf00      	nop
 800113e:	bf00      	nop
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	bd90      	pop	{r4, r7, pc}

08001146 <LCD_DrawString_Color_With_Delay>:

void LCD_DrawString_Color_With_Delay ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground, uint8_t delayEachChar )
{
 8001146:	b590      	push	{r4, r7, lr}
 8001148:	b087      	sub	sp, #28
 800114a:	af02      	add	r7, sp, #8
 800114c:	60ba      	str	r2, [r7, #8]
 800114e:	461a      	mov	r2, r3
 8001150:	4603      	mov	r3, r0
 8001152:	81fb      	strh	r3, [r7, #14]
 8001154:	460b      	mov	r3, r1
 8001156:	81bb      	strh	r3, [r7, #12]
 8001158:	4613      	mov	r3, r2
 800115a:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800115c:	e024      	b.n	80011a8 <LCD_DrawString_Color_With_Delay+0x62>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800115e:	89fb      	ldrh	r3, [r7, #14]
 8001160:	2be8      	cmp	r3, #232	; 0xe8
 8001162:	d904      	bls.n	800116e <LCD_DrawString_Color_With_Delay+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001164:	2300      	movs	r3, #0
 8001166:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 8001168:	89bb      	ldrh	r3, [r7, #12]
 800116a:	3310      	adds	r3, #16
 800116c:	81bb      	strh	r3, [r7, #12]
		}

		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 800116e:	89bb      	ldrh	r3, [r7, #12]
 8001170:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001174:	d903      	bls.n	800117e <LCD_DrawString_Color_With_Delay+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001176:	2300      	movs	r3, #0
 8001178:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 800117a:	2300      	movs	r3, #0
 800117c:	81bb      	strh	r3, [r7, #12]
		}

		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	781a      	ldrb	r2, [r3, #0]
 8001182:	88fc      	ldrh	r4, [r7, #6]
 8001184:	89b9      	ldrh	r1, [r7, #12]
 8001186:	89f8      	ldrh	r0, [r7, #14]
 8001188:	8c3b      	ldrh	r3, [r7, #32]
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	4623      	mov	r3, r4
 800118e:	f7ff ff35 	bl	8000ffc <LCD_DrawChar_Color>

		pStr ++;
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	3301      	adds	r3, #1
 8001196:	60bb      	str	r3, [r7, #8]

		usC += WIDTH_EN_CHAR;
 8001198:	89fb      	ldrh	r3, [r7, #14]
 800119a:	3308      	adds	r3, #8
 800119c:	81fb      	strh	r3, [r7, #14]
		HAL_Delay(delayEachChar);
 800119e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80011a2:	4618      	mov	r0, r3
 80011a4:	f001 fcea 	bl	8002b7c <HAL_Delay>
	while ( * pStr != '\0' )
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d1d6      	bne.n	800115e <LCD_DrawString_Color_With_Delay+0x18>
	}

}
 80011b0:	bf00      	nop
 80011b2:	bf00      	nop
 80011b4:	3714      	adds	r7, #20
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd90      	pop	{r4, r7, pc}
	...

080011bc <LCD_GramScan>:


void LCD_GramScan ( uint8_t ucOption )
{	
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	switch ( ucOption )
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	2b03      	cmp	r3, #3
 80011cc:	f200 80a0 	bhi.w	8001310 <LCD_GramScan+0x154>
 80011d0:	a201      	add	r2, pc, #4	; (adr r2, 80011d8 <LCD_GramScan+0x1c>)
 80011d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d6:	bf00      	nop
 80011d8:	080011e9 	.word	0x080011e9
 80011dc:	08001233 	.word	0x08001233
 80011e0:	0800127d 	.word	0x0800127d
 80011e4:	080012c7 	.word	0x080012c7

//		____ x(240)      
//	 |  
//	 |	y(320)        
		  
			LCD_Write_Cmd ( 0x36 ); 
 80011e8:	2036      	movs	r0, #54	; 0x36
 80011ea:	f7ff fd35 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0xC8 );   
 80011ee:	20c8      	movs	r0, #200	; 0xc8
 80011f0:	f7ff fd40 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 80011f4:	202a      	movs	r0, #42	; 0x2a
 80011f6:	f7ff fd2f 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* x start */	
 80011fa:	2000      	movs	r0, #0
 80011fc:	f7ff fd3a 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff fd37 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );  /* x end */	
 8001206:	2000      	movs	r0, #0
 8001208:	f7ff fd34 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );
 800120c:	20ef      	movs	r0, #239	; 0xef
 800120e:	f7ff fd31 	bl	8000c74 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001212:	202b      	movs	r0, #43	; 0x2b
 8001214:	f7ff fd20 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* y start */  
 8001218:	2000      	movs	r0, #0
 800121a:	f7ff fd2b 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 800121e:	2000      	movs	r0, #0
 8001220:	f7ff fd28 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );	/* y end */   
 8001224:	2001      	movs	r0, #1
 8001226:	f7ff fd25 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );
 800122a:	203f      	movs	r0, #63	; 0x3f
 800122c:	f7ff fd22 	bl	8000c74 <LCD_Write_Data>
					
		  break;
 8001230:	e06e      	b.n	8001310 <LCD_GramScan+0x154>

//		|x(320)            
//		|
//		|___ y(240)
		  
			LCD_Write_Cmd ( 0x36 ); 
 8001232:	2036      	movs	r0, #54	; 0x36
 8001234:	f7ff fd10 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x68 );	
 8001238:	2068      	movs	r0, #104	; 0x68
 800123a:	f7ff fd1b 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 800123e:	202a      	movs	r0, #42	; 0x2a
 8001240:	f7ff fd0a 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff fd15 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 800124a:	2000      	movs	r0, #0
 800124c:	f7ff fd12 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001250:	2001      	movs	r0, #1
 8001252:	f7ff fd0f 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8001256:	203f      	movs	r0, #63	; 0x3f
 8001258:	f7ff fd0c 	bl	8000c74 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 800125c:	202b      	movs	r0, #43	; 0x2b
 800125e:	f7ff fcfb 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001262:	2000      	movs	r0, #0
 8001264:	f7ff fd06 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001268:	2000      	movs	r0, #0
 800126a:	f7ff fd03 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 800126e:	2000      	movs	r0, #0
 8001270:	f7ff fd00 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );		
 8001274:	20ef      	movs	r0, #239	; 0xef
 8001276:	f7ff fcfd 	bl	8000c74 <LCD_Write_Data>
		
		  break;
 800127a:	e049      	b.n	8001310 <LCD_GramScan+0x154>

//		           |x(320)   
//		           |           
//		y(240) ____|
		
			LCD_Write_Cmd ( 0x36 ); 
 800127c:	2036      	movs	r0, #54	; 0x36
 800127e:	f7ff fceb 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x28 );	
 8001282:	2028      	movs	r0, #40	; 0x28
 8001284:	f7ff fcf6 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001288:	202a      	movs	r0, #42	; 0x2a
 800128a:	f7ff fce5 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 800128e:	2000      	movs	r0, #0
 8001290:	f7ff fcf0 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001294:	2000      	movs	r0, #0
 8001296:	f7ff fced 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 800129a:	2001      	movs	r0, #1
 800129c:	f7ff fcea 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 80012a0:	203f      	movs	r0, #63	; 0x3f
 80012a2:	f7ff fce7 	bl	8000c74 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 80012a6:	202b      	movs	r0, #43	; 0x2b
 80012a8:	f7ff fcd6 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80012ac:	2000      	movs	r0, #0
 80012ae:	f7ff fce1 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80012b2:	2000      	movs	r0, #0
 80012b4:	f7ff fcde 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff fcdb 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );			
 80012be:	20ef      	movs	r0, #239	; 0xef
 80012c0:	f7ff fcd8 	bl	8000c74 <LCD_Write_Data>
		  
		  break;
 80012c4:	e024      	b.n	8001310 <LCD_GramScan+0x154>

//		|y(320)              
//		|
//		|___ x(240)			
		  
			LCD_Write_Cmd ( 0x36 ); 
 80012c6:	2036      	movs	r0, #54	; 0x36
 80012c8:	f7ff fcc6 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x48 );	
 80012cc:	2048      	movs	r0, #72	; 0x48
 80012ce:	f7ff fcd1 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 80012d2:	202a      	movs	r0, #42	; 0x2a
 80012d4:	f7ff fcc0 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80012d8:	2000      	movs	r0, #0
 80012da:	f7ff fccb 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80012de:	2000      	movs	r0, #0
 80012e0:	f7ff fcc8 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80012e4:	2000      	movs	r0, #0
 80012e6:	f7ff fcc5 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );	
 80012ea:	20ef      	movs	r0, #239	; 0xef
 80012ec:	f7ff fcc2 	bl	8000c74 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 80012f0:	202b      	movs	r0, #43	; 0x2b
 80012f2:	f7ff fcb1 	bl	8000c58 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80012f6:	2000      	movs	r0, #0
 80012f8:	f7ff fcbc 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80012fc:	2000      	movs	r0, #0
 80012fe:	f7ff fcb9 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001302:	2001      	movs	r0, #1
 8001304:	f7ff fcb6 	bl	8000c74 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );		
 8001308:	203f      	movs	r0, #63	; 0x3f
 800130a:	f7ff fcb3 	bl	8000c74 <LCD_Write_Data>
		
	    break;
 800130e:	bf00      	nop
		
	}
	
	
	/* write gram start */
	LCD_Write_Cmd ( 0x2C );
 8001310:	202c      	movs	r0, #44	; 0x2c
 8001312:	f7ff fca1 	bl	8000c58 <LCD_Write_Cmd>
	
	
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop

08001320 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
		if(huart->Instance == USART1)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a0f      	ldr	r2, [pc, #60]	; (800136c <HAL_UART_RxCpltCallback+0x4c>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d117      	bne.n	8001362 <HAL_UART_RxCpltCallback+0x42>
		{
			if(rxData==79) // Ascii value of 'O' is 79
 8001332:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <HAL_UART_RxCpltCallback+0x50>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b4f      	cmp	r3, #79	; 0x4f
 8001338:	d105      	bne.n	8001346 <HAL_UART_RxCpltCallback+0x26>
			{
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); // output to LED
 800133a:	2201      	movs	r2, #1
 800133c:	2110      	movs	r1, #16
 800133e:	480d      	ldr	r0, [pc, #52]	; (8001374 <HAL_UART_RxCpltCallback+0x54>)
 8001340:	f002 f83b 	bl	80033ba <HAL_GPIO_WritePin>
 8001344:	e008      	b.n	8001358 <HAL_UART_RxCpltCallback+0x38>
			}
			else if (rxData==88) // Ascii value of 'X' is 88
 8001346:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <HAL_UART_RxCpltCallback+0x50>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b58      	cmp	r3, #88	; 0x58
 800134c:	d104      	bne.n	8001358 <HAL_UART_RxCpltCallback+0x38>
			{
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	2110      	movs	r1, #16
 8001352:	4808      	ldr	r0, [pc, #32]	; (8001374 <HAL_UART_RxCpltCallback+0x54>)
 8001354:	f002 f831 	bl	80033ba <HAL_GPIO_WritePin>
			}
			HAL_UART_Receive_IT(&huart1, &rxData, 1); // Enabling interrupt receive again
 8001358:	2201      	movs	r2, #1
 800135a:	4905      	ldr	r1, [pc, #20]	; (8001370 <HAL_UART_RxCpltCallback+0x50>)
 800135c:	4806      	ldr	r0, [pc, #24]	; (8001378 <HAL_UART_RxCpltCallback+0x58>)
 800135e:	f002 fd1b 	bl	8003d98 <HAL_UART_Receive_IT>
		}
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40013800 	.word	0x40013800
 8001370:	200002b8 	.word	0x200002b8
 8001374:	40010800 	.word	0x40010800
 8001378:	2000022c 	.word	0x2000022c

0800137c <Check_touchkey>:

void Check_touchkey(){
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
	strType_XPT2046_Coordinate strDisplayCoordinate;
	if ( XPT2046_Get_TouchedPoint ( & strDisplayCoordinate, & strXPT2046_TouchPara ) ){
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4925      	ldr	r1, [pc, #148]	; (800141c <Check_touchkey+0xa0>)
 8001386:	4618      	mov	r0, r3
 8001388:	f001 fae8 	bl	800295c <XPT2046_Get_TouchedPoint>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d03f      	beq.n	8001412 <Check_touchkey+0x96>
		if (currentPage == home) {
 8001392:	4b23      	ldr	r3, [pc, #140]	; (8001420 <Check_touchkey+0xa4>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d11f      	bne.n	80013da <Check_touchkey+0x5e>
			if (strDisplayCoordinate.y > 210 && strDisplayCoordinate.y < 250){
 800139a:	88fb      	ldrh	r3, [r7, #6]
 800139c:	2bd2      	cmp	r3, #210	; 0xd2
 800139e:	d938      	bls.n	8001412 <Check_touchkey+0x96>
 80013a0:	88fb      	ldrh	r3, [r7, #6]
 80013a2:	2bf9      	cmp	r3, #249	; 0xf9
 80013a4:	d835      	bhi.n	8001412 <Check_touchkey+0x96>
				if (strDisplayCoordinate.x > 20 && strDisplayCoordinate.x < 100){
 80013a6:	88bb      	ldrh	r3, [r7, #4]
 80013a8:	2b14      	cmp	r3, #20
 80013aa:	d909      	bls.n	80013c0 <Check_touchkey+0x44>
 80013ac:	88bb      	ldrh	r3, [r7, #4]
 80013ae:	2b63      	cmp	r3, #99	; 0x63
 80013b0:	d806      	bhi.n	80013c0 <Check_touchkey+0x44>
					currentPage = weight;
 80013b2:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <Check_touchkey+0xa4>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	701a      	strb	r2, [r3, #0]
					changingPage = 1;
 80013b8:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <Check_touchkey+0xa8>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	601a      	str	r2, [r3, #0]
					changingPage = 1;
				}
			}
		}
	}
}
 80013be:	e028      	b.n	8001412 <Check_touchkey+0x96>
				else if (strDisplayCoordinate.x > 130 && strDisplayCoordinate.x < 210){
 80013c0:	88bb      	ldrh	r3, [r7, #4]
 80013c2:	2b82      	cmp	r3, #130	; 0x82
 80013c4:	d925      	bls.n	8001412 <Check_touchkey+0x96>
 80013c6:	88bb      	ldrh	r3, [r7, #4]
 80013c8:	2bd1      	cmp	r3, #209	; 0xd1
 80013ca:	d822      	bhi.n	8001412 <Check_touchkey+0x96>
					currentPage = bluetooth;
 80013cc:	4b14      	ldr	r3, [pc, #80]	; (8001420 <Check_touchkey+0xa4>)
 80013ce:	2202      	movs	r2, #2
 80013d0:	701a      	strb	r2, [r3, #0]
					changingPage = 1;
 80013d2:	4b14      	ldr	r3, [pc, #80]	; (8001424 <Check_touchkey+0xa8>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	601a      	str	r2, [r3, #0]
}
 80013d8:	e01b      	b.n	8001412 <Check_touchkey+0x96>
		else if (currentPage == weight || currentPage == bluetooth){
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <Check_touchkey+0xa4>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d003      	beq.n	80013ea <Check_touchkey+0x6e>
 80013e2:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <Check_touchkey+0xa4>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d113      	bne.n	8001412 <Check_touchkey+0x96>
			if (strDisplayCoordinate.y > 267 && strDisplayCoordinate.y < 293){
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	f5b3 7f86 	cmp.w	r3, #268	; 0x10c
 80013f0:	d30f      	bcc.n	8001412 <Check_touchkey+0x96>
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	f5b3 7f92 	cmp.w	r3, #292	; 0x124
 80013f8:	d80b      	bhi.n	8001412 <Check_touchkey+0x96>
				if(strDisplayCoordinate.x > 20 && strDisplayCoordinate.x < 150){
 80013fa:	88bb      	ldrh	r3, [r7, #4]
 80013fc:	2b14      	cmp	r3, #20
 80013fe:	d908      	bls.n	8001412 <Check_touchkey+0x96>
 8001400:	88bb      	ldrh	r3, [r7, #4]
 8001402:	2b95      	cmp	r3, #149	; 0x95
 8001404:	d805      	bhi.n	8001412 <Check_touchkey+0x96>
					currentPage = home;
 8001406:	4b06      	ldr	r3, [pc, #24]	; (8001420 <Check_touchkey+0xa4>)
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
					changingPage = 1;
 800140c:	4b05      	ldr	r3, [pc, #20]	; (8001424 <Check_touchkey+0xa8>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000008 	.word	0x20000008
 8001420:	200002b9 	.word	0x200002b9
 8001424:	20000000 	.word	0x20000000

08001428 <mainPage.1>:
  * @retval int
  */
int main(void)
{
  /* USER CODE BEGIN 1 */
	void mainPage(void){
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af02      	add	r7, sp, #8
 800142e:	f8c7 c004 	str.w	ip, [r7, #4]
		if(changingPage){
 8001432:	4b32      	ldr	r3, [pc, #200]	; (80014fc <mainPage.1+0xd4>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d05b      	beq.n	80014f2 <mainPage.1+0xca>
			changingPage = 0;
 800143a:	4b30      	ldr	r3, [pc, #192]	; (80014fc <mainPage.1+0xd4>)
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
			currentPage = home;
 8001440:	4b2f      	ldr	r3, [pc, #188]	; (8001500 <mainPage.1+0xd8>)
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
			LCD_Clear(0, 0, 240, 320, BLACK);
 8001446:	2300      	movs	r3, #0
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800144e:	22f0      	movs	r2, #240	; 0xf0
 8001450:	2100      	movs	r1, #0
 8001452:	2000      	movs	r0, #0
 8001454:	f7ff fdaf 	bl	8000fb6 <LCD_Clear>
			char* output_text = "Welcome to the smart suitcase system";
 8001458:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <mainPage.1+0xdc>)
 800145a:	60fb      	str	r3, [r7, #12]
			LCD_DrawString_Color_With_Delay(0, 40, output_text, BLUE, WHITE, 10);
 800145c:	230a      	movs	r3, #10
 800145e:	9301      	str	r3, [sp, #4]
 8001460:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	231f      	movs	r3, #31
 8001468:	68fa      	ldr	r2, [r7, #12]
 800146a:	2128      	movs	r1, #40	; 0x28
 800146c:	2000      	movs	r0, #0
 800146e:	f7ff fe6a 	bl	8001146 <LCD_DrawString_Color_With_Delay>
			HAL_Delay(100);
 8001472:	2064      	movs	r0, #100	; 0x64
 8001474:	f001 fb82 	bl	8002b7c <HAL_Delay>
			output_text = "Please choose an option below.";
 8001478:	4b23      	ldr	r3, [pc, #140]	; (8001508 <mainPage.1+0xe0>)
 800147a:	60fb      	str	r3, [r7, #12]
			LCD_DrawString_Color(0, 100, output_text, BLACK, WHITE);
 800147c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2300      	movs	r3, #0
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	2164      	movs	r1, #100	; 0x64
 8001488:	2000      	movs	r0, #0
 800148a:	f7ff fe27 	bl	80010dc <LCD_DrawString_Color>
			HAL_Delay(200);
 800148e:	20c8      	movs	r0, #200	; 0xc8
 8001490:	f001 fb74 	bl	8002b7c <HAL_Delay>
			LCD_Clear(20, 230, 80, 40, CYAN); //WEIGHT BOX: 20 ~ 100 / 210 ~ 250
 8001494:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	2328      	movs	r3, #40	; 0x28
 800149c:	2250      	movs	r2, #80	; 0x50
 800149e:	21e6      	movs	r1, #230	; 0xe6
 80014a0:	2014      	movs	r0, #20
 80014a2:	f7ff fd88 	bl	8000fb6 <LCD_Clear>
			output_text = "WEIGHT";
 80014a6:	4b19      	ldr	r3, [pc, #100]	; (800150c <mainPage.1+0xe4>)
 80014a8:	60fb      	str	r3, [r7, #12]
			LCD_DrawString_Color_With_Delay(35, 242, output_text, CYAN, BLACK, 15);
 80014aa:	230f      	movs	r3, #15
 80014ac:	9301      	str	r3, [sp, #4]
 80014ae:	2300      	movs	r3, #0
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	21f2      	movs	r1, #242	; 0xf2
 80014ba:	2023      	movs	r0, #35	; 0x23
 80014bc:	f7ff fe43 	bl	8001146 <LCD_DrawString_Color_With_Delay>
			HAL_Delay(200);
 80014c0:	20c8      	movs	r0, #200	; 0xc8
 80014c2:	f001 fb5b 	bl	8002b7c <HAL_Delay>
			output_text = "BLUEBOOTH";
 80014c6:	4b12      	ldr	r3, [pc, #72]	; (8001510 <mainPage.1+0xe8>)
 80014c8:	60fb      	str	r3, [r7, #12]
			LCD_Clear(130, 230, 80, 40, YELLOW); //BLUETOOTH: 130 ~ 210 / 210 ~ 250
 80014ca:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	2328      	movs	r3, #40	; 0x28
 80014d2:	2250      	movs	r2, #80	; 0x50
 80014d4:	21e6      	movs	r1, #230	; 0xe6
 80014d6:	2082      	movs	r0, #130	; 0x82
 80014d8:	f7ff fd6d 	bl	8000fb6 <LCD_Clear>
			LCD_DrawString_Color_With_Delay(135, 242, output_text, YELLOW, BLACK, 15);
 80014dc:	230f      	movs	r3, #15
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	2300      	movs	r3, #0
 80014e2:	9300      	str	r3, [sp, #0]
 80014e4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014e8:	68fa      	ldr	r2, [r7, #12]
 80014ea:	21f2      	movs	r1, #242	; 0xf2
 80014ec:	2087      	movs	r0, #135	; 0x87
 80014ee:	f7ff fe2a 	bl	8001146 <LCD_DrawString_Color_With_Delay>
		}
	}
 80014f2:	bf00      	nop
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000000 	.word	0x20000000
 8001500:	200002b9 	.word	0x200002b9
 8001504:	08007590 	.word	0x08007590
 8001508:	080075b8 	.word	0x080075b8
 800150c:	080075d8 	.word	0x080075d8
 8001510:	080075e0 	.word	0x080075e0

08001514 <main>:
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af02      	add	r7, sp, #8
int main(void)
 800151a:	f107 0310 	add.w	r3, r7, #16
 800151e:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001520:	f001 faca 	bl	8002ab8 <HAL_Init>
  /* USER CODE BEGIN Init */
	//HAL_UART_Receive_IT(&huart1, &rxData, 1); //enable global interruption
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001524:	f000 f8d6 	bl	80016d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001528:	f000 f944 	bl	80017b4 <MX_GPIO_Init>
  MX_FSMC_Init();
 800152c:	f000 fa22 	bl	8001974 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8001530:	f000 f916 	bl	8001760 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  macXPT2046_CS_DISABLE();
 8001534:	2200      	movs	r2, #0
 8001536:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800153a:	4832      	ldr	r0, [pc, #200]	; (8001604 <main+0xf0>)
 800153c:	f001 ff3d 	bl	80033ba <HAL_GPIO_WritePin>
  LCD_INIT();
 8001540:	f7ff fb3f 	bl	8000bc2 <LCD_INIT>
	currentPage = home;
 8001544:	4b30      	ldr	r3, [pc, #192]	; (8001608 <main+0xf4>)
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
  HAL_Delay(50);
 800154a:	2032      	movs	r0, #50	; 0x32
 800154c:	f001 fb16 	bl	8002b7c <HAL_Delay>
  while( ! XPT2046_Touch_Calibrate () );
 8001550:	bf00      	nop
 8001552:	f000 ffcd 	bl	80024f0 <XPT2046_Touch_Calibrate>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d0fa      	beq.n	8001552 <main+0x3e>
  LCD_GramScan ( 1 );
 800155c:	2001      	movs	r0, #1
 800155e:	f7ff fe2d 	bl	80011bc <LCD_GramScan>
  LCD_Clear ( 0, 0, 240, 320, BLACK );
 8001562:	2300      	movs	r3, #0
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800156a:	22f0      	movs	r2, #240	; 0xf0
 800156c:	2100      	movs	r1, #0
 800156e:	2000      	movs	r0, #0
 8001570:	f7ff fd21 	bl	8000fb6 <LCD_Clear>
  mainPage();
 8001574:	463b      	mov	r3, r7
 8001576:	469c      	mov	ip, r3
 8001578:	f7ff ff56 	bl	8001428 <mainPage.1>
  HAL_Delay(500);
 800157c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001580:	f001 fafc 	bl	8002b7c <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if (currentPage == home) mainPage();
 8001584:	4b20      	ldr	r3, [pc, #128]	; (8001608 <main+0xf4>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d104      	bne.n	8001596 <main+0x82>
 800158c:	463b      	mov	r3, r7
 800158e:	469c      	mov	ip, r3
 8001590:	f7ff ff4a 	bl	8001428 <mainPage.1>
 8001594:	e00e      	b.n	80015b4 <main+0xa0>
		else if (currentPage == weight) weightPage(0.0);
 8001596:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <main+0xf4>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d106      	bne.n	80015ac <main+0x98>
 800159e:	463b      	mov	r3, r7
 80015a0:	469c      	mov	ip, r3
 80015a2:	f04f 0000 	mov.w	r0, #0
 80015a6:	f000 f839 	bl	800161c <weightPage.0>
 80015aa:	e003      	b.n	80015b4 <main+0xa0>
		else mainPage();
 80015ac:	463b      	mov	r3, r7
 80015ae:	469c      	mov	ip, r3
 80015b0:	f7ff ff3a 	bl	8001428 <mainPage.1>
		char* debug;
		if (currentPage == home) debug = "H";
 80015b4:	4b14      	ldr	r3, [pc, #80]	; (8001608 <main+0xf4>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d102      	bne.n	80015c2 <main+0xae>
 80015bc:	4b13      	ldr	r3, [pc, #76]	; (800160c <main+0xf8>)
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	e008      	b.n	80015d4 <main+0xc0>
		else if (currentPage == weight) debug = "W";
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <main+0xf4>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d102      	bne.n	80015d0 <main+0xbc>
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <main+0xfc>)
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	e001      	b.n	80015d4 <main+0xc0>
		else debug = "B";
 80015d0:	4b10      	ldr	r3, [pc, #64]	; (8001614 <main+0x100>)
 80015d2:	607b      	str	r3, [r7, #4]
		LCD_DrawString_Color(200, 10, debug, BLACK, WHITE);
 80015d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2300      	movs	r3, #0
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	210a      	movs	r1, #10
 80015e0:	20c8      	movs	r0, #200	; 0xc8
 80015e2:	f7ff fd7b 	bl	80010dc <LCD_DrawString_Color>
		if ( ucXPT2046_TouchFlag == 1 ) {
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <main+0x104>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d104      	bne.n	80015fa <main+0xe6>
					Check_touchkey();
 80015f0:	f7ff fec4 	bl	800137c <Check_touchkey>
					ucXPT2046_TouchFlag = 0;
 80015f4:	4b08      	ldr	r3, [pc, #32]	; (8001618 <main+0x104>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
		}
		HAL_Delay(50);
 80015fa:	2032      	movs	r0, #50	; 0x32
 80015fc:	f001 fabe 	bl	8002b7c <HAL_Delay>
	{
 8001600:	e7c0      	b.n	8001584 <main+0x70>
 8001602:	bf00      	nop
 8001604:	40011400 	.word	0x40011400
 8001608:	200002b9 	.word	0x200002b9
 800160c:	080075ec 	.word	0x080075ec
 8001610:	080075f0 	.word	0x080075f0
 8001614:	080075f4 	.word	0x080075f4
 8001618:	200002c4 	.word	0x200002c4

0800161c <weightPage.0>:
	void weightPage(float KG){
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af02      	add	r7, sp, #8
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	f8c7 c000 	str.w	ip, [r7]
		if(changingPage){
 8001628:	4b25      	ldr	r3, [pc, #148]	; (80016c0 <weightPage.0+0xa4>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d036      	beq.n	800169e <weightPage.0+0x82>
			changingPage = 0;
 8001630:	4b23      	ldr	r3, [pc, #140]	; (80016c0 <weightPage.0+0xa4>)
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
			currentPage = weight;
 8001636:	4b23      	ldr	r3, [pc, #140]	; (80016c4 <weightPage.0+0xa8>)
 8001638:	2201      	movs	r2, #1
 800163a:	701a      	strb	r2, [r3, #0]
			output_text = "W E I G H T D E T E C T I O N";
 800163c:	4b22      	ldr	r3, [pc, #136]	; (80016c8 <weightPage.0+0xac>)
 800163e:	60fb      	str	r3, [r7, #12]
			LCD_Clear(0, 0, 240, 320, BLACK);
 8001640:	2300      	movs	r3, #0
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001648:	22f0      	movs	r2, #240	; 0xf0
 800164a:	2100      	movs	r1, #0
 800164c:	2000      	movs	r0, #0
 800164e:	f7ff fcb2 	bl	8000fb6 <LCD_Clear>
			LCD_DrawString_Color_With_Delay(0, 40, output_text, BLUE, WHITE, 10);
 8001652:	230a      	movs	r3, #10
 8001654:	9301      	str	r3, [sp, #4]
 8001656:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	231f      	movs	r3, #31
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	2128      	movs	r1, #40	; 0x28
 8001662:	2000      	movs	r0, #0
 8001664:	f7ff fd6f 	bl	8001146 <LCD_DrawString_Color_With_Delay>
			output_text = "Return to Home";
 8001668:	4b18      	ldr	r3, [pc, #96]	; (80016cc <weightPage.0+0xb0>)
 800166a:	60fb      	str	r3, [r7, #12]
			LCD_Clear(20, 280, 130, 25, CYAN); // RETURN HOME BOX: 20 ~ 150 / 267 ~ 293
 800166c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2319      	movs	r3, #25
 8001674:	2282      	movs	r2, #130	; 0x82
 8001676:	f44f 718c 	mov.w	r1, #280	; 0x118
 800167a:	2014      	movs	r0, #20
 800167c:	f7ff fc9b 	bl	8000fb6 <LCD_Clear>
			LCD_DrawString_Color_With_Delay(30, 285, output_text, CYAN, BLACK, 10);
 8001680:	230a      	movs	r3, #10
 8001682:	9301      	str	r3, [sp, #4]
 8001684:	2300      	movs	r3, #0
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	f240 111d 	movw	r1, #285	; 0x11d
 8001692:	201e      	movs	r0, #30
 8001694:	f7ff fd57 	bl	8001146 <LCD_DrawString_Color_With_Delay>
			HAL_Delay(30);
 8001698:	201e      	movs	r0, #30
 800169a:	f001 fa6f 	bl	8002b7c <HAL_Delay>
		output_text = "[K G]";
 800169e:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <weightPage.0+0xb4>)
 80016a0:	60fb      	str	r3, [r7, #12]
		LCD_DrawString_Color(160, 100, output_text, BLUE, BLACK);
 80016a2:	2300      	movs	r3, #0
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	231f      	movs	r3, #31
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	2164      	movs	r1, #100	; 0x64
 80016ac:	20a0      	movs	r0, #160	; 0xa0
 80016ae:	f7ff fd15 	bl	80010dc <LCD_DrawString_Color>
		HAL_Delay(100);
 80016b2:	2064      	movs	r0, #100	; 0x64
 80016b4:	f001 fa62 	bl	8002b7c <HAL_Delay>
	}
 80016b8:	bf00      	nop
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000000 	.word	0x20000000
 80016c4:	200002b9 	.word	0x200002b9
 80016c8:	080075f8 	.word	0x080075f8
 80016cc:	08007618 	.word	0x08007618
 80016d0:	08007628 	.word	0x08007628

080016d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b090      	sub	sp, #64	; 0x40
 80016d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016da:	f107 0318 	add.w	r3, r7, #24
 80016de:	2228      	movs	r2, #40	; 0x28
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f003 f866 	bl	80047b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
 80016f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016f6:	2301      	movs	r3, #1
 80016f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001700:	2300      	movs	r3, #0
 8001702:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001704:	2301      	movs	r3, #1
 8001706:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001708:	2302      	movs	r3, #2
 800170a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800170c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001710:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001712:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001716:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001718:	f107 0318 	add.w	r3, r7, #24
 800171c:	4618      	mov	r0, r3
 800171e:	f001 fe87 	bl	8003430 <HAL_RCC_OscConfig>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001728:	f000 f988 	bl	8001a3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800172c:	230f      	movs	r3, #15
 800172e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001730:	2302      	movs	r3, #2
 8001732:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001738:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800173c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	2102      	movs	r1, #2
 8001746:	4618      	mov	r0, r3
 8001748:	f002 f8f4 	bl	8003934 <HAL_RCC_ClockConfig>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001752:	f000 f973 	bl	8001a3c <Error_Handler>
  }
}
 8001756:	bf00      	nop
 8001758:	3740      	adds	r7, #64	; 0x40
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001766:	4a12      	ldr	r2, [pc, #72]	; (80017b0 <MX_USART1_UART_Init+0x50>)
 8001768:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31800;
 800176a:	4b10      	ldr	r3, [pc, #64]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 800176c:	f647 4238 	movw	r2, #31800	; 0x7c38
 8001770:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001784:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001786:	220c      	movs	r2, #12
 8001788:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 800178c:	2200      	movs	r2, #0
 800178e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001792:	2200      	movs	r2, #0
 8001794:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001798:	f002 fab1 	bl	8003cfe <HAL_UART_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017a2:	f000 f94b 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	2000022c 	.word	0x2000022c
 80017b0:	40013800 	.word	0x40013800

080017b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08a      	sub	sp, #40	; 0x28
 80017b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ba:	f107 0318 	add.w	r3, r7, #24
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017c8:	4b63      	ldr	r3, [pc, #396]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a62      	ldr	r2, [pc, #392]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b60      	ldr	r3, [pc, #384]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e0:	4b5d      	ldr	r3, [pc, #372]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	4a5c      	ldr	r2, [pc, #368]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	6193      	str	r3, [r2, #24]
 80017ec:	4b5a      	ldr	r3, [pc, #360]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f003 0310 	and.w	r3, r3, #16
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f8:	4b57      	ldr	r3, [pc, #348]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	4a56      	ldr	r2, [pc, #344]	; (8001958 <MX_GPIO_Init+0x1a4>)
 80017fe:	f043 0304 	orr.w	r3, r3, #4
 8001802:	6193      	str	r3, [r2, #24]
 8001804:	4b54      	ldr	r3, [pc, #336]	; (8001958 <MX_GPIO_Init+0x1a4>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001810:	4b51      	ldr	r3, [pc, #324]	; (8001958 <MX_GPIO_Init+0x1a4>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4a50      	ldr	r2, [pc, #320]	; (8001958 <MX_GPIO_Init+0x1a4>)
 8001816:	f043 0308 	orr.w	r3, r3, #8
 800181a:	6193      	str	r3, [r2, #24]
 800181c:	4b4e      	ldr	r3, [pc, #312]	; (8001958 <MX_GPIO_Init+0x1a4>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f003 0308 	and.w	r3, r3, #8
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001828:	4b4b      	ldr	r3, [pc, #300]	; (8001958 <MX_GPIO_Init+0x1a4>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	4a4a      	ldr	r2, [pc, #296]	; (8001958 <MX_GPIO_Init+0x1a4>)
 800182e:	f043 0320 	orr.w	r3, r3, #32
 8001832:	6193      	str	r3, [r2, #24]
 8001834:	4b48      	ldr	r3, [pc, #288]	; (8001958 <MX_GPIO_Init+0x1a4>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f003 0320 	and.w	r3, r3, #32
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	2107      	movs	r1, #7
 8001844:	4845      	ldr	r0, [pc, #276]	; (800195c <MX_GPIO_Init+0x1a8>)
 8001846:	f001 fdb8 	bl	80033ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	2110      	movs	r1, #16
 800184e:	4844      	ldr	r0, [pc, #272]	; (8001960 <MX_GPIO_Init+0x1ac>)
 8001850:	f001 fdb3 	bl	80033ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 8001854:	2201      	movs	r2, #1
 8001856:	2123      	movs	r1, #35	; 0x23
 8001858:	4842      	ldr	r0, [pc, #264]	; (8001964 <MX_GPIO_Init+0x1b0>)
 800185a:	f001 fdae 	bl	80033ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800185e:	2200      	movs	r2, #0
 8001860:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001864:	4840      	ldr	r0, [pc, #256]	; (8001968 <MX_GPIO_Init+0x1b4>)
 8001866:	f001 fda8 	bl	80033ba <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
 800186a:	2307      	movs	r3, #7
 800186c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186e:	2301      	movs	r3, #1
 8001870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001876:	2303      	movs	r3, #3
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800187a:	f107 0318 	add.w	r3, r7, #24
 800187e:	4619      	mov	r1, r3
 8001880:	4836      	ldr	r0, [pc, #216]	; (800195c <MX_GPIO_Init+0x1a8>)
 8001882:	f001 fbef 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001886:	2308      	movs	r3, #8
 8001888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800188e:	2301      	movs	r3, #1
 8001890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001892:	f107 0318 	add.w	r3, r7, #24
 8001896:	4619      	mov	r1, r3
 8001898:	4830      	ldr	r0, [pc, #192]	; (800195c <MX_GPIO_Init+0x1a8>)
 800189a:	f001 fbe3 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800189e:	2310      	movs	r3, #16
 80018a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018a2:	4b32      	ldr	r3, [pc, #200]	; (800196c <MX_GPIO_Init+0x1b8>)
 80018a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018a6:	2301      	movs	r3, #1
 80018a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018aa:	f107 0318 	add.w	r3, r7, #24
 80018ae:	4619      	mov	r1, r3
 80018b0:	482a      	ldr	r0, [pc, #168]	; (800195c <MX_GPIO_Init+0x1a8>)
 80018b2:	f001 fbd7 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c4:	f107 0318 	add.w	r3, r7, #24
 80018c8:	4619      	mov	r1, r3
 80018ca:	4829      	ldr	r0, [pc, #164]	; (8001970 <MX_GPIO_Init+0x1bc>)
 80018cc:	f001 fbca 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018d0:	2301      	movs	r3, #1
 80018d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d4:	2300      	movs	r3, #0
 80018d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018dc:	f107 0318 	add.w	r3, r7, #24
 80018e0:	4619      	mov	r1, r3
 80018e2:	481f      	ldr	r0, [pc, #124]	; (8001960 <MX_GPIO_Init+0x1ac>)
 80018e4:	f001 fbbe 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018e8:	2310      	movs	r3, #16
 80018ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f8:	f107 0318 	add.w	r3, r7, #24
 80018fc:	4619      	mov	r1, r3
 80018fe:	4818      	ldr	r0, [pc, #96]	; (8001960 <MX_GPIO_Init+0x1ac>)
 8001900:	f001 fbb0 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8001904:	2323      	movs	r3, #35	; 0x23
 8001906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001910:	2303      	movs	r3, #3
 8001912:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 0318 	add.w	r3, r7, #24
 8001918:	4619      	mov	r1, r3
 800191a:	4812      	ldr	r0, [pc, #72]	; (8001964 <MX_GPIO_Init+0x1b0>)
 800191c:	f001 fba2 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001920:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001926:	2301      	movs	r3, #1
 8001928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001932:	f107 0318 	add.w	r3, r7, #24
 8001936:	4619      	mov	r1, r3
 8001938:	480b      	ldr	r0, [pc, #44]	; (8001968 <MX_GPIO_Init+0x1b4>)
 800193a:	f001 fb93 	bl	8003064 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	200a      	movs	r0, #10
 8001944:	f001 fa15 	bl	8002d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001948:	200a      	movs	r0, #10
 800194a:	f001 fa2e 	bl	8002daa <HAL_NVIC_EnableIRQ>

}
 800194e:	bf00      	nop
 8001950:	3728      	adds	r7, #40	; 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000
 800195c:	40011800 	.word	0x40011800
 8001960:	40010800 	.word	0x40010800
 8001964:	40010c00 	.word	0x40010c00
 8001968:	40011400 	.word	0x40011400
 800196c:	10210000 	.word	0x10210000
 8001970:	40011000 	.word	0x40011000

08001974 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b088      	sub	sp, #32
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
 8001988:	615a      	str	r2, [r3, #20]
 800198a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800198c:	4b28      	ldr	r3, [pc, #160]	; (8001a30 <MX_FSMC_Init+0xbc>)
 800198e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001992:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001994:	4b26      	ldr	r3, [pc, #152]	; (8001a30 <MX_FSMC_Init+0xbc>)
 8001996:	4a27      	ldr	r2, [pc, #156]	; (8001a34 <MX_FSMC_Init+0xc0>)
 8001998:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800199a:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <MX_FSMC_Init+0xbc>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80019a0:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80019a6:	4b22      	ldr	r3, [pc, #136]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80019ac:	4b20      	ldr	r3, [pc, #128]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019ae:	2210      	movs	r2, #16
 80019b0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80019b2:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80019b8:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80019be:	4b1c      	ldr	r3, [pc, #112]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80019c4:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80019ca:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019d0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80019d2:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80019d8:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019da:	2200      	movs	r2, #0
 80019dc:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80019de:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <MX_FSMC_Init+0xbc>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 80019ea:	230f      	movs	r3, #15
 80019ec:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80019ee:	230f      	movs	r3, #15
 80019f0:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80019f2:	23ff      	movs	r3, #255	; 0xff
 80019f4:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80019f6:	230f      	movs	r3, #15
 80019f8:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80019fa:	2310      	movs	r3, #16
 80019fc:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80019fe:	2311      	movs	r3, #17
 8001a00:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2200      	movs	r2, #0
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4808      	ldr	r0, [pc, #32]	; (8001a30 <MX_FSMC_Init+0xbc>)
 8001a0e:	f002 f929 	bl	8003c64 <HAL_SRAM_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001a18:	f000 f810 	bl	8001a3c <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_FSMC_Init+0xc4>)
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	4a05      	ldr	r2, [pc, #20]	; (8001a38 <MX_FSMC_Init+0xc4>)
 8001a22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a26:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001a28:	bf00      	nop
 8001a2a:	3720      	adds	r7, #32
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000270 	.word	0x20000270
 8001a34:	a0000104 	.word	0xa0000104
 8001a38:	40010000 	.word	0x40010000

08001a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a40:	b672      	cpsid	i
}
 8001a42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001a44:	e7fe      	b.n	8001a44 <Error_Handler+0x8>
	...

08001a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a4e:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	4a14      	ldr	r2, [pc, #80]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	6193      	str	r3, [r2, #24]
 8001a5a:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a0e      	ldr	r2, [pc, #56]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a70:	61d3      	str	r3, [r2, #28]
 8001a72:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <HAL_MspInit+0x60>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	4a04      	ldr	r2, [pc, #16]	; (8001aa8 <HAL_MspInit+0x60>)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40010000 	.word	0x40010000

08001aac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0310 	add.w	r3, r7, #16
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a20      	ldr	r2, [pc, #128]	; (8001b48 <HAL_UART_MspInit+0x9c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d139      	bne.n	8001b40 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001acc:	4b1f      	ldr	r3, [pc, #124]	; (8001b4c <HAL_UART_MspInit+0xa0>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	4a1e      	ldr	r2, [pc, #120]	; (8001b4c <HAL_UART_MspInit+0xa0>)
 8001ad2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ad6:	6193      	str	r3, [r2, #24]
 8001ad8:	4b1c      	ldr	r3, [pc, #112]	; (8001b4c <HAL_UART_MspInit+0xa0>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae4:	4b19      	ldr	r3, [pc, #100]	; (8001b4c <HAL_UART_MspInit+0xa0>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	4a18      	ldr	r2, [pc, #96]	; (8001b4c <HAL_UART_MspInit+0xa0>)
 8001aea:	f043 0304 	orr.w	r3, r3, #4
 8001aee:	6193      	str	r3, [r2, #24]
 8001af0:	4b16      	ldr	r3, [pc, #88]	; (8001b4c <HAL_UART_MspInit+0xa0>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001afc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b00:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	2302      	movs	r3, #2
 8001b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b06:	2303      	movs	r3, #3
 8001b08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	4619      	mov	r1, r3
 8001b10:	480f      	ldr	r0, [pc, #60]	; (8001b50 <HAL_UART_MspInit+0xa4>)
 8001b12:	f001 faa7 	bl	8003064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	f107 0310 	add.w	r3, r7, #16
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4809      	ldr	r0, [pc, #36]	; (8001b50 <HAL_UART_MspInit+0xa4>)
 8001b2c:	f001 fa9a 	bl	8003064 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b30:	2200      	movs	r2, #0
 8001b32:	2100      	movs	r1, #0
 8001b34:	2025      	movs	r0, #37	; 0x25
 8001b36:	f001 f91c 	bl	8002d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b3a:	2025      	movs	r0, #37	; 0x25
 8001b3c:	f001 f935 	bl	8002daa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b40:	bf00      	nop
 8001b42:	3720      	adds	r7, #32
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40013800 	.word	0x40013800
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40010800 	.word	0x40010800

08001b54 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001b5a:	f107 0308 	add.w	r3, r7, #8
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001b68:	4b18      	ldr	r3, [pc, #96]	; (8001bcc <HAL_FSMC_MspInit+0x78>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d129      	bne.n	8001bc4 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001b70:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <HAL_FSMC_MspInit+0x78>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001b76:	4b16      	ldr	r3, [pc, #88]	; (8001bd0 <HAL_FSMC_MspInit+0x7c>)
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	4a15      	ldr	r2, [pc, #84]	; (8001bd0 <HAL_FSMC_MspInit+0x7c>)
 8001b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b80:	6153      	str	r3, [r2, #20]
 8001b82:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <HAL_FSMC_MspInit+0x7c>)
 8001b84:	695b      	ldr	r3, [r3, #20]
 8001b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001b8e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001b92:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b94:	2302      	movs	r3, #2
 8001b96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b9c:	f107 0308 	add.w	r3, r7, #8
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480c      	ldr	r0, [pc, #48]	; (8001bd4 <HAL_FSMC_MspInit+0x80>)
 8001ba4:	f001 fa5e 	bl	8003064 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001ba8:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001bac:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bb6:	f107 0308 	add.w	r3, r7, #8
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4806      	ldr	r0, [pc, #24]	; (8001bd8 <HAL_FSMC_MspInit+0x84>)
 8001bbe:	f001 fa51 	bl	8003064 <HAL_GPIO_Init>
 8001bc2:	e000      	b.n	8001bc6 <HAL_FSMC_MspInit+0x72>
    return;
 8001bc4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	200002bc 	.word	0x200002bc
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40011800 	.word	0x40011800
 8001bd8:	40011400 	.word	0x40011400

08001bdc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001be4:	f7ff ffb6 	bl	8001b54 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c00:	e7fe      	b.n	8001c00 <HardFault_Handler+0x4>

08001c02 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c06:	e7fe      	b.n	8001c06 <MemManage_Handler+0x4>

08001c08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c0c:	e7fe      	b.n	8001c0c <BusFault_Handler+0x4>

08001c0e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c12:	e7fe      	b.n	8001c12 <UsageFault_Handler+0x4>

08001c14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr

08001c38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c3c:	f000 ff82 	bl	8002b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 8001c48:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <EXTI4_IRQHandler+0x2c>)
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	f003 0310 	and.w	r3, r3, #16
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d008      	beq.n	8001c66 <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 8001c54:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <EXTI4_IRQHandler+0x30>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8001c5a:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <EXTI4_IRQHandler+0x2c>)
 8001c5c:	2210      	movs	r2, #16
 8001c5e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8001c60:	2010      	movs	r0, #16
 8001c62:	f001 fbdb 	bl	800341c <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001c66:	2010      	movs	r0, #16
 8001c68:	f001 fbc0 	bl	80033ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40010400 	.word	0x40010400
 8001c74:	200002c4 	.word	0x200002c4

08001c78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <USART1_IRQHandler+0x10>)
 8001c7e:	f002 f8bb 	bl	8003df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000022c 	.word	0x2000022c

08001c8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
	return 1;
 8001c90:	2301      	movs	r3, #1
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr

08001c9a <_kill>:

int _kill(int pid, int sig)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ca4:	f002 fd5c 	bl	8004760 <__errno>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2216      	movs	r2, #22
 8001cac:	601a      	str	r2, [r3, #0]
	return -1;
 8001cae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <_exit>:

void _exit (int status)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001cc2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff ffe7 	bl	8001c9a <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ccc:	e7fe      	b.n	8001ccc <_exit+0x12>

08001cce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b086      	sub	sp, #24
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	60f8      	str	r0, [r7, #12]
 8001cd6:	60b9      	str	r1, [r7, #8]
 8001cd8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
 8001cde:	e00a      	b.n	8001cf6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ce0:	f3af 8000 	nop.w
 8001ce4:	4601      	mov	r1, r0
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	1c5a      	adds	r2, r3, #1
 8001cea:	60ba      	str	r2, [r7, #8]
 8001cec:	b2ca      	uxtb	r2, r1
 8001cee:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbf0      	blt.n	8001ce0 <_read+0x12>
	}

	return len;
 8001cfe:	687b      	ldr	r3, [r7, #4]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	e009      	b.n	8001d2e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	1c5a      	adds	r2, r3, #1
 8001d1e:	60ba      	str	r2, [r7, #8]
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	dbf1      	blt.n	8001d1a <_write+0x12>
	}
	return len;
 8001d36:	687b      	ldr	r3, [r7, #4]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <_close>:

int _close(int file)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
	return -1;
 8001d48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr

08001d56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
 8001d5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d66:	605a      	str	r2, [r3, #4]
	return 0;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <_isatty>:

int _isatty(int file)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	return 1;
 8001d7c:	2301      	movs	r3, #1
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr

08001d88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
	return 0;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da8:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <_sbrk+0x5c>)
 8001daa:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <_sbrk+0x60>)
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d102      	bne.n	8001dc2 <_sbrk+0x22>
	{
		__sbrk_heap_end = &_end;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <_sbrk+0x64>)
 8001dbe:	4a12      	ldr	r2, [pc, #72]	; (8001e08 <_sbrk+0x68>)
 8001dc0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d207      	bcs.n	8001de0 <_sbrk+0x40>
	{
		errno = ENOMEM;
 8001dd0:	f002 fcc6 	bl	8004760 <__errno>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	601a      	str	r2, [r3, #0]
		return (void *)-1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001dde:	e009      	b.n	8001df4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <_sbrk+0x64>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001de6:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <_sbrk+0x64>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <_sbrk+0x64>)
 8001df0:	6013      	str	r3, [r2, #0]

	return (void *)prev_heap_end;
 8001df2:	68fb      	ldr	r3, [r7, #12]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20010000 	.word	0x20010000
 8001e00:	00000400 	.word	0x00000400
 8001e04:	200002c0 	.word	0x200002c0
 8001e08:	200002e0 	.word	0x200002e0

08001e0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
	SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <XPT2046_DelayUS>:



	
static void XPT2046_DelayUS ( __IO uint32_t ulCount )
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
	uint32_t i;


	for ( i = 0; i < ulCount; i ++ )
 8001e20:	2300      	movs	r3, #0
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	e00a      	b.n	8001e3c <XPT2046_DelayUS+0x24>
	{
		uint8_t uc = 12;     
 8001e26:	230c      	movs	r3, #12
 8001e28:	72fb      	strb	r3, [r7, #11]
	      
		while ( uc -- );     
 8001e2a:	bf00      	nop
 8001e2c:	7afb      	ldrb	r3, [r7, #11]
 8001e2e:	1e5a      	subs	r2, r3, #1
 8001e30:	72fa      	strb	r2, [r7, #11]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1fa      	bne.n	8001e2c <XPT2046_DelayUS+0x14>
	for ( i = 0; i < ulCount; i ++ )
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d3f0      	bcc.n	8001e26 <XPT2046_DelayUS+0xe>

	}
	
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <XPT2046_WriteCMD>:


static void XPT2046_WriteCMD ( uint8_t ucCmd ) 
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
	uint8_t i;


	macXPT2046_MOSI_0();
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2104      	movs	r1, #4
 8001e5e:	481d      	ldr	r0, [pc, #116]	; (8001ed4 <XPT2046_WriteCMD+0x84>)
 8001e60:	f001 faab 	bl	80033ba <HAL_GPIO_WritePin>
	
	macXPT2046_CLK_LOW();
 8001e64:	2200      	movs	r2, #0
 8001e66:	2101      	movs	r1, #1
 8001e68:	481a      	ldr	r0, [pc, #104]	; (8001ed4 <XPT2046_WriteCMD+0x84>)
 8001e6a:	f001 faa6 	bl	80033ba <HAL_GPIO_WritePin>

	for ( i = 0; i < 8; i ++ ) 
 8001e6e:	2300      	movs	r3, #0
 8001e70:	73fb      	strb	r3, [r7, #15]
 8001e72:	e027      	b.n	8001ec4 <XPT2046_WriteCMD+0x74>
	{
		( ( ucCmd >> ( 7 - i ) ) & 0x01 ) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8001e74:	79fa      	ldrb	r2, [r7, #7]
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
 8001e78:	f1c3 0307 	rsb	r3, r3, #7
 8001e7c:	fa42 f303 	asr.w	r3, r2, r3
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d005      	beq.n	8001e94 <XPT2046_WriteCMD+0x44>
 8001e88:	2201      	movs	r2, #1
 8001e8a:	2104      	movs	r1, #4
 8001e8c:	4811      	ldr	r0, [pc, #68]	; (8001ed4 <XPT2046_WriteCMD+0x84>)
 8001e8e:	f001 fa94 	bl	80033ba <HAL_GPIO_WritePin>
 8001e92:	e004      	b.n	8001e9e <XPT2046_WriteCMD+0x4e>
 8001e94:	2200      	movs	r2, #0
 8001e96:	2104      	movs	r1, #4
 8001e98:	480e      	ldr	r0, [pc, #56]	; (8001ed4 <XPT2046_WriteCMD+0x84>)
 8001e9a:	f001 fa8e 	bl	80033ba <HAL_GPIO_WritePin>
		
	  XPT2046_DelayUS ( 5 );
 8001e9e:	2005      	movs	r0, #5
 8001ea0:	f7ff ffba 	bl	8001e18 <XPT2046_DelayUS>
		
		macXPT2046_CLK_HIGH();
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	480a      	ldr	r0, [pc, #40]	; (8001ed4 <XPT2046_WriteCMD+0x84>)
 8001eaa:	f001 fa86 	bl	80033ba <HAL_GPIO_WritePin>

	  XPT2046_DelayUS ( 5 );
 8001eae:	2005      	movs	r0, #5
 8001eb0:	f7ff ffb2 	bl	8001e18 <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	4806      	ldr	r0, [pc, #24]	; (8001ed4 <XPT2046_WriteCMD+0x84>)
 8001eba:	f001 fa7e 	bl	80033ba <HAL_GPIO_WritePin>
	for ( i = 0; i < 8; i ++ ) 
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	2b07      	cmp	r3, #7
 8001ec8:	d9d4      	bls.n	8001e74 <XPT2046_WriteCMD+0x24>
	}
	
}
 8001eca:	bf00      	nop
 8001ecc:	bf00      	nop
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40011800 	.word	0x40011800

08001ed8 <XPT2046_ReadCMD>:


static uint16_t XPT2046_ReadCMD ( void ) 
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf=0, usTemp;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	80bb      	strh	r3, [r7, #4]
	


	macXPT2046_MOSI_0();
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2104      	movs	r1, #4
 8001ee6:	4819      	ldr	r0, [pc, #100]	; (8001f4c <XPT2046_ReadCMD+0x74>)
 8001ee8:	f001 fa67 	bl	80033ba <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8001eec:	2201      	movs	r2, #1
 8001eee:	2101      	movs	r1, #1
 8001ef0:	4816      	ldr	r0, [pc, #88]	; (8001f4c <XPT2046_ReadCMD+0x74>)
 8001ef2:	f001 fa62 	bl	80033ba <HAL_GPIO_WritePin>

	for ( i=0;i<12;i++ ) 
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	71fb      	strb	r3, [r7, #7]
 8001efa:	e01e      	b.n	8001f3a <XPT2046_ReadCMD+0x62>
	{
		macXPT2046_CLK_LOW();    
 8001efc:	2200      	movs	r2, #0
 8001efe:	2101      	movs	r1, #1
 8001f00:	4812      	ldr	r0, [pc, #72]	; (8001f4c <XPT2046_ReadCMD+0x74>)
 8001f02:	f001 fa5a 	bl	80033ba <HAL_GPIO_WritePin>
	
		usTemp = macXPT2046_MISO();
 8001f06:	2108      	movs	r1, #8
 8001f08:	4810      	ldr	r0, [pc, #64]	; (8001f4c <XPT2046_ReadCMD+0x74>)
 8001f0a:	f001 fa3f 	bl	800338c <HAL_GPIO_ReadPin>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	807b      	strh	r3, [r7, #2]
		
		usBuf |= usTemp << ( 11 - i );
 8001f12:	887a      	ldrh	r2, [r7, #2]
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	f1c3 030b 	rsb	r3, r3, #11
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	b21a      	sxth	r2, r3
 8001f20:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	b21b      	sxth	r3, r3
 8001f28:	80bb      	strh	r3, [r7, #4]
	
		macXPT2046_CLK_HIGH();
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	4807      	ldr	r0, [pc, #28]	; (8001f4c <XPT2046_ReadCMD+0x74>)
 8001f30:	f001 fa43 	bl	80033ba <HAL_GPIO_WritePin>
	for ( i=0;i<12;i++ ) 
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	3301      	adds	r3, #1
 8001f38:	71fb      	strb	r3, [r7, #7]
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	2b0b      	cmp	r3, #11
 8001f3e:	d9dd      	bls.n	8001efc <XPT2046_ReadCMD+0x24>
		
	}
	
	return usBuf;
 8001f40:	88bb      	ldrh	r3, [r7, #4]

}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40011800 	.word	0x40011800

08001f50 <XPT2046_ReadAdc>:


static uint16_t XPT2046_ReadAdc ( uint8_t ucChannel )
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD ( ucChannel );
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff77 	bl	8001e50 <XPT2046_WriteCMD>

  return 	XPT2046_ReadCMD ();
 8001f62:	f7ff ffb9 	bl	8001ed8 <XPT2046_ReadCMD>
 8001f66:	4603      	mov	r3, r0
	
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <XPT2046_ReadAdc_XY>:


static void XPT2046_ReadAdc_XY ( int16_t * sX_Ad, int16_t * sY_Ad )  
{ 
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp; 

	
	
	sX_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_X );
 8001f7a:	2090      	movs	r0, #144	; 0x90
 8001f7c:	f7ff ffe8 	bl	8001f50 <XPT2046_ReadAdc>
 8001f80:	4603      	mov	r3, r0
 8001f82:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS ( 1 ); 
 8001f84:	2001      	movs	r0, #1
 8001f86:	f7ff ff47 	bl	8001e18 <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_Y ); 
 8001f8a:	20d0      	movs	r0, #208	; 0xd0
 8001f8c:	f7ff ffe0 	bl	8001f50 <XPT2046_ReadAdc>
 8001f90:	4603      	mov	r3, r0
 8001f92:	81bb      	strh	r3, [r7, #12]
	
	
	* sX_Ad = sX_Ad_Temp; 
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	89fa      	ldrh	r2, [r7, #14]
 8001f98:	801a      	strh	r2, [r3, #0]
	* sY_Ad = sY_Ad_Temp; 
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	89ba      	ldrh	r2, [r7, #12]
 8001f9e:	801a      	strh	r2, [r3, #0]
	
	
}
 8001fa0:	bf00      	nop
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY ( strType_XPT2046_Coordinate * pScreenCoordinate )
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b092      	sub	sp, #72	; 0x48
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	
	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray [ 2 ] [ 10 ] = { { 0 },{ 0 } };  
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	2228      	movs	r2, #40	; 0x28
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f002 fbf8 	bl	80047b4 <memset>
	int32_t lX_Min, lX_Max, lY_Min, lY_Max;


	do					       				
	{		  
		XPT2046_ReadAdc_XY ( & sAD_X, & sAD_Y );  
 8001fc4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001fc8:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8001fcc:	4611      	mov	r1, r2
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff ffce 	bl	8001f70 <XPT2046_ReadAdc_XY>
		
		sBufferArray [ 0 ] [ ucCount ] = sAD_X;  
 8001fd4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001fd8:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	3348      	adds	r3, #72	; 0x48
 8001fe0:	443b      	add	r3, r7
 8001fe2:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray [ 1 ] [ ucCount ] = sAD_Y;
 8001fe6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001fea:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8001fee:	330a      	adds	r3, #10
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	3348      	adds	r3, #72	; 0x48
 8001ff4:	443b      	add	r3, r7
 8001ff6:	f823 2c40 	strh.w	r2, [r3, #-64]
		
		ucCount ++;  
 8001ffa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001ffe:	3301      	adds	r3, #1
 8002000:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		
	}	while ( ( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel ) && ( ucCount < 10 ) );
 8002004:	2110      	movs	r1, #16
 8002006:	4871      	ldr	r0, [pc, #452]	; (80021cc <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8002008:	f001 f9c0 	bl	800338c <HAL_GPIO_ReadPin>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d103      	bne.n	800201a <XPT2046_ReadAdc_Smooth_XY+0x72>
 8002012:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002016:	2b09      	cmp	r3, #9
 8002018:	d9d4      	bls.n	8001fc4 <XPT2046_ReadAdc_Smooth_XY+0x1c>
	

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel )
 800201a:	2110      	movs	r1, #16
 800201c:	486b      	ldr	r0, [pc, #428]	; (80021cc <XPT2046_ReadAdc_Smooth_XY+0x224>)
 800201e:	f001 f9b5 	bl	800338c <HAL_GPIO_ReadPin>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d002      	beq.n	800202e <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;			
 8002028:	4b69      	ldr	r3, [pc, #420]	; (80021d0 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]


	if ( ucCount ==10 )		 					
 800202e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002032:	2b0a      	cmp	r3, #10
 8002034:	f040 80c4 	bne.w	80021c0 <XPT2046_ReadAdc_Smooth_XY+0x218>
	{
		lX_Max = lX_Min = sBufferArray [ 0 ] [ 0 ];
 8002038:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800203c:	643b      	str	r3, [r7, #64]	; 0x40
 800203e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002040:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray [ 1 ] [ 0 ];       
 8002042:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002046:	63bb      	str	r3, [r7, #56]	; 0x38
 8002048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800204a:	637b      	str	r3, [r7, #52]	; 0x34
		
		for ( i = 1; i < 10; i ++ )
 800204c:	2301      	movs	r3, #1
 800204e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002052:	e02b      	b.n	80020ac <XPT2046_ReadAdc_Smooth_XY+0x104>
		{
			if ( sBufferArray [ 0 ] [ i ] < lX_Min )
 8002054:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	3348      	adds	r3, #72	; 0x48
 800205c:	443b      	add	r3, r7
 800205e:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002062:	461a      	mov	r2, r3
 8002064:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002066:	4293      	cmp	r3, r2
 8002068:	dd08      	ble.n	800207c <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray [ 0 ] [ i ];
 800206a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	3348      	adds	r3, #72	; 0x48
 8002072:	443b      	add	r3, r7
 8002074:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002078:	643b      	str	r3, [r7, #64]	; 0x40
 800207a:	e012      	b.n	80020a2 <XPT2046_ReadAdc_Smooth_XY+0xfa>
			
			else if ( sBufferArray [ 0 ] [ i ] > lX_Max )
 800207c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	3348      	adds	r3, #72	; 0x48
 8002084:	443b      	add	r3, r7
 8002086:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800208a:	461a      	mov	r2, r3
 800208c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800208e:	4293      	cmp	r3, r2
 8002090:	da07      	bge.n	80020a2 <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray [ 0 ] [ i ];
 8002092:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	3348      	adds	r3, #72	; 0x48
 800209a:	443b      	add	r3, r7
 800209c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80020a0:	63fb      	str	r3, [r7, #60]	; 0x3c
		for ( i = 1; i < 10; i ++ )
 80020a2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80020a6:	3301      	adds	r3, #1
 80020a8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80020ac:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80020b0:	2b09      	cmp	r3, #9
 80020b2:	d9cf      	bls.n	8002054 <XPT2046_ReadAdc_Smooth_XY+0xac>

		}
		
		for ( i = 1; i < 10; i ++ )
 80020b4:	2301      	movs	r3, #1
 80020b6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80020ba:	e02f      	b.n	800211c <XPT2046_ReadAdc_Smooth_XY+0x174>
		{
			if ( sBufferArray [ 1 ] [ i ] < lY_Min )
 80020bc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80020c0:	330a      	adds	r3, #10
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	3348      	adds	r3, #72	; 0x48
 80020c6:	443b      	add	r3, r7
 80020c8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80020cc:	461a      	mov	r2, r3
 80020ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020d0:	4293      	cmp	r3, r2
 80020d2:	dd09      	ble.n	80020e8 <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray [ 1 ] [ i ];
 80020d4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80020d8:	330a      	adds	r3, #10
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	3348      	adds	r3, #72	; 0x48
 80020de:	443b      	add	r3, r7
 80020e0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80020e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80020e6:	e014      	b.n	8002112 <XPT2046_ReadAdc_Smooth_XY+0x16a>
			
			else if ( sBufferArray [ 1 ] [ i ] > lY_Max )
 80020e8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80020ec:	330a      	adds	r3, #10
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	3348      	adds	r3, #72	; 0x48
 80020f2:	443b      	add	r3, r7
 80020f4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80020f8:	461a      	mov	r2, r3
 80020fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020fc:	4293      	cmp	r3, r2
 80020fe:	da08      	bge.n	8002112 <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray [ 1 ] [ i ];
 8002100:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002104:	330a      	adds	r3, #10
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	3348      	adds	r3, #72	; 0x48
 800210a:	443b      	add	r3, r7
 800210c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8002110:	637b      	str	r3, [r7, #52]	; 0x34
		for ( i = 1; i < 10; i ++ )
 8002112:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002116:	3301      	adds	r3, #1
 8002118:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800211c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002120:	2b09      	cmp	r3, #9
 8002122:	d9cb      	bls.n	80020bc <XPT2046_ReadAdc_Smooth_XY+0x114>

		}
		

		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8002124:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002128:	461a      	mov	r2, r3
 800212a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800212e:	4413      	add	r3, r2
 8002130:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002134:	4413      	add	r3, r2
 8002136:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800213a:	4413      	add	r3, r2
 800213c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002140:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8002142:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8002146:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8002148:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800214c:	4413      	add	r3, r2
 800214e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002152:	4413      	add	r3, r2
 8002154:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002158:	4413      	add	r3, r2
 800215a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800215e:	441a      	add	r2, r3
 8002160:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002162:	1ad2      	subs	r2, r2, r3
 8002164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 800216a:	b29a      	uxth	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	801a      	strh	r2, [r3, #0]
		
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8002170:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002174:	461a      	mov	r2, r3
 8002176:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800217a:	4413      	add	r3, r2
 800217c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8002180:	4413      	add	r3, r2
 8002182:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002186:	4413      	add	r3, r2
 8002188:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800218c:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 800218e:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8002192:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8002194:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8002198:	4413      	add	r3, r2
 800219a:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 800219e:	4413      	add	r3, r2
 80021a0:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 80021a4:	4413      	add	r3, r2
 80021a6:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80021aa:	441a      	add	r2, r3
 80021ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ae:	1ad2      	subs	r2, r2, r3
 80021b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	805a      	strh	r2, [r3, #2]
		
		
		return 1;
 80021bc:	2301      	movs	r3, #1
 80021be:	e000      	b.n	80021c2 <XPT2046_ReadAdc_Smooth_XY+0x21a>
		

	}   
	
	
	return 0;    
 80021c0:	2300      	movs	r3, #0
	
	
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3748      	adds	r7, #72	; 0x48
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40011800 	.word	0x40011800
 80021d0:	200002c4 	.word	0x200002c4

080021d4 <XPT2046_Calculate_CalibrationFactor>:
#endif



static uint8_t XPT2046_Calculate_CalibrationFactor ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_Coordinate * pScreenSample, strType_XPT2046_Calibration * pCalibrationFactor )
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
	uint8_t ucRet = 1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	75fb      	strb	r3, [r7, #23]


	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	881b      	ldrh	r3, [r3, #0]
 80021e8:	461a      	mov	r2, r3
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	3308      	adds	r3, #8
 80021ee:	881b      	ldrh	r3, [r3, #0]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	3204      	adds	r2, #4
 80021f6:	8852      	ldrh	r2, [r2, #2]
 80021f8:	4611      	mov	r1, r2
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	3208      	adds	r2, #8
 80021fe:	8852      	ldrh	r2, [r2, #2]
 8002200:	1a8a      	subs	r2, r1, r2
 8002202:	fb03 f202 	mul.w	r2, r3, r2
									                 ( ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	3304      	adds	r3, #4
 800220a:	881b      	ldrh	r3, [r3, #0]
 800220c:	4619      	mov	r1, r3
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	3308      	adds	r3, #8
 8002212:	881b      	ldrh	r3, [r3, #0]
 8002214:	1acb      	subs	r3, r1, r3
 8002216:	68b9      	ldr	r1, [r7, #8]
 8002218:	8849      	ldrh	r1, [r1, #2]
 800221a:	4608      	mov	r0, r1
 800221c:	68b9      	ldr	r1, [r7, #8]
 800221e:	3108      	adds	r1, #8
 8002220:	8849      	ldrh	r1, [r1, #2]
 8002222:	1a41      	subs	r1, r0, r1
 8002224:	fb01 f303 	mul.w	r3, r1, r3
	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	4618      	mov	r0, r3
 800222c:	f7fe f956 	bl	80004dc <__aeabi_i2d>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	
	
	if (  pCalibrationFactor -> Divider == 0  )
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	f04f 0300 	mov.w	r3, #0
 8002248:	f7fe fc1a 	bl	8000a80 <__aeabi_dcmpeq>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <XPT2046_Calculate_CalibrationFactor+0x84>
		ucRet = 0;
 8002252:	2300      	movs	r3, #0
 8002254:	75fb      	strb	r3, [r7, #23]
 8002256:	e145      	b.n	80024e4 <XPT2046_Calculate_CalibrationFactor+0x310>

	else
	{

		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	461a      	mov	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	3308      	adds	r3, #8
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	3204      	adds	r2, #4
 800226a:	8852      	ldrh	r2, [r2, #2]
 800226c:	4611      	mov	r1, r2
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	3208      	adds	r2, #8
 8002272:	8852      	ldrh	r2, [r2, #2]
 8002274:	1a8a      	subs	r2, r1, r2
 8002276:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) );
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	3304      	adds	r3, #4
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	4619      	mov	r1, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	3308      	adds	r3, #8
 8002286:	881b      	ldrh	r3, [r3, #0]
 8002288:	1acb      	subs	r3, r1, r3
 800228a:	68b9      	ldr	r1, [r7, #8]
 800228c:	8849      	ldrh	r1, [r1, #2]
 800228e:	4608      	mov	r0, r1
 8002290:	68b9      	ldr	r1, [r7, #8]
 8002292:	3108      	adds	r1, #8
 8002294:	8849      	ldrh	r1, [r1, #2]
 8002296:	1a41      	subs	r1, r0, r1
 8002298:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe f91c 	bl	80004dc <__aeabi_i2d>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	e9c1 2300 	strd	r2, r3, [r1]
		
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	461a      	mov	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	3308      	adds	r3, #8
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	3204      	adds	r2, #4
 80022c0:	8812      	ldrh	r2, [r2, #0]
 80022c2:	4611      	mov	r1, r2
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	3208      	adds	r2, #8
 80022c8:	8812      	ldrh	r2, [r2, #0]
 80022ca:	1a8a      	subs	r2, r1, r2
 80022cc:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) );
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	4619      	mov	r1, r3
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	3308      	adds	r3, #8
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	1acb      	subs	r3, r1, r3
 80022de:	68b9      	ldr	r1, [r7, #8]
 80022e0:	3104      	adds	r1, #4
 80022e2:	8809      	ldrh	r1, [r1, #0]
 80022e4:	4608      	mov	r0, r1
 80022e6:	68b9      	ldr	r1, [r7, #8]
 80022e8:	3108      	adds	r1, #8
 80022ea:	8809      	ldrh	r1, [r1, #0]
 80022ec:	1a41      	subs	r1, r0, r1
 80022ee:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe f8f1 	bl	80004dc <__aeabi_i2d>
 80022fa:	4602      	mov	r2, r0
 80022fc:	460b      	mov	r3, r1
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	e9c1 2302 	strd	r2, r3, [r1, #8]
		
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	3308      	adds	r3, #8
 8002308:	881b      	ldrh	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3304      	adds	r3, #4
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	fb03 f202 	mul.w	r2, r3, r2
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	3304      	adds	r3, #4
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	4619      	mov	r1, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	3308      	adds	r3, #8
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	fb01 f303 	mul.w	r3, r1, r3
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	8852      	ldrh	r2, [r2, #2]
 800232e:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	881b      	ldrh	r3, [r3, #0]
 8002336:	4619      	mov	r1, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	3308      	adds	r3, #8
 800233c:	881b      	ldrh	r3, [r3, #0]
 800233e:	fb03 f101 	mul.w	r1, r3, r1
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	3308      	adds	r3, #8
 8002346:	881b      	ldrh	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	fb00 f303 	mul.w	r3, r0, r3
 8002352:	1acb      	subs	r3, r1, r3
 8002354:	68b9      	ldr	r1, [r7, #8]
 8002356:	3104      	adds	r1, #4
 8002358:	8849      	ldrh	r1, [r1, #2]
 800235a:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 800235e:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .x - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .x ) * pScreenSample [ 2 ] .y ;
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	3304      	adds	r3, #4
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	4619      	mov	r1, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	fb03 f101 	mul.w	r1, r3, r1
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	3304      	adds	r3, #4
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	fb00 f303 	mul.w	r3, r0, r3
 8002380:	1acb      	subs	r3, r1, r3
 8002382:	68b9      	ldr	r1, [r7, #8]
 8002384:	3108      	adds	r1, #8
 8002386:	8849      	ldrh	r1, [r1, #2]
 8002388:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 800238c:	4413      	add	r3, r2
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe f8a4 	bl	80004dc <__aeabi_i2d>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	885b      	ldrh	r3, [r3, #2]
 80023a2:	461a      	mov	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	3308      	adds	r3, #8
 80023a8:	885b      	ldrh	r3, [r3, #2]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	3204      	adds	r2, #4
 80023b0:	8852      	ldrh	r2, [r2, #2]
 80023b2:	4611      	mov	r1, r2
 80023b4:	68ba      	ldr	r2, [r7, #8]
 80023b6:	3208      	adds	r2, #8
 80023b8:	8852      	ldrh	r2, [r2, #2]
 80023ba:	1a8a      	subs	r2, r1, r2
 80023bc:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	3304      	adds	r3, #4
 80023c4:	885b      	ldrh	r3, [r3, #2]
 80023c6:	4619      	mov	r1, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	3308      	adds	r3, #8
 80023cc:	885b      	ldrh	r3, [r3, #2]
 80023ce:	1acb      	subs	r3, r1, r3
 80023d0:	68b9      	ldr	r1, [r7, #8]
 80023d2:	8849      	ldrh	r1, [r1, #2]
 80023d4:	4608      	mov	r0, r1
 80023d6:	68b9      	ldr	r1, [r7, #8]
 80023d8:	3108      	adds	r1, #8
 80023da:	8849      	ldrh	r1, [r1, #2]
 80023dc:	1a41      	subs	r1, r0, r1
 80023de:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe f879 	bl	80004dc <__aeabi_i2d>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	e9c1 2306 	strd	r2, r3, [r1, #24]
		
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	881b      	ldrh	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	3308      	adds	r3, #8
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	3204      	adds	r2, #4
 8002406:	8852      	ldrh	r2, [r2, #2]
 8002408:	4611      	mov	r1, r2
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	3208      	adds	r2, #8
 800240e:	8852      	ldrh	r2, [r2, #2]
 8002410:	1a8a      	subs	r2, r1, r2
 8002412:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) ) ;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	885b      	ldrh	r3, [r3, #2]
 800241a:	4619      	mov	r1, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	3308      	adds	r3, #8
 8002420:	885b      	ldrh	r3, [r3, #2]
 8002422:	1acb      	subs	r3, r1, r3
 8002424:	68b9      	ldr	r1, [r7, #8]
 8002426:	3104      	adds	r1, #4
 8002428:	8809      	ldrh	r1, [r1, #0]
 800242a:	4608      	mov	r0, r1
 800242c:	68b9      	ldr	r1, [r7, #8]
 800242e:	3108      	adds	r1, #8
 8002430:	8809      	ldrh	r1, [r1, #0]
 8002432:	1a41      	subs	r1, r0, r1
 8002434:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	4618      	mov	r0, r3
 800243c:	f7fe f84e 	bl	80004dc <__aeabi_i2d>
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	e9c1 2308 	strd	r2, r3, [r1, #32]
		

		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	3308      	adds	r3, #8
 800244e:	881b      	ldrh	r3, [r3, #0]
 8002450:	461a      	mov	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	3304      	adds	r3, #4
 8002456:	885b      	ldrh	r3, [r3, #2]
 8002458:	fb03 f202 	mul.w	r2, r3, r2
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	3304      	adds	r3, #4
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	4619      	mov	r1, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	3308      	adds	r3, #8
 8002468:	885b      	ldrh	r3, [r3, #2]
 800246a:	fb01 f303 	mul.w	r3, r1, r3
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	8852      	ldrh	r2, [r2, #2]
 8002474:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	4619      	mov	r1, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	3308      	adds	r3, #8
 8002482:	885b      	ldrh	r3, [r3, #2]
 8002484:	fb03 f101 	mul.w	r1, r3, r1
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	3308      	adds	r3, #8
 800248c:	881b      	ldrh	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	885b      	ldrh	r3, [r3, #2]
 8002494:	fb00 f303 	mul.w	r3, r0, r3
 8002498:	1acb      	subs	r3, r1, r3
 800249a:	68b9      	ldr	r1, [r7, #8]
 800249c:	3104      	adds	r1, #4
 800249e:	8849      	ldrh	r1, [r1, #2]
 80024a0:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 80024a4:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .y - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .y ) * pScreenSample [ 2 ] .y;
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	3304      	adds	r3, #4
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	4619      	mov	r1, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	885b      	ldrh	r3, [r3, #2]
 80024b2:	fb03 f101 	mul.w	r1, r3, r1
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	3304      	adds	r3, #4
 80024c0:	885b      	ldrh	r3, [r3, #2]
 80024c2:	fb00 f303 	mul.w	r3, r0, r3
 80024c6:	1acb      	subs	r3, r1, r3
 80024c8:	68b9      	ldr	r1, [r7, #8]
 80024ca:	3108      	adds	r1, #8
 80024cc:	8849      	ldrh	r1, [r1, #2]
 80024ce:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 80024d2:	4413      	add	r3, r2
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7fe f801 	bl	80004dc <__aeabi_i2d>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			
	}
	
	
	return ucRet;
 80024e4:	7dfb      	ldrb	r3, [r7, #23]
	
	
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <XPT2046_Touch_Calibrate>:



uint8_t XPT2046_Touch_Calibrate ( void )
{
 80024f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80024f4:	b0a0      	sub	sp, #128	; 0x80
 80024f6:	af02      	add	r7, sp, #8
		uint8_t i;
		
		char cStr [ 10 ];
		
    uint16_t usScreenWidth, usScreenHeigth;
		uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 80024fe:	2300      	movs	r3, #0
 8002500:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002504:	2300      	movs	r3, #0
 8002506:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 800250a:	2300      	movs	r3, #0
 800250c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
		
	  char * pStr = 0;
 8002510:	2300      	movs	r3, #0
 8002512:	66bb      	str	r3, [r7, #104]	; 0x68
	  
	  strType_XPT2046_Calibration CalibrationFactor;
    		

		#if ( macXPT2046_Coordinate_GramScan == 1 ) || ( macXPT2046_Coordinate_GramScan == 4 )
	    usScreenWidth = LCD_Default_Max_Width;
 8002514:	23f0      	movs	r3, #240	; 0xf0
 8002516:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	    usScreenHeigth = LCD_Default_Max_Heigth;
 800251a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800251e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	
	  #endif
		
		

		strCrossCoordinate [ 0 ] .x = usScreenWidth >> 2;
 8002522:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002526:	089b      	lsrs	r3, r3, #2
 8002528:	b29b      	uxth	r3, r3
 800252a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		strCrossCoordinate [ 0 ] .y = usScreenHeigth >> 2;
 800252e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002532:	089b      	lsrs	r3, r3, #2
 8002534:	b29b      	uxth	r3, r3
 8002536:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		
		strCrossCoordinate [ 1 ] .x = strCrossCoordinate [ 0 ] .x;
 800253a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800253e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		strCrossCoordinate [ 1 ] .y = ( usScreenHeigth * 3 ) >> 2;
 8002542:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 8002546:	4613      	mov	r3, r2
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	4413      	add	r3, r2
 800254c:	109b      	asrs	r3, r3, #2
 800254e:	b29b      	uxth	r3, r3
 8002550:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		
		strCrossCoordinate [ 2 ] .x = ( usScreenWidth * 3 ) >> 2;
 8002554:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	109b      	asrs	r3, r3, #2
 8002560:	b29b      	uxth	r3, r3
 8002562:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
		strCrossCoordinate [ 2 ] .y = strCrossCoordinate [ 1 ] .y;
 8002566:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800256a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		
		strCrossCoordinate [ 3 ] .x = strCrossCoordinate [ 2 ] .x;
 800256e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002572:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		strCrossCoordinate [ 3 ] .y = strCrossCoordinate [ 0 ] .y;		
 8002576:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800257a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	  	
			
		LCD_GramScan (1 );
 800257e:	2001      	movs	r0, #1
 8002580:	f7fe fe1c 	bl	80011bc <LCD_GramScan>
		
		
		for ( i = 0; i < 4; i ++ )
 8002584:	2300      	movs	r3, #0
 8002586:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800258a:	e063      	b.n	8002654 <XPT2046_Touch_Calibrate+0x164>
		{ 
			LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );
 800258c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002590:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8002594:	2100      	movs	r1, #0
 8002596:	9100      	str	r1, [sp, #0]
 8002598:	2100      	movs	r1, #0
 800259a:	2000      	movs	r0, #0
 800259c:	f7fe fd0b 	bl	8000fb6 <LCD_Clear>
			
			pStr = "Touch Calibrate ......";			
 80025a0:	4bc4      	ldr	r3, [pc, #784]	; (80028b4 <XPT2046_Touch_Calibrate+0x3c4>)
 80025a2:	66bb      	str	r3, [r7, #104]	; 0x68
      LCD_DrawString_Color ( ( usScreenWidth - ( strlen ( pStr ) - 7 ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );			
 80025a4:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80025a8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80025aa:	f7fd fe3d 	bl	8000228 <strlen>
 80025ae:	4603      	mov	r3, r0
 80025b0:	3b07      	subs	r3, #7
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	1ae3      	subs	r3, r4, r3
 80025b6:	085b      	lsrs	r3, r3, #1
 80025b8:	b298      	uxth	r0, r3
 80025ba:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80025be:	085b      	lsrs	r3, r3, #1
 80025c0:	b299      	uxth	r1, r3
 80025c2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	2300      	movs	r3, #0
 80025ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80025cc:	f7fe fd86 	bl	80010dc <LCD_DrawString_Color>
		
			sprintf ( cStr, "%d", i + 1 );
 80025d0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80025d4:	1c5a      	adds	r2, r3, #1
 80025d6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025da:	49b7      	ldr	r1, [pc, #732]	; (80028b8 <XPT2046_Touch_Calibrate+0x3c8>)
 80025dc:	4618      	mov	r0, r3
 80025de:	f002 fd51 	bl	8005084 <siprintf>
			LCD_DrawString_Color ( usScreenWidth >> 1, ( usScreenHeigth >> 1 ) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED );
 80025e2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80025e6:	085b      	lsrs	r3, r3, #1
 80025e8:	b298      	uxth	r0, r3
 80025ea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80025ee:	085b      	lsrs	r3, r3, #1
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	3b10      	subs	r3, #16
 80025f4:	b299      	uxth	r1, r3
 80025f6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80025fa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	2300      	movs	r3, #0
 8002602:	f7fe fd6b 	bl	80010dc <LCD_DrawString_Color>
		
			XPT2046_DelayUS ( 100000 );		                                                   
 8002606:	48ad      	ldr	r0, [pc, #692]	; (80028bc <XPT2046_Touch_Calibrate+0x3cc>)
 8002608:	f7ff fc06 	bl	8001e18 <XPT2046_DelayUS>
			
			LCD_DrawCross ( strCrossCoordinate [ i ] .x, strCrossCoordinate [ i ] .y );  
 800260c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	3378      	adds	r3, #120	; 0x78
 8002614:	443b      	add	r3, r7
 8002616:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800261a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	3378      	adds	r3, #120	; 0x78
 8002622:	443b      	add	r3, r7
 8002624:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 8002628:	4619      	mov	r1, r3
 800262a:	4610      	mov	r0, r2
 800262c:	f7fe fd34 	bl	8001098 <LCD_DrawCross>

			while ( ! XPT2046_ReadAdc_Smooth_XY ( & strScreenSample [ i ] ) );         
 8002630:	bf00      	nop
 8002632:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8002636:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4413      	add	r3, r2
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff fcb2 	bl	8001fa8 <XPT2046_ReadAdc_Smooth_XY>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0f3      	beq.n	8002632 <XPT2046_Touch_Calibrate+0x142>
		for ( i = 0; i < 4; i ++ )
 800264a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800264e:	3301      	adds	r3, #1
 8002650:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002654:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8002658:	2b03      	cmp	r3, #3
 800265a:	d997      	bls.n	800258c <XPT2046_Touch_Calibrate+0x9c>

		}
		
		
		XPT2046_Calculate_CalibrationFactor ( strCrossCoordinate, strScreenSample, & CalibrationFactor ) ;  	 
 800265c:	463a      	mov	r2, r7
 800265e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002662:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff fdb4 	bl	80021d4 <XPT2046_Calculate_CalibrationFactor>
		
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 800266c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	f7fe fa02 	bl	8000a80 <__aeabi_dcmpeq>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	f040 8115 	bne.w	80028ae <XPT2046_Touch_Calibrate+0x3be>
		
			
		usTest_x = ( ( CalibrationFactor .An * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .Bn * strScreenSample [ 3 ] .y ) + CalibrationFactor .Cn ) / CalibrationFactor .Divider;		
 8002684:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002688:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800268c:	4618      	mov	r0, r3
 800268e:	f7fd ff25 	bl	80004dc <__aeabi_i2d>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4620      	mov	r0, r4
 8002698:	4629      	mov	r1, r5
 800269a:	f7fd ff89 	bl	80005b0 <__aeabi_dmul>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	4690      	mov	r8, r2
 80026a4:	4699      	mov	r9, r3
 80026a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fd ff14 	bl	80004dc <__aeabi_i2d>
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	4620      	mov	r0, r4
 80026ba:	4629      	mov	r1, r5
 80026bc:	f7fd ff78 	bl	80005b0 <__aeabi_dmul>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	4640      	mov	r0, r8
 80026c6:	4649      	mov	r1, r9
 80026c8:	f7fd fdbc 	bl	8000244 <__adddf3>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4610      	mov	r0, r2
 80026d2:	4619      	mov	r1, r3
 80026d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80026d8:	f7fd fdb4 	bl	8000244 <__adddf3>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4610      	mov	r0, r2
 80026e2:	4619      	mov	r1, r3
 80026e4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80026e8:	f7fe f88c 	bl	8000804 <__aeabi_ddiv>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4610      	mov	r0, r2
 80026f2:	4619      	mov	r1, r3
 80026f4:	f7fe fa34 	bl	8000b60 <__aeabi_d2uiz>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
		usTest_y = ( ( CalibrationFactor .Dn * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .En * strScreenSample [ 3 ] .y ) + CalibrationFactor .Fn ) / CalibrationFactor .Divider;   
 80026fe:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002702:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002706:	4618      	mov	r0, r3
 8002708:	f7fd fee8 	bl	80004dc <__aeabi_i2d>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4620      	mov	r0, r4
 8002712:	4629      	mov	r1, r5
 8002714:	f7fd ff4c 	bl	80005b0 <__aeabi_dmul>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4690      	mov	r8, r2
 800271e:	4699      	mov	r9, r3
 8002720:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002724:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002728:	4618      	mov	r0, r3
 800272a:	f7fd fed7 	bl	80004dc <__aeabi_i2d>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	4620      	mov	r0, r4
 8002734:	4629      	mov	r1, r5
 8002736:	f7fd ff3b 	bl	80005b0 <__aeabi_dmul>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4640      	mov	r0, r8
 8002740:	4649      	mov	r1, r9
 8002742:	f7fd fd7f 	bl	8000244 <__adddf3>
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4610      	mov	r0, r2
 800274c:	4619      	mov	r1, r3
 800274e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002752:	f7fd fd77 	bl	8000244 <__adddf3>
 8002756:	4602      	mov	r2, r0
 8002758:	460b      	mov	r3, r1
 800275a:	4610      	mov	r0, r2
 800275c:	4619      	mov	r1, r3
 800275e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002762:	f7fe f84f 	bl	8000804 <__aeabi_ddiv>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4610      	mov	r0, r2
 800276c:	4619      	mov	r1, r3
 800276e:	f7fe f9f7 	bl	8000b60 <__aeabi_d2uiz>
 8002772:	4603      	mov	r3, r0
 8002774:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		
		usGap_x = ( usTest_x > strCrossCoordinate [ 3 ] .x ) ? ( usTest_x - strCrossCoordinate [ 3 ] .x ) : ( strCrossCoordinate [ 3 ] .x - usTest_x );  
 8002778:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800277c:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8002780:	429a      	cmp	r2, r3
 8002782:	d906      	bls.n	8002792 <XPT2046_Touch_Calibrate+0x2a2>
 8002784:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002788:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	b29b      	uxth	r3, r3
 8002790:	e005      	b.n	800279e <XPT2046_Touch_Calibrate+0x2ae>
 8002792:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8002796:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	b29b      	uxth	r3, r3
 800279e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
		usGap_y = ( usTest_y > strCrossCoordinate [ 3 ] .y ) ? ( usTest_y - strCrossCoordinate [ 3 ] .y ) : ( strCrossCoordinate [ 3 ] .y - usTest_y );  
 80027a2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80027a6:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d906      	bls.n	80027bc <XPT2046_Touch_Calibrate+0x2cc>
 80027ae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80027b2:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	e005      	b.n	80027c8 <XPT2046_Touch_Calibrate+0x2d8>
 80027bc:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80027c0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
		
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 80027cc:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80027d0:	2b0a      	cmp	r3, #10
 80027d2:	d879      	bhi.n	80028c8 <XPT2046_Touch_Calibrate+0x3d8>
 80027d4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80027d8:	2b0a      	cmp	r3, #10
 80027da:	d875      	bhi.n	80028c8 <XPT2046_Touch_Calibrate+0x3d8>
		

		strXPT2046_TouchPara .dX_X = ( CalibrationFactor .An * 1.0 ) / CalibrationFactor .Divider;
 80027dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80027e0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80027e4:	f7fe f80e 	bl	8000804 <__aeabi_ddiv>
 80027e8:	4602      	mov	r2, r0
 80027ea:	460b      	mov	r3, r1
 80027ec:	4934      	ldr	r1, [pc, #208]	; (80028c0 <XPT2046_Touch_Calibrate+0x3d0>)
 80027ee:	e9c1 2300 	strd	r2, r3, [r1]
		strXPT2046_TouchPara .dX_Y = ( CalibrationFactor .Bn * 1.0 ) / CalibrationFactor .Divider;
 80027f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80027f6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80027fa:	f7fe f803 	bl	8000804 <__aeabi_ddiv>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	492f      	ldr	r1, [pc, #188]	; (80028c0 <XPT2046_Touch_Calibrate+0x3d0>)
 8002804:	e9c1 2302 	strd	r2, r3, [r1, #8]
		strXPT2046_TouchPara .dX   = ( CalibrationFactor .Cn * 1.0 ) / CalibrationFactor .Divider;
 8002808:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800280c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002810:	f7fd fff8 	bl	8000804 <__aeabi_ddiv>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4929      	ldr	r1, [pc, #164]	; (80028c0 <XPT2046_Touch_Calibrate+0x3d0>)
 800281a:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		strXPT2046_TouchPara .dY_X = ( CalibrationFactor .Dn * 1.0 ) / CalibrationFactor .Divider;
 800281e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002822:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002826:	f7fd ffed 	bl	8000804 <__aeabi_ddiv>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	4924      	ldr	r1, [pc, #144]	; (80028c0 <XPT2046_Touch_Calibrate+0x3d0>)
 8002830:	e9c1 2306 	strd	r2, r3, [r1, #24]
		strXPT2046_TouchPara .dY_Y = ( CalibrationFactor .En * 1.0 ) / CalibrationFactor .Divider;
 8002834:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002838:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800283c:	f7fd ffe2 	bl	8000804 <__aeabi_ddiv>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	491e      	ldr	r1, [pc, #120]	; (80028c0 <XPT2046_Touch_Calibrate+0x3d0>)
 8002846:	e9c1 2308 	strd	r2, r3, [r1, #32]
		strXPT2046_TouchPara .dY   = ( CalibrationFactor .Fn * 1.0 ) / CalibrationFactor .Divider;
 800284a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800284e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002852:	f7fd ffd7 	bl	8000804 <__aeabi_ddiv>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4919      	ldr	r1, [pc, #100]	; (80028c0 <XPT2046_Touch_Calibrate+0x3d0>)
 800285c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	

	#endif
	
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );
 8002860:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002864:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8002868:	2100      	movs	r1, #0
 800286a:	9100      	str	r1, [sp, #0]
 800286c:	2100      	movs	r1, #0
 800286e:	2000      	movs	r0, #0
 8002870:	f7fe fba1 	bl	8000fb6 <LCD_Clear>
	
	pStr = "Calibrate Succeed";
 8002874:	4b13      	ldr	r3, [pc, #76]	; (80028c4 <XPT2046_Touch_Calibrate+0x3d4>)
 8002876:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 8002878:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 800287c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800287e:	f7fd fcd3 	bl	8000228 <strlen>
 8002882:	4603      	mov	r3, r0
 8002884:	00db      	lsls	r3, r3, #3
 8002886:	1ae3      	subs	r3, r4, r3
 8002888:	085b      	lsrs	r3, r3, #1
 800288a:	b298      	uxth	r0, r3
 800288c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002890:	085b      	lsrs	r3, r3, #1
 8002892:	b299      	uxth	r1, r3
 8002894:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	2300      	movs	r3, #0
 800289c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800289e:	f7fe fc1d 	bl	80010dc <LCD_DrawString_Color>

  XPT2046_DelayUS ( 50000 );
 80028a2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80028a6:	f7ff fab7 	bl	8001e18 <XPT2046_DelayUS>

	return 1;    
 80028aa:	2301      	movs	r3, #1
 80028ac:	e04b      	b.n	8002946 <XPT2046_Touch_Calibrate+0x456>
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 80028ae:	bf00      	nop
 80028b0:	e00b      	b.n	80028ca <XPT2046_Touch_Calibrate+0x3da>
 80028b2:	bf00      	nop
 80028b4:	08007630 	.word	0x08007630
 80028b8:	08007648 	.word	0x08007648
 80028bc:	000186a0 	.word	0x000186a0
 80028c0:	20000008 	.word	0x20000008
 80028c4:	0800764c 	.word	0x0800764c
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 80028c8:	bf00      	nop
	

	Failure:
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND ); 
 80028ca:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80028ce:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80028d2:	2100      	movs	r1, #0
 80028d4:	9100      	str	r1, [sp, #0]
 80028d6:	2100      	movs	r1, #0
 80028d8:	2000      	movs	r0, #0
 80028da:	f7fe fb6c 	bl	8000fb6 <LCD_Clear>
	
	pStr = "Calibrate fail";			
 80028de:	4b1c      	ldr	r3, [pc, #112]	; (8002950 <XPT2046_Touch_Calibrate+0x460>)
 80028e0:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 80028e2:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80028e6:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80028e8:	f7fd fc9e 	bl	8000228 <strlen>
 80028ec:	4603      	mov	r3, r0
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	1ae3      	subs	r3, r4, r3
 80028f2:	085b      	lsrs	r3, r3, #1
 80028f4:	b298      	uxth	r0, r3
 80028f6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80028fa:	085b      	lsrs	r3, r3, #1
 80028fc:	b299      	uxth	r1, r3
 80028fe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	2300      	movs	r3, #0
 8002906:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002908:	f7fe fbe8 	bl	80010dc <LCD_DrawString_Color>

	pStr = "try again";			
 800290c:	4b11      	ldr	r3, [pc, #68]	; (8002954 <XPT2046_Touch_Calibrate+0x464>)
 800290e:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, ( usScreenHeigth >> 1 ) + HEIGHT_EN_CHAR, pStr, BACKGROUND, RED );				
 8002910:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8002914:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002916:	f7fd fc87 	bl	8000228 <strlen>
 800291a:	4603      	mov	r3, r0
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	1ae3      	subs	r3, r4, r3
 8002920:	085b      	lsrs	r3, r3, #1
 8002922:	b298      	uxth	r0, r3
 8002924:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	b29b      	uxth	r3, r3
 800292c:	3310      	adds	r3, #16
 800292e:	b299      	uxth	r1, r3
 8002930:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	2300      	movs	r3, #0
 8002938:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800293a:	f7fe fbcf 	bl	80010dc <LCD_DrawString_Color>

	XPT2046_DelayUS ( 300000 );
 800293e:	4806      	ldr	r0, [pc, #24]	; (8002958 <XPT2046_Touch_Calibrate+0x468>)
 8002940:	f7ff fa6a 	bl	8001e18 <XPT2046_DelayUS>
	
	return 0; 
 8002944:	2300      	movs	r3, #0
		
		
}
 8002946:	4618      	mov	r0, r3
 8002948:	3778      	adds	r7, #120	; 0x78
 800294a:	46bd      	mov	sp, r7
 800294c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002950:	08007660 	.word	0x08007660
 8002954:	08007670 	.word	0x08007670
 8002958:	000493e0 	.word	0x000493e0

0800295c <XPT2046_Get_TouchedPoint>:

   

uint8_t XPT2046_Get_TouchedPoint ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_TouchPara * pTouchPara )
{
 800295c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002960:	b084      	sub	sp, #16
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
 8002966:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;           
 8002968:	2301      	movs	r3, #1
 800296a:	73fb      	strb	r3, [r7, #15]
	
	strType_XPT2046_Coordinate strScreenCoordinate; 
	

  if ( XPT2046_ReadAdc_Smooth_XY ( & strScreenCoordinate ) )
 800296c:	f107 0308 	add.w	r3, r7, #8
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff fb19 	bl	8001fa8 <XPT2046_ReadAdc_Smooth_XY>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d06e      	beq.n	8002a5a <XPT2046_Get_TouchedPoint+0xfe>
  {    
		pDisplayCoordinate ->x = ( ( pTouchPara ->dX_X * strScreenCoordinate .x ) + ( pTouchPara ->dX_Y * strScreenCoordinate .y ) + pTouchPara ->dX );        
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002982:	893b      	ldrh	r3, [r7, #8]
 8002984:	4618      	mov	r0, r3
 8002986:	f7fd fda9 	bl	80004dc <__aeabi_i2d>
 800298a:	4602      	mov	r2, r0
 800298c:	460b      	mov	r3, r1
 800298e:	4620      	mov	r0, r4
 8002990:	4629      	mov	r1, r5
 8002992:	f7fd fe0d 	bl	80005b0 <__aeabi_dmul>
 8002996:	4602      	mov	r2, r0
 8002998:	460b      	mov	r3, r1
 800299a:	4690      	mov	r8, r2
 800299c:	4699      	mov	r9, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80029a4:	897b      	ldrh	r3, [r7, #10]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fd fd98 	bl	80004dc <__aeabi_i2d>
 80029ac:	4602      	mov	r2, r0
 80029ae:	460b      	mov	r3, r1
 80029b0:	4620      	mov	r0, r4
 80029b2:	4629      	mov	r1, r5
 80029b4:	f7fd fdfc 	bl	80005b0 <__aeabi_dmul>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4640      	mov	r0, r8
 80029be:	4649      	mov	r1, r9
 80029c0:	f7fd fc40 	bl	8000244 <__adddf3>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80029d2:	f7fd fc37 	bl	8000244 <__adddf3>
 80029d6:	4602      	mov	r2, r0
 80029d8:	460b      	mov	r3, r1
 80029da:	4610      	mov	r0, r2
 80029dc:	4619      	mov	r1, r3
 80029de:	f7fe f8bf 	bl	8000b60 <__aeabi_d2uiz>
 80029e2:	4603      	mov	r3, r0
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate ->y = ( ( pTouchPara ->dY_X * strScreenCoordinate .x ) + ( pTouchPara ->dY_Y * strScreenCoordinate .y ) + pTouchPara ->dY );
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80029f0:	893b      	ldrh	r3, [r7, #8]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7fd fd72 	bl	80004dc <__aeabi_i2d>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4620      	mov	r0, r4
 80029fe:	4629      	mov	r1, r5
 8002a00:	f7fd fdd6 	bl	80005b0 <__aeabi_dmul>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4690      	mov	r8, r2
 8002a0a:	4699      	mov	r9, r3
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002a12:	897b      	ldrh	r3, [r7, #10]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fd fd61 	bl	80004dc <__aeabi_i2d>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	4620      	mov	r0, r4
 8002a20:	4629      	mov	r1, r5
 8002a22:	f7fd fdc5 	bl	80005b0 <__aeabi_dmul>
 8002a26:	4602      	mov	r2, r0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4640      	mov	r0, r8
 8002a2c:	4649      	mov	r1, r9
 8002a2e:	f7fd fc09 	bl	8000244 <__adddf3>
 8002a32:	4602      	mov	r2, r0
 8002a34:	460b      	mov	r3, r1
 8002a36:	4610      	mov	r0, r2
 8002a38:	4619      	mov	r1, r3
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002a40:	f7fd fc00 	bl	8000244 <__adddf3>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	4610      	mov	r0, r2
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	f7fe f888 	bl	8000b60 <__aeabi_d2uiz>
 8002a50:	4603      	mov	r3, r0
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	805a      	strh	r2, [r3, #2]
 8002a58:	e001      	b.n	8002a5e <XPT2046_Get_TouchedPoint+0x102>

  }
	 
	else ucRet = 0;            
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
	
	return ucRet;
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
	
	
} 
 8002a60:	4618      	mov	r0, r3
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08002a6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a6c:	480c      	ldr	r0, [pc, #48]	; (8002aa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a6e:	490d      	ldr	r1, [pc, #52]	; (8002aa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a70:	4a0d      	ldr	r2, [pc, #52]	; (8002aa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a74:	e002      	b.n	8002a7c <LoopCopyDataInit>

08002a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a7a:	3304      	adds	r3, #4

08002a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a80:	d3f9      	bcc.n	8002a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a82:	4a0a      	ldr	r2, [pc, #40]	; (8002aac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a84:	4c0a      	ldr	r4, [pc, #40]	; (8002ab0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a88:	e001      	b.n	8002a8e <LoopFillZerobss>

08002a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a8c:	3204      	adds	r2, #4

08002a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a90:	d3fb      	bcc.n	8002a8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a92:	f7ff f9bb 	bl	8001e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a96:	f001 fe69 	bl	800476c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a9a:	f7fe fd3b 	bl	8001514 <main>
  bx lr
 8002a9e:	4770      	bx	lr
  ldr r0, =_sdata
 8002aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002aa4:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002aa8:	08008074 	.word	0x08008074
  ldr r2, =_sbss
 8002aac:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002ab0:	200002dc 	.word	0x200002dc

08002ab4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ab4:	e7fe      	b.n	8002ab4 <ADC1_2_IRQHandler>
	...

08002ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002abc:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <HAL_Init+0x28>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a07      	ldr	r2, [pc, #28]	; (8002ae0 <HAL_Init+0x28>)
 8002ac2:	f043 0310 	orr.w	r3, r3, #16
 8002ac6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ac8:	2003      	movs	r0, #3
 8002aca:	f000 f947 	bl	8002d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ace:	200f      	movs	r0, #15
 8002ad0:	f000 f808 	bl	8002ae4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad4:	f7fe ffb8 	bl	8001a48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40022000 	.word	0x40022000

08002ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aec:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <HAL_InitTick+0x54>)
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b12      	ldr	r3, [pc, #72]	; (8002b3c <HAL_InitTick+0x58>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	4619      	mov	r1, r3
 8002af6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b02:	4618      	mov	r0, r3
 8002b04:	f000 f95f 	bl	8002dc6 <HAL_SYSTICK_Config>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e00e      	b.n	8002b30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b0f      	cmp	r3, #15
 8002b16:	d80a      	bhi.n	8002b2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b20:	f000 f927 	bl	8002d72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b24:	4a06      	ldr	r2, [pc, #24]	; (8002b40 <HAL_InitTick+0x5c>)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	e000      	b.n	8002b30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20000004 	.word	0x20000004
 8002b3c:	2000003c 	.word	0x2000003c
 8002b40:	20000038 	.word	0x20000038

08002b44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b48:	4b05      	ldr	r3, [pc, #20]	; (8002b60 <HAL_IncTick+0x1c>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	4b05      	ldr	r3, [pc, #20]	; (8002b64 <HAL_IncTick+0x20>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4413      	add	r3, r2
 8002b54:	4a03      	ldr	r2, [pc, #12]	; (8002b64 <HAL_IncTick+0x20>)
 8002b56:	6013      	str	r3, [r2, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	2000003c 	.word	0x2000003c
 8002b64:	200002c8 	.word	0x200002c8

08002b68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b6c:	4b02      	ldr	r3, [pc, #8]	; (8002b78 <HAL_GetTick+0x10>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr
 8002b78:	200002c8 	.word	0x200002c8

08002b7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b84:	f7ff fff0 	bl	8002b68 <HAL_GetTick>
 8002b88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b94:	d005      	beq.n	8002ba2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b96:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <HAL_Delay+0x44>)
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ba2:	bf00      	nop
 8002ba4:	f7ff ffe0 	bl	8002b68 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d8f7      	bhi.n	8002ba4 <HAL_Delay+0x28>
  {
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	2000003c 	.word	0x2000003c

08002bc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f003 0307 	and.w	r3, r3, #7
 8002bd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bd4:	4b0c      	ldr	r3, [pc, #48]	; (8002c08 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bda:	68ba      	ldr	r2, [r7, #8]
 8002bdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002be0:	4013      	ands	r3, r2
 8002be2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bf6:	4a04      	ldr	r2, [pc, #16]	; (8002c08 <__NVIC_SetPriorityGrouping+0x44>)
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	60d3      	str	r3, [r2, #12]
}
 8002bfc:	bf00      	nop
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bc80      	pop	{r7}
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	e000ed00 	.word	0xe000ed00

08002c0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <__NVIC_GetPriorityGrouping+0x18>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	0a1b      	lsrs	r3, r3, #8
 8002c16:	f003 0307 	and.w	r3, r3, #7
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	e000ed00 	.word	0xe000ed00

08002c28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	db0b      	blt.n	8002c52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	f003 021f 	and.w	r2, r3, #31
 8002c40:	4906      	ldr	r1, [pc, #24]	; (8002c5c <__NVIC_EnableIRQ+0x34>)
 8002c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c46:	095b      	lsrs	r3, r3, #5
 8002c48:	2001      	movs	r0, #1
 8002c4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr
 8002c5c:	e000e100 	.word	0xe000e100

08002c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	6039      	str	r1, [r7, #0]
 8002c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	db0a      	blt.n	8002c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	490c      	ldr	r1, [pc, #48]	; (8002cac <__NVIC_SetPriority+0x4c>)
 8002c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7e:	0112      	lsls	r2, r2, #4
 8002c80:	b2d2      	uxtb	r2, r2
 8002c82:	440b      	add	r3, r1
 8002c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c88:	e00a      	b.n	8002ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	4908      	ldr	r1, [pc, #32]	; (8002cb0 <__NVIC_SetPriority+0x50>)
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	3b04      	subs	r3, #4
 8002c98:	0112      	lsls	r2, r2, #4
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	761a      	strb	r2, [r3, #24]
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	e000e100 	.word	0xe000e100
 8002cb0:	e000ed00 	.word	0xe000ed00

08002cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b089      	sub	sp, #36	; 0x24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f1c3 0307 	rsb	r3, r3, #7
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	bf28      	it	cs
 8002cd2:	2304      	movcs	r3, #4
 8002cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	3304      	adds	r3, #4
 8002cda:	2b06      	cmp	r3, #6
 8002cdc:	d902      	bls.n	8002ce4 <NVIC_EncodePriority+0x30>
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	3b03      	subs	r3, #3
 8002ce2:	e000      	b.n	8002ce6 <NVIC_EncodePriority+0x32>
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43da      	mvns	r2, r3
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	401a      	ands	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cfc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	fa01 f303 	lsl.w	r3, r1, r3
 8002d06:	43d9      	mvns	r1, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d0c:	4313      	orrs	r3, r2
         );
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3724      	adds	r7, #36	; 0x24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr

08002d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3b01      	subs	r3, #1
 8002d24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d28:	d301      	bcc.n	8002d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e00f      	b.n	8002d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d2e:	4a0a      	ldr	r2, [pc, #40]	; (8002d58 <SysTick_Config+0x40>)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3b01      	subs	r3, #1
 8002d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d36:	210f      	movs	r1, #15
 8002d38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d3c:	f7ff ff90 	bl	8002c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d40:	4b05      	ldr	r3, [pc, #20]	; (8002d58 <SysTick_Config+0x40>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d46:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <SysTick_Config+0x40>)
 8002d48:	2207      	movs	r2, #7
 8002d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	e000e010 	.word	0xe000e010

08002d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f7ff ff2d 	bl	8002bc4 <__NVIC_SetPriorityGrouping>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b086      	sub	sp, #24
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	4603      	mov	r3, r0
 8002d7a:	60b9      	str	r1, [r7, #8]
 8002d7c:	607a      	str	r2, [r7, #4]
 8002d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d84:	f7ff ff42 	bl	8002c0c <__NVIC_GetPriorityGrouping>
 8002d88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	68b9      	ldr	r1, [r7, #8]
 8002d8e:	6978      	ldr	r0, [r7, #20]
 8002d90:	f7ff ff90 	bl	8002cb4 <NVIC_EncodePriority>
 8002d94:	4602      	mov	r2, r0
 8002d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d9a:	4611      	mov	r1, r2
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff ff5f 	bl	8002c60 <__NVIC_SetPriority>
}
 8002da2:	bf00      	nop
 8002da4:	3718      	adds	r7, #24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b082      	sub	sp, #8
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	4603      	mov	r3, r0
 8002db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff ff35 	bl	8002c28 <__NVIC_EnableIRQ>
}
 8002dbe:	bf00      	nop
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b082      	sub	sp, #8
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff ffa2 	bl	8002d18 <SysTick_Config>
 8002dd4:	4603      	mov	r3, r0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002dde:	b480      	push	{r7}
 8002de0:	b085      	sub	sp, #20
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de6:	2300      	movs	r3, #0
 8002de8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d008      	beq.n	8002e06 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2204      	movs	r2, #4
 8002df8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e020      	b.n	8002e48 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 020e 	bic.w	r2, r2, #14
 8002e14:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0201 	bic.w	r2, r2, #1
 8002e24:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e2e:	2101      	movs	r1, #1
 8002e30:	fa01 f202 	lsl.w	r2, r1, r2
 8002e34:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr
	...

08002e54 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d005      	beq.n	8002e76 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	73fb      	strb	r3, [r7, #15]
 8002e74:	e0d6      	b.n	8003024 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 020e 	bic.w	r2, r2, #14
 8002e84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	4b64      	ldr	r3, [pc, #400]	; (8003030 <HAL_DMA_Abort_IT+0x1dc>)
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d958      	bls.n	8002f54 <HAL_DMA_Abort_IT+0x100>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a63      	ldr	r2, [pc, #396]	; (8003034 <HAL_DMA_Abort_IT+0x1e0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d04f      	beq.n	8002f4c <HAL_DMA_Abort_IT+0xf8>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a61      	ldr	r2, [pc, #388]	; (8003038 <HAL_DMA_Abort_IT+0x1e4>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d048      	beq.n	8002f48 <HAL_DMA_Abort_IT+0xf4>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a60      	ldr	r2, [pc, #384]	; (800303c <HAL_DMA_Abort_IT+0x1e8>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d040      	beq.n	8002f42 <HAL_DMA_Abort_IT+0xee>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a5e      	ldr	r2, [pc, #376]	; (8003040 <HAL_DMA_Abort_IT+0x1ec>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d038      	beq.n	8002f3c <HAL_DMA_Abort_IT+0xe8>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a5d      	ldr	r2, [pc, #372]	; (8003044 <HAL_DMA_Abort_IT+0x1f0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d030      	beq.n	8002f36 <HAL_DMA_Abort_IT+0xe2>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a5b      	ldr	r2, [pc, #364]	; (8003048 <HAL_DMA_Abort_IT+0x1f4>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d028      	beq.n	8002f30 <HAL_DMA_Abort_IT+0xdc>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a53      	ldr	r2, [pc, #332]	; (8003030 <HAL_DMA_Abort_IT+0x1dc>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d020      	beq.n	8002f2a <HAL_DMA_Abort_IT+0xd6>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a57      	ldr	r2, [pc, #348]	; (800304c <HAL_DMA_Abort_IT+0x1f8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d019      	beq.n	8002f26 <HAL_DMA_Abort_IT+0xd2>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a56      	ldr	r2, [pc, #344]	; (8003050 <HAL_DMA_Abort_IT+0x1fc>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d012      	beq.n	8002f22 <HAL_DMA_Abort_IT+0xce>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a54      	ldr	r2, [pc, #336]	; (8003054 <HAL_DMA_Abort_IT+0x200>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00a      	beq.n	8002f1c <HAL_DMA_Abort_IT+0xc8>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a53      	ldr	r2, [pc, #332]	; (8003058 <HAL_DMA_Abort_IT+0x204>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d102      	bne.n	8002f16 <HAL_DMA_Abort_IT+0xc2>
 8002f10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f14:	e01b      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f1a:	e018      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f20:	e015      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f22:	2310      	movs	r3, #16
 8002f24:	e013      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f26:	2301      	movs	r3, #1
 8002f28:	e011      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f2e:	e00e      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002f34:	e00b      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f3a:	e008      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f40:	e005      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f46:	e002      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f48:	2310      	movs	r3, #16
 8002f4a:	e000      	b.n	8002f4e <HAL_DMA_Abort_IT+0xfa>
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	4a43      	ldr	r2, [pc, #268]	; (800305c <HAL_DMA_Abort_IT+0x208>)
 8002f50:	6053      	str	r3, [r2, #4]
 8002f52:	e057      	b.n	8003004 <HAL_DMA_Abort_IT+0x1b0>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a36      	ldr	r2, [pc, #216]	; (8003034 <HAL_DMA_Abort_IT+0x1e0>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d04f      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x1aa>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a35      	ldr	r2, [pc, #212]	; (8003038 <HAL_DMA_Abort_IT+0x1e4>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d048      	beq.n	8002ffa <HAL_DMA_Abort_IT+0x1a6>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a33      	ldr	r2, [pc, #204]	; (800303c <HAL_DMA_Abort_IT+0x1e8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d040      	beq.n	8002ff4 <HAL_DMA_Abort_IT+0x1a0>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a32      	ldr	r2, [pc, #200]	; (8003040 <HAL_DMA_Abort_IT+0x1ec>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d038      	beq.n	8002fee <HAL_DMA_Abort_IT+0x19a>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a30      	ldr	r2, [pc, #192]	; (8003044 <HAL_DMA_Abort_IT+0x1f0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d030      	beq.n	8002fe8 <HAL_DMA_Abort_IT+0x194>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a2f      	ldr	r2, [pc, #188]	; (8003048 <HAL_DMA_Abort_IT+0x1f4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d028      	beq.n	8002fe2 <HAL_DMA_Abort_IT+0x18e>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a26      	ldr	r2, [pc, #152]	; (8003030 <HAL_DMA_Abort_IT+0x1dc>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d020      	beq.n	8002fdc <HAL_DMA_Abort_IT+0x188>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a2b      	ldr	r2, [pc, #172]	; (800304c <HAL_DMA_Abort_IT+0x1f8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d019      	beq.n	8002fd8 <HAL_DMA_Abort_IT+0x184>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a29      	ldr	r2, [pc, #164]	; (8003050 <HAL_DMA_Abort_IT+0x1fc>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d012      	beq.n	8002fd4 <HAL_DMA_Abort_IT+0x180>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a28      	ldr	r2, [pc, #160]	; (8003054 <HAL_DMA_Abort_IT+0x200>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d00a      	beq.n	8002fce <HAL_DMA_Abort_IT+0x17a>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a26      	ldr	r2, [pc, #152]	; (8003058 <HAL_DMA_Abort_IT+0x204>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d102      	bne.n	8002fc8 <HAL_DMA_Abort_IT+0x174>
 8002fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fc6:	e01b      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fcc:	e018      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fd2:	e015      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fd4:	2310      	movs	r3, #16
 8002fd6:	e013      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e011      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fe0:	e00e      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fe2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002fe6:	e00b      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fe8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fec:	e008      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ff2:	e005      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002ff4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ff8:	e002      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002ffa:	2310      	movs	r3, #16
 8002ffc:	e000      	b.n	8003000 <HAL_DMA_Abort_IT+0x1ac>
 8002ffe:	2301      	movs	r3, #1
 8003000:	4a17      	ldr	r2, [pc, #92]	; (8003060 <HAL_DMA_Abort_IT+0x20c>)
 8003002:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	4798      	blx	r3
    } 
  }
  return status;
 8003024:	7bfb      	ldrb	r3, [r7, #15]
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40020080 	.word	0x40020080
 8003034:	40020008 	.word	0x40020008
 8003038:	4002001c 	.word	0x4002001c
 800303c:	40020030 	.word	0x40020030
 8003040:	40020044 	.word	0x40020044
 8003044:	40020058 	.word	0x40020058
 8003048:	4002006c 	.word	0x4002006c
 800304c:	40020408 	.word	0x40020408
 8003050:	4002041c 	.word	0x4002041c
 8003054:	40020430 	.word	0x40020430
 8003058:	40020444 	.word	0x40020444
 800305c:	40020400 	.word	0x40020400
 8003060:	40020000 	.word	0x40020000

08003064 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003064:	b480      	push	{r7}
 8003066:	b08b      	sub	sp, #44	; 0x2c
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800306e:	2300      	movs	r3, #0
 8003070:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003076:	e179      	b.n	800336c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003078:	2201      	movs	r2, #1
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	69fa      	ldr	r2, [r7, #28]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	429a      	cmp	r2, r3
 8003092:	f040 8168 	bne.w	8003366 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4a96      	ldr	r2, [pc, #600]	; (80032f4 <HAL_GPIO_Init+0x290>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d05e      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030a0:	4a94      	ldr	r2, [pc, #592]	; (80032f4 <HAL_GPIO_Init+0x290>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d875      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030a6:	4a94      	ldr	r2, [pc, #592]	; (80032f8 <HAL_GPIO_Init+0x294>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d058      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030ac:	4a92      	ldr	r2, [pc, #584]	; (80032f8 <HAL_GPIO_Init+0x294>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d86f      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030b2:	4a92      	ldr	r2, [pc, #584]	; (80032fc <HAL_GPIO_Init+0x298>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d052      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030b8:	4a90      	ldr	r2, [pc, #576]	; (80032fc <HAL_GPIO_Init+0x298>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d869      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030be:	4a90      	ldr	r2, [pc, #576]	; (8003300 <HAL_GPIO_Init+0x29c>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d04c      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030c4:	4a8e      	ldr	r2, [pc, #568]	; (8003300 <HAL_GPIO_Init+0x29c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d863      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030ca:	4a8e      	ldr	r2, [pc, #568]	; (8003304 <HAL_GPIO_Init+0x2a0>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d046      	beq.n	800315e <HAL_GPIO_Init+0xfa>
 80030d0:	4a8c      	ldr	r2, [pc, #560]	; (8003304 <HAL_GPIO_Init+0x2a0>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d85d      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030d6:	2b12      	cmp	r3, #18
 80030d8:	d82a      	bhi.n	8003130 <HAL_GPIO_Init+0xcc>
 80030da:	2b12      	cmp	r3, #18
 80030dc:	d859      	bhi.n	8003192 <HAL_GPIO_Init+0x12e>
 80030de:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <HAL_GPIO_Init+0x80>)
 80030e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e4:	0800315f 	.word	0x0800315f
 80030e8:	08003139 	.word	0x08003139
 80030ec:	0800314b 	.word	0x0800314b
 80030f0:	0800318d 	.word	0x0800318d
 80030f4:	08003193 	.word	0x08003193
 80030f8:	08003193 	.word	0x08003193
 80030fc:	08003193 	.word	0x08003193
 8003100:	08003193 	.word	0x08003193
 8003104:	08003193 	.word	0x08003193
 8003108:	08003193 	.word	0x08003193
 800310c:	08003193 	.word	0x08003193
 8003110:	08003193 	.word	0x08003193
 8003114:	08003193 	.word	0x08003193
 8003118:	08003193 	.word	0x08003193
 800311c:	08003193 	.word	0x08003193
 8003120:	08003193 	.word	0x08003193
 8003124:	08003193 	.word	0x08003193
 8003128:	08003141 	.word	0x08003141
 800312c:	08003155 	.word	0x08003155
 8003130:	4a75      	ldr	r2, [pc, #468]	; (8003308 <HAL_GPIO_Init+0x2a4>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d013      	beq.n	800315e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003136:	e02c      	b.n	8003192 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	623b      	str	r3, [r7, #32]
          break;
 800313e:	e029      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	3304      	adds	r3, #4
 8003146:	623b      	str	r3, [r7, #32]
          break;
 8003148:	e024      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	3308      	adds	r3, #8
 8003150:	623b      	str	r3, [r7, #32]
          break;
 8003152:	e01f      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	330c      	adds	r3, #12
 800315a:	623b      	str	r3, [r7, #32]
          break;
 800315c:	e01a      	b.n	8003194 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003166:	2304      	movs	r3, #4
 8003168:	623b      	str	r3, [r7, #32]
          break;
 800316a:	e013      	b.n	8003194 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d105      	bne.n	8003180 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003174:	2308      	movs	r3, #8
 8003176:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69fa      	ldr	r2, [r7, #28]
 800317c:	611a      	str	r2, [r3, #16]
          break;
 800317e:	e009      	b.n	8003194 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003180:	2308      	movs	r3, #8
 8003182:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69fa      	ldr	r2, [r7, #28]
 8003188:	615a      	str	r2, [r3, #20]
          break;
 800318a:	e003      	b.n	8003194 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800318c:	2300      	movs	r3, #0
 800318e:	623b      	str	r3, [r7, #32]
          break;
 8003190:	e000      	b.n	8003194 <HAL_GPIO_Init+0x130>
          break;
 8003192:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	2bff      	cmp	r3, #255	; 0xff
 8003198:	d801      	bhi.n	800319e <HAL_GPIO_Init+0x13a>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	e001      	b.n	80031a2 <HAL_GPIO_Init+0x13e>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3304      	adds	r3, #4
 80031a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	2bff      	cmp	r3, #255	; 0xff
 80031a8:	d802      	bhi.n	80031b0 <HAL_GPIO_Init+0x14c>
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	e002      	b.n	80031b6 <HAL_GPIO_Init+0x152>
 80031b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b2:	3b08      	subs	r3, #8
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	210f      	movs	r1, #15
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	fa01 f303 	lsl.w	r3, r1, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	401a      	ands	r2, r3
 80031c8:	6a39      	ldr	r1, [r7, #32]
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	fa01 f303 	lsl.w	r3, r1, r3
 80031d0:	431a      	orrs	r2, r3
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 80c1 	beq.w	8003366 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031e4:	4b49      	ldr	r3, [pc, #292]	; (800330c <HAL_GPIO_Init+0x2a8>)
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	4a48      	ldr	r2, [pc, #288]	; (800330c <HAL_GPIO_Init+0x2a8>)
 80031ea:	f043 0301 	orr.w	r3, r3, #1
 80031ee:	6193      	str	r3, [r2, #24]
 80031f0:	4b46      	ldr	r3, [pc, #280]	; (800330c <HAL_GPIO_Init+0x2a8>)
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031fc:	4a44      	ldr	r2, [pc, #272]	; (8003310 <HAL_GPIO_Init+0x2ac>)
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	089b      	lsrs	r3, r3, #2
 8003202:	3302      	adds	r3, #2
 8003204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003208:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800320a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	220f      	movs	r2, #15
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	4013      	ands	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a3c      	ldr	r2, [pc, #240]	; (8003314 <HAL_GPIO_Init+0x2b0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d01f      	beq.n	8003268 <HAL_GPIO_Init+0x204>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a3b      	ldr	r2, [pc, #236]	; (8003318 <HAL_GPIO_Init+0x2b4>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d019      	beq.n	8003264 <HAL_GPIO_Init+0x200>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a3a      	ldr	r2, [pc, #232]	; (800331c <HAL_GPIO_Init+0x2b8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d013      	beq.n	8003260 <HAL_GPIO_Init+0x1fc>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a39      	ldr	r2, [pc, #228]	; (8003320 <HAL_GPIO_Init+0x2bc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d00d      	beq.n	800325c <HAL_GPIO_Init+0x1f8>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a38      	ldr	r2, [pc, #224]	; (8003324 <HAL_GPIO_Init+0x2c0>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d007      	beq.n	8003258 <HAL_GPIO_Init+0x1f4>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a37      	ldr	r2, [pc, #220]	; (8003328 <HAL_GPIO_Init+0x2c4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d101      	bne.n	8003254 <HAL_GPIO_Init+0x1f0>
 8003250:	2305      	movs	r3, #5
 8003252:	e00a      	b.n	800326a <HAL_GPIO_Init+0x206>
 8003254:	2306      	movs	r3, #6
 8003256:	e008      	b.n	800326a <HAL_GPIO_Init+0x206>
 8003258:	2304      	movs	r3, #4
 800325a:	e006      	b.n	800326a <HAL_GPIO_Init+0x206>
 800325c:	2303      	movs	r3, #3
 800325e:	e004      	b.n	800326a <HAL_GPIO_Init+0x206>
 8003260:	2302      	movs	r3, #2
 8003262:	e002      	b.n	800326a <HAL_GPIO_Init+0x206>
 8003264:	2301      	movs	r3, #1
 8003266:	e000      	b.n	800326a <HAL_GPIO_Init+0x206>
 8003268:	2300      	movs	r3, #0
 800326a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800326c:	f002 0203 	and.w	r2, r2, #3
 8003270:	0092      	lsls	r2, r2, #2
 8003272:	4093      	lsls	r3, r2
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800327a:	4925      	ldr	r1, [pc, #148]	; (8003310 <HAL_GPIO_Init+0x2ac>)
 800327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327e:	089b      	lsrs	r3, r3, #2
 8003280:	3302      	adds	r3, #2
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d006      	beq.n	80032a2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003294:	4b25      	ldr	r3, [pc, #148]	; (800332c <HAL_GPIO_Init+0x2c8>)
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	4924      	ldr	r1, [pc, #144]	; (800332c <HAL_GPIO_Init+0x2c8>)
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	4313      	orrs	r3, r2
 800329e:	600b      	str	r3, [r1, #0]
 80032a0:	e006      	b.n	80032b0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032a2:	4b22      	ldr	r3, [pc, #136]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	43db      	mvns	r3, r3
 80032aa:	4920      	ldr	r1, [pc, #128]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032ac:	4013      	ands	r3, r2
 80032ae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d006      	beq.n	80032ca <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032bc:	4b1b      	ldr	r3, [pc, #108]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032be:	685a      	ldr	r2, [r3, #4]
 80032c0:	491a      	ldr	r1, [pc, #104]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	604b      	str	r3, [r1, #4]
 80032c8:	e006      	b.n	80032d8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032ca:	4b18      	ldr	r3, [pc, #96]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	43db      	mvns	r3, r3
 80032d2:	4916      	ldr	r1, [pc, #88]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d025      	beq.n	8003330 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032e4:	4b11      	ldr	r3, [pc, #68]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	4910      	ldr	r1, [pc, #64]	; (800332c <HAL_GPIO_Init+0x2c8>)
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	608b      	str	r3, [r1, #8]
 80032f0:	e025      	b.n	800333e <HAL_GPIO_Init+0x2da>
 80032f2:	bf00      	nop
 80032f4:	10320000 	.word	0x10320000
 80032f8:	10310000 	.word	0x10310000
 80032fc:	10220000 	.word	0x10220000
 8003300:	10210000 	.word	0x10210000
 8003304:	10120000 	.word	0x10120000
 8003308:	10110000 	.word	0x10110000
 800330c:	40021000 	.word	0x40021000
 8003310:	40010000 	.word	0x40010000
 8003314:	40010800 	.word	0x40010800
 8003318:	40010c00 	.word	0x40010c00
 800331c:	40011000 	.word	0x40011000
 8003320:	40011400 	.word	0x40011400
 8003324:	40011800 	.word	0x40011800
 8003328:	40011c00 	.word	0x40011c00
 800332c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003330:	4b15      	ldr	r3, [pc, #84]	; (8003388 <HAL_GPIO_Init+0x324>)
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	43db      	mvns	r3, r3
 8003338:	4913      	ldr	r1, [pc, #76]	; (8003388 <HAL_GPIO_Init+0x324>)
 800333a:	4013      	ands	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d006      	beq.n	8003358 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800334a:	4b0f      	ldr	r3, [pc, #60]	; (8003388 <HAL_GPIO_Init+0x324>)
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	490e      	ldr	r1, [pc, #56]	; (8003388 <HAL_GPIO_Init+0x324>)
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	4313      	orrs	r3, r2
 8003354:	60cb      	str	r3, [r1, #12]
 8003356:	e006      	b.n	8003366 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003358:	4b0b      	ldr	r3, [pc, #44]	; (8003388 <HAL_GPIO_Init+0x324>)
 800335a:	68da      	ldr	r2, [r3, #12]
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	43db      	mvns	r3, r3
 8003360:	4909      	ldr	r1, [pc, #36]	; (8003388 <HAL_GPIO_Init+0x324>)
 8003362:	4013      	ands	r3, r2
 8003364:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003368:	3301      	adds	r3, #1
 800336a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003372:	fa22 f303 	lsr.w	r3, r2, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	f47f ae7e 	bne.w	8003078 <HAL_GPIO_Init+0x14>
  }
}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	372c      	adds	r7, #44	; 0x2c
 8003382:	46bd      	mov	sp, r7
 8003384:	bc80      	pop	{r7}
 8003386:	4770      	bx	lr
 8003388:	40010400 	.word	0x40010400

0800338c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	460b      	mov	r3, r1
 8003396:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	887b      	ldrh	r3, [r7, #2]
 800339e:	4013      	ands	r3, r2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
 80033a8:	e001      	b.n	80033ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033aa:	2300      	movs	r3, #0
 80033ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bc80      	pop	{r7}
 80033b8:	4770      	bx	lr

080033ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
 80033c2:	460b      	mov	r3, r1
 80033c4:	807b      	strh	r3, [r7, #2]
 80033c6:	4613      	mov	r3, r2
 80033c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033ca:	787b      	ldrb	r3, [r7, #1]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033d0:	887a      	ldrh	r2, [r7, #2]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033d6:	e003      	b.n	80033e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033d8:	887b      	ldrh	r3, [r7, #2]
 80033da:	041a      	lsls	r2, r3, #16
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	611a      	str	r2, [r3, #16]
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr
	...

080033ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80033f6:	4b08      	ldr	r3, [pc, #32]	; (8003418 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033f8:	695a      	ldr	r2, [r3, #20]
 80033fa:	88fb      	ldrh	r3, [r7, #6]
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d006      	beq.n	8003410 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003402:	4a05      	ldr	r2, [pc, #20]	; (8003418 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003404:	88fb      	ldrh	r3, [r7, #6]
 8003406:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003408:	88fb      	ldrh	r3, [r7, #6]
 800340a:	4618      	mov	r0, r3
 800340c:	f000 f806 	bl	800341c <HAL_GPIO_EXTI_Callback>
  }
}
 8003410:	bf00      	nop
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40010400 	.word	0x40010400

0800341c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	4603      	mov	r3, r0
 8003424:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	bc80      	pop	{r7}
 800342e:	4770      	bx	lr

08003430 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e272      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 8087 	beq.w	800355e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003450:	4b92      	ldr	r3, [pc, #584]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 030c 	and.w	r3, r3, #12
 8003458:	2b04      	cmp	r3, #4
 800345a:	d00c      	beq.n	8003476 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800345c:	4b8f      	ldr	r3, [pc, #572]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f003 030c 	and.w	r3, r3, #12
 8003464:	2b08      	cmp	r3, #8
 8003466:	d112      	bne.n	800348e <HAL_RCC_OscConfig+0x5e>
 8003468:	4b8c      	ldr	r3, [pc, #560]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003474:	d10b      	bne.n	800348e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003476:	4b89      	ldr	r3, [pc, #548]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d06c      	beq.n	800355c <HAL_RCC_OscConfig+0x12c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d168      	bne.n	800355c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e24c      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003496:	d106      	bne.n	80034a6 <HAL_RCC_OscConfig+0x76>
 8003498:	4b80      	ldr	r3, [pc, #512]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a7f      	ldr	r2, [pc, #508]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 800349e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034a2:	6013      	str	r3, [r2, #0]
 80034a4:	e02e      	b.n	8003504 <HAL_RCC_OscConfig+0xd4>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10c      	bne.n	80034c8 <HAL_RCC_OscConfig+0x98>
 80034ae:	4b7b      	ldr	r3, [pc, #492]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a7a      	ldr	r2, [pc, #488]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	4b78      	ldr	r3, [pc, #480]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a77      	ldr	r2, [pc, #476]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	e01d      	b.n	8003504 <HAL_RCC_OscConfig+0xd4>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034d0:	d10c      	bne.n	80034ec <HAL_RCC_OscConfig+0xbc>
 80034d2:	4b72      	ldr	r3, [pc, #456]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a71      	ldr	r2, [pc, #452]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	4b6f      	ldr	r3, [pc, #444]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a6e      	ldr	r2, [pc, #440]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034e8:	6013      	str	r3, [r2, #0]
 80034ea:	e00b      	b.n	8003504 <HAL_RCC_OscConfig+0xd4>
 80034ec:	4b6b      	ldr	r3, [pc, #428]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a6a      	ldr	r2, [pc, #424]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034f6:	6013      	str	r3, [r2, #0]
 80034f8:	4b68      	ldr	r3, [pc, #416]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a67      	ldr	r2, [pc, #412]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80034fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003502:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d013      	beq.n	8003534 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350c:	f7ff fb2c 	bl	8002b68 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003514:	f7ff fb28 	bl	8002b68 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b64      	cmp	r3, #100	; 0x64
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e200      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003526:	4b5d      	ldr	r3, [pc, #372]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d0f0      	beq.n	8003514 <HAL_RCC_OscConfig+0xe4>
 8003532:	e014      	b.n	800355e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7ff fb18 	bl	8002b68 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800353c:	f7ff fb14 	bl	8002b68 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	; 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e1ec      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354e:	4b53      	ldr	r3, [pc, #332]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x10c>
 800355a:	e000      	b.n	800355e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800355c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d063      	beq.n	8003632 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800356a:	4b4c      	ldr	r3, [pc, #304]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 030c 	and.w	r3, r3, #12
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00b      	beq.n	800358e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003576:	4b49      	ldr	r3, [pc, #292]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f003 030c 	and.w	r3, r3, #12
 800357e:	2b08      	cmp	r3, #8
 8003580:	d11c      	bne.n	80035bc <HAL_RCC_OscConfig+0x18c>
 8003582:	4b46      	ldr	r3, [pc, #280]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d116      	bne.n	80035bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800358e:	4b43      	ldr	r3, [pc, #268]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d005      	beq.n	80035a6 <HAL_RCC_OscConfig+0x176>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d001      	beq.n	80035a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e1c0      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a6:	4b3d      	ldr	r3, [pc, #244]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4939      	ldr	r1, [pc, #228]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ba:	e03a      	b.n	8003632 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d020      	beq.n	8003606 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035c4:	4b36      	ldr	r3, [pc, #216]	; (80036a0 <HAL_RCC_OscConfig+0x270>)
 80035c6:	2201      	movs	r2, #1
 80035c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ca:	f7ff facd 	bl	8002b68 <HAL_GetTick>
 80035ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d0:	e008      	b.n	80035e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035d2:	f7ff fac9 	bl	8002b68 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e1a1      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e4:	4b2d      	ldr	r3, [pc, #180]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0f0      	beq.n	80035d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f0:	4b2a      	ldr	r3, [pc, #168]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4927      	ldr	r1, [pc, #156]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003600:	4313      	orrs	r3, r2
 8003602:	600b      	str	r3, [r1, #0]
 8003604:	e015      	b.n	8003632 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003606:	4b26      	ldr	r3, [pc, #152]	; (80036a0 <HAL_RCC_OscConfig+0x270>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360c:	f7ff faac 	bl	8002b68 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003614:	f7ff faa8 	bl	8002b68 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e180      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003626:	4b1d      	ldr	r3, [pc, #116]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0308 	and.w	r3, r3, #8
 800363a:	2b00      	cmp	r3, #0
 800363c:	d03a      	beq.n	80036b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d019      	beq.n	800367a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003646:	4b17      	ldr	r3, [pc, #92]	; (80036a4 <HAL_RCC_OscConfig+0x274>)
 8003648:	2201      	movs	r2, #1
 800364a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800364c:	f7ff fa8c 	bl	8002b68 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003654:	f7ff fa88 	bl	8002b68 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e160      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003666:	4b0d      	ldr	r3, [pc, #52]	; (800369c <HAL_RCC_OscConfig+0x26c>)
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003672:	2001      	movs	r0, #1
 8003674:	f000 fad8 	bl	8003c28 <RCC_Delay>
 8003678:	e01c      	b.n	80036b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800367a:	4b0a      	ldr	r3, [pc, #40]	; (80036a4 <HAL_RCC_OscConfig+0x274>)
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003680:	f7ff fa72 	bl	8002b68 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003686:	e00f      	b.n	80036a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003688:	f7ff fa6e 	bl	8002b68 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d908      	bls.n	80036a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e146      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
 800369a:	bf00      	nop
 800369c:	40021000 	.word	0x40021000
 80036a0:	42420000 	.word	0x42420000
 80036a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	4b92      	ldr	r3, [pc, #584]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1e9      	bne.n	8003688 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80a6 	beq.w	800380e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036c2:	2300      	movs	r3, #0
 80036c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036c6:	4b8b      	ldr	r3, [pc, #556]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10d      	bne.n	80036ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d2:	4b88      	ldr	r3, [pc, #544]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	4a87      	ldr	r2, [pc, #540]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036dc:	61d3      	str	r3, [r2, #28]
 80036de:	4b85      	ldr	r3, [pc, #532]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e6:	60bb      	str	r3, [r7, #8]
 80036e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ea:	2301      	movs	r3, #1
 80036ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	4b82      	ldr	r3, [pc, #520]	; (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d118      	bne.n	800372c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036fa:	4b7f      	ldr	r3, [pc, #508]	; (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a7e      	ldr	r2, [pc, #504]	; (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 8003700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003704:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003706:	f7ff fa2f 	bl	8002b68 <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800370e:	f7ff fa2b 	bl	8002b68 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b64      	cmp	r3, #100	; 0x64
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e103      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003720:	4b75      	ldr	r3, [pc, #468]	; (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0f0      	beq.n	800370e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d106      	bne.n	8003742 <HAL_RCC_OscConfig+0x312>
 8003734:	4b6f      	ldr	r3, [pc, #444]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	4a6e      	ldr	r2, [pc, #440]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800373a:	f043 0301 	orr.w	r3, r3, #1
 800373e:	6213      	str	r3, [r2, #32]
 8003740:	e02d      	b.n	800379e <HAL_RCC_OscConfig+0x36e>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10c      	bne.n	8003764 <HAL_RCC_OscConfig+0x334>
 800374a:	4b6a      	ldr	r3, [pc, #424]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	4a69      	ldr	r2, [pc, #420]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003750:	f023 0301 	bic.w	r3, r3, #1
 8003754:	6213      	str	r3, [r2, #32]
 8003756:	4b67      	ldr	r3, [pc, #412]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	4a66      	ldr	r2, [pc, #408]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800375c:	f023 0304 	bic.w	r3, r3, #4
 8003760:	6213      	str	r3, [r2, #32]
 8003762:	e01c      	b.n	800379e <HAL_RCC_OscConfig+0x36e>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b05      	cmp	r3, #5
 800376a:	d10c      	bne.n	8003786 <HAL_RCC_OscConfig+0x356>
 800376c:	4b61      	ldr	r3, [pc, #388]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4a60      	ldr	r2, [pc, #384]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003772:	f043 0304 	orr.w	r3, r3, #4
 8003776:	6213      	str	r3, [r2, #32]
 8003778:	4b5e      	ldr	r3, [pc, #376]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	4a5d      	ldr	r2, [pc, #372]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800377e:	f043 0301 	orr.w	r3, r3, #1
 8003782:	6213      	str	r3, [r2, #32]
 8003784:	e00b      	b.n	800379e <HAL_RCC_OscConfig+0x36e>
 8003786:	4b5b      	ldr	r3, [pc, #364]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	4a5a      	ldr	r2, [pc, #360]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800378c:	f023 0301 	bic.w	r3, r3, #1
 8003790:	6213      	str	r3, [r2, #32]
 8003792:	4b58      	ldr	r3, [pc, #352]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4a57      	ldr	r2, [pc, #348]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003798:	f023 0304 	bic.w	r3, r3, #4
 800379c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d015      	beq.n	80037d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a6:	f7ff f9df 	bl	8002b68 <HAL_GetTick>
 80037aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ac:	e00a      	b.n	80037c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ae:	f7ff f9db 	bl	8002b68 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037bc:	4293      	cmp	r3, r2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e0b1      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c4:	4b4b      	ldr	r3, [pc, #300]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0ee      	beq.n	80037ae <HAL_RCC_OscConfig+0x37e>
 80037d0:	e014      	b.n	80037fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d2:	f7ff f9c9 	bl	8002b68 <HAL_GetTick>
 80037d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d8:	e00a      	b.n	80037f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037da:	f7ff f9c5 	bl	8002b68 <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d901      	bls.n	80037f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e09b      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f0:	4b40      	ldr	r3, [pc, #256]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80037f2:	6a1b      	ldr	r3, [r3, #32]
 80037f4:	f003 0302 	and.w	r3, r3, #2
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1ee      	bne.n	80037da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037fc:	7dfb      	ldrb	r3, [r7, #23]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d105      	bne.n	800380e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003802:	4b3c      	ldr	r3, [pc, #240]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	4a3b      	ldr	r2, [pc, #236]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800380c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69db      	ldr	r3, [r3, #28]
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 8087 	beq.w	8003926 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003818:	4b36      	ldr	r3, [pc, #216]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 030c 	and.w	r3, r3, #12
 8003820:	2b08      	cmp	r3, #8
 8003822:	d061      	beq.n	80038e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	2b02      	cmp	r3, #2
 800382a:	d146      	bne.n	80038ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800382c:	4b33      	ldr	r3, [pc, #204]	; (80038fc <HAL_RCC_OscConfig+0x4cc>)
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003832:	f7ff f999 	bl	8002b68 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383a:	f7ff f995 	bl	8002b68 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e06d      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800384c:	4b29      	ldr	r3, [pc, #164]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f0      	bne.n	800383a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003860:	d108      	bne.n	8003874 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003862:	4b24      	ldr	r3, [pc, #144]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	4921      	ldr	r1, [pc, #132]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	4313      	orrs	r3, r2
 8003872:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003874:	4b1f      	ldr	r3, [pc, #124]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a19      	ldr	r1, [r3, #32]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003884:	430b      	orrs	r3, r1
 8003886:	491b      	ldr	r1, [pc, #108]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003888:	4313      	orrs	r3, r2
 800388a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800388c:	4b1b      	ldr	r3, [pc, #108]	; (80038fc <HAL_RCC_OscConfig+0x4cc>)
 800388e:	2201      	movs	r2, #1
 8003890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003892:	f7ff f969 	bl	8002b68 <HAL_GetTick>
 8003896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800389a:	f7ff f965 	bl	8002b68 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e03d      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038ac:	4b11      	ldr	r3, [pc, #68]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0f0      	beq.n	800389a <HAL_RCC_OscConfig+0x46a>
 80038b8:	e035      	b.n	8003926 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ba:	4b10      	ldr	r3, [pc, #64]	; (80038fc <HAL_RCC_OscConfig+0x4cc>)
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c0:	f7ff f952 	bl	8002b68 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c8:	f7ff f94e 	bl	8002b68 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e026      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038da:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f0      	bne.n	80038c8 <HAL_RCC_OscConfig+0x498>
 80038e6:	e01e      	b.n	8003926 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	69db      	ldr	r3, [r3, #28]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d107      	bne.n	8003900 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e019      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
 80038f4:	40021000 	.word	0x40021000
 80038f8:	40007000 	.word	0x40007000
 80038fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003900:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <HAL_RCC_OscConfig+0x500>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	429a      	cmp	r2, r3
 8003912:	d106      	bne.n	8003922 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800391e:	429a      	cmp	r2, r3
 8003920:	d001      	beq.n	8003926 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40021000 	.word	0x40021000

08003934 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0d0      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003948:	4b6a      	ldr	r3, [pc, #424]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0307 	and.w	r3, r3, #7
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	429a      	cmp	r2, r3
 8003954:	d910      	bls.n	8003978 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003956:	4b67      	ldr	r3, [pc, #412]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f023 0207 	bic.w	r2, r3, #7
 800395e:	4965      	ldr	r1, [pc, #404]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	4313      	orrs	r3, r2
 8003964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003966:	4b63      	ldr	r3, [pc, #396]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	429a      	cmp	r2, r3
 8003972:	d001      	beq.n	8003978 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0b8      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d020      	beq.n	80039c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b00      	cmp	r3, #0
 800398e:	d005      	beq.n	800399c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003990:	4b59      	ldr	r3, [pc, #356]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	4a58      	ldr	r2, [pc, #352]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003996:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800399a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0308 	and.w	r3, r3, #8
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039a8:	4b53      	ldr	r3, [pc, #332]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	4a52      	ldr	r2, [pc, #328]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80039b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039b4:	4b50      	ldr	r3, [pc, #320]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	494d      	ldr	r1, [pc, #308]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d040      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d107      	bne.n	80039ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039da:	4b47      	ldr	r3, [pc, #284]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d115      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e07f      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d107      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f2:	4b41      	ldr	r3, [pc, #260]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d109      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e073      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a02:	4b3d      	ldr	r3, [pc, #244]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e06b      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a12:	4b39      	ldr	r3, [pc, #228]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f023 0203 	bic.w	r2, r3, #3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	4936      	ldr	r1, [pc, #216]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a24:	f7ff f8a0 	bl	8002b68 <HAL_GetTick>
 8003a28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2a:	e00a      	b.n	8003a42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a2c:	f7ff f89c 	bl	8002b68 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e053      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a42:	4b2d      	ldr	r3, [pc, #180]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f003 020c 	and.w	r2, r3, #12
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d1eb      	bne.n	8003a2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a54:	4b27      	ldr	r3, [pc, #156]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d210      	bcs.n	8003a84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a62:	4b24      	ldr	r3, [pc, #144]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f023 0207 	bic.w	r2, r3, #7
 8003a6a:	4922      	ldr	r1, [pc, #136]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a72:	4b20      	ldr	r3, [pc, #128]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d001      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e032      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d008      	beq.n	8003aa2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a90:	4b19      	ldr	r3, [pc, #100]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4916      	ldr	r1, [pc, #88]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003aae:	4b12      	ldr	r3, [pc, #72]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	490e      	ldr	r1, [pc, #56]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ac2:	f000 f821 	bl	8003b08 <HAL_RCC_GetSysClockFreq>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	4b0b      	ldr	r3, [pc, #44]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	091b      	lsrs	r3, r3, #4
 8003ace:	f003 030f 	and.w	r3, r3, #15
 8003ad2:	490a      	ldr	r1, [pc, #40]	; (8003afc <HAL_RCC_ClockConfig+0x1c8>)
 8003ad4:	5ccb      	ldrb	r3, [r1, r3]
 8003ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ada:	4a09      	ldr	r2, [pc, #36]	; (8003b00 <HAL_RCC_ClockConfig+0x1cc>)
 8003adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ade:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <HAL_RCC_ClockConfig+0x1d0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fe fffe 	bl	8002ae4 <HAL_InitTick>

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40022000 	.word	0x40022000
 8003af8:	40021000 	.word	0x40021000
 8003afc:	08007c7c 	.word	0x08007c7c
 8003b00:	20000004 	.word	0x20000004
 8003b04:	20000038 	.word	0x20000038

08003b08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b08:	b490      	push	{r4, r7}
 8003b0a:	b08a      	sub	sp, #40	; 0x28
 8003b0c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003b0e:	4b29      	ldr	r3, [pc, #164]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003b10:	1d3c      	adds	r4, r7, #4
 8003b12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b18:	f240 2301 	movw	r3, #513	; 0x201
 8003b1c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	61fb      	str	r3, [r7, #28]
 8003b22:	2300      	movs	r3, #0
 8003b24:	61bb      	str	r3, [r7, #24]
 8003b26:	2300      	movs	r3, #0
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b32:	4b21      	ldr	r3, [pc, #132]	; (8003bb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d002      	beq.n	8003b48 <HAL_RCC_GetSysClockFreq+0x40>
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d003      	beq.n	8003b4e <HAL_RCC_GetSysClockFreq+0x46>
 8003b46:	e02b      	b.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b48:	4b1c      	ldr	r3, [pc, #112]	; (8003bbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b4a:	623b      	str	r3, [r7, #32]
      break;
 8003b4c:	e02b      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	0c9b      	lsrs	r3, r3, #18
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	3328      	adds	r3, #40	; 0x28
 8003b58:	443b      	add	r3, r7
 8003b5a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003b5e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d012      	beq.n	8003b90 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b6a:	4b13      	ldr	r3, [pc, #76]	; (8003bb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	0c5b      	lsrs	r3, r3, #17
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	3328      	adds	r3, #40	; 0x28
 8003b76:	443b      	add	r3, r7
 8003b78:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b7c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	4a0e      	ldr	r2, [pc, #56]	; (8003bbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b82:	fb03 f202 	mul.w	r2, r3, r2
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b8e:	e004      	b.n	8003b9a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	4a0b      	ldr	r2, [pc, #44]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b94:	fb02 f303 	mul.w	r3, r2, r3
 8003b98:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	623b      	str	r3, [r7, #32]
      break;
 8003b9e:	e002      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ba0:	4b06      	ldr	r3, [pc, #24]	; (8003bbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ba2:	623b      	str	r3, [r7, #32]
      break;
 8003ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ba6:	6a3b      	ldr	r3, [r7, #32]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3728      	adds	r7, #40	; 0x28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bc90      	pop	{r4, r7}
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	0800767c 	.word	0x0800767c
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	007a1200 	.word	0x007a1200
 8003bc0:	003d0900 	.word	0x003d0900

08003bc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bc8:	4b02      	ldr	r3, [pc, #8]	; (8003bd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003bca:	681b      	ldr	r3, [r3, #0]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bc80      	pop	{r7}
 8003bd2:	4770      	bx	lr
 8003bd4:	20000004 	.word	0x20000004

08003bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bdc:	f7ff fff2 	bl	8003bc4 <HAL_RCC_GetHCLKFreq>
 8003be0:	4602      	mov	r2, r0
 8003be2:	4b05      	ldr	r3, [pc, #20]	; (8003bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	0a1b      	lsrs	r3, r3, #8
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	4903      	ldr	r1, [pc, #12]	; (8003bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bee:	5ccb      	ldrb	r3, [r1, r3]
 8003bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	08007c8c 	.word	0x08007c8c

08003c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c04:	f7ff ffde 	bl	8003bc4 <HAL_RCC_GetHCLKFreq>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4b05      	ldr	r3, [pc, #20]	; (8003c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	0adb      	lsrs	r3, r3, #11
 8003c10:	f003 0307 	and.w	r3, r3, #7
 8003c14:	4903      	ldr	r1, [pc, #12]	; (8003c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c16:	5ccb      	ldrb	r3, [r1, r3]
 8003c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40021000 	.word	0x40021000
 8003c24:	08007c8c 	.word	0x08007c8c

08003c28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c30:	4b0a      	ldr	r3, [pc, #40]	; (8003c5c <RCC_Delay+0x34>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a0a      	ldr	r2, [pc, #40]	; (8003c60 <RCC_Delay+0x38>)
 8003c36:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3a:	0a5b      	lsrs	r3, r3, #9
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	fb02 f303 	mul.w	r3, r2, r3
 8003c42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c44:	bf00      	nop
  }
  while (Delay --);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	1e5a      	subs	r2, r3, #1
 8003c4a:	60fa      	str	r2, [r7, #12]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1f9      	bne.n	8003c44 <RCC_Delay+0x1c>
}
 8003c50:	bf00      	nop
 8003c52:	bf00      	nop
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr
 8003c5c:	20000004 	.word	0x20000004
 8003c60:	10624dd3 	.word	0x10624dd3

08003c64 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d004      	beq.n	8003c80 <HAL_SRAM_Init+0x1c>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c7e:	d101      	bne.n	8003c84 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e038      	b.n	8003cf6 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d106      	bne.n	8003c9e <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f7fd ff9f 	bl	8001bdc <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	3308      	adds	r3, #8
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	4610      	mov	r0, r2
 8003caa:	f000 fc83 	bl	80045b4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6818      	ldr	r0, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	68b9      	ldr	r1, [r7, #8]
 8003cba:	f000 fce5 	bl	8004688 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6858      	ldr	r0, [r3, #4]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	f000 fd10 	bl	80046f0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	6892      	ldr	r2, [r2, #8]
 8003cd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	6892      	ldr	r2, [r2, #8]
 8003ce4:	f041 0101 	orr.w	r1, r1, #1
 8003ce8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b082      	sub	sp, #8
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e03f      	b.n	8003d90 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d106      	bne.n	8003d2a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f7fd fec1 	bl	8001aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2224      	movs	r2, #36	; 0x24
 8003d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d40:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 fba8 	bl	8004498 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	691a      	ldr	r2, [r3, #16]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d56:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	695a      	ldr	r2, [r3, #20]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d66:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68da      	ldr	r2, [r3, #12]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d76:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2220      	movs	r2, #32
 8003d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3708      	adds	r7, #8
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	4613      	mov	r3, r2
 8003da4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b20      	cmp	r3, #32
 8003db0:	d11d      	bne.n	8003dee <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d002      	beq.n	8003dbe <HAL_UART_Receive_IT+0x26>
 8003db8:	88fb      	ldrh	r3, [r7, #6]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e016      	b.n	8003df0 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d101      	bne.n	8003dd0 <HAL_UART_Receive_IT+0x38>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e00f      	b.n	8003df0 <HAL_UART_Receive_IT+0x58>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	461a      	mov	r2, r3
 8003de2:	68b9      	ldr	r1, [r7, #8]
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 f9ce 	bl	8004186 <UART_Start_Receive_IT>
 8003dea:	4603      	mov	r3, r0
 8003dec:	e000      	b.n	8003df0 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
  }
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08a      	sub	sp, #40	; 0x28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10d      	bne.n	8003e4a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e30:	f003 0320 	and.w	r3, r3, #32
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d008      	beq.n	8003e4a <HAL_UART_IRQHandler+0x52>
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	f003 0320 	and.w	r3, r3, #32
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 fa7f 	bl	8004346 <UART_Receive_IT>
      return;
 8003e48:	e17b      	b.n	8004142 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80b1 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x1bc>
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	f003 0301 	and.w	r3, r3, #1
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d105      	bne.n	8003e68 <HAL_UART_IRQHandler+0x70>
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 80a6 	beq.w	8003fb4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00a      	beq.n	8003e88 <HAL_UART_IRQHandler+0x90>
 8003e72:	6a3b      	ldr	r3, [r7, #32]
 8003e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d005      	beq.n	8003e88 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e80:	f043 0201 	orr.w	r2, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8a:	f003 0304 	and.w	r3, r3, #4
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00a      	beq.n	8003ea8 <HAL_UART_IRQHandler+0xb0>
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d005      	beq.n	8003ea8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea0:	f043 0202 	orr.w	r2, r3, #2
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00a      	beq.n	8003ec8 <HAL_UART_IRQHandler+0xd0>
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec0:	f043 0204 	orr.w	r2, r3, #4
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00f      	beq.n	8003ef2 <HAL_UART_IRQHandler+0xfa>
 8003ed2:	6a3b      	ldr	r3, [r7, #32]
 8003ed4:	f003 0320 	and.w	r3, r3, #32
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d104      	bne.n	8003ee6 <HAL_UART_IRQHandler+0xee>
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d005      	beq.n	8003ef2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	f043 0208 	orr.w	r2, r3, #8
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 811e 	beq.w	8004138 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d007      	beq.n	8003f16 <HAL_UART_IRQHandler+0x11e>
 8003f06:	6a3b      	ldr	r3, [r7, #32]
 8003f08:	f003 0320 	and.w	r3, r3, #32
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 fa18 	bl	8004346 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	bf14      	ite	ne
 8003f24:	2301      	movne	r3, #1
 8003f26:	2300      	moveq	r3, #0
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f30:	f003 0308 	and.w	r3, r3, #8
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d102      	bne.n	8003f3e <HAL_UART_IRQHandler+0x146>
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d031      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f95a 	bl	80041f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d023      	beq.n	8003f9a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695a      	ldr	r2, [r3, #20]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f60:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d013      	beq.n	8003f92 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6e:	4a76      	ldr	r2, [pc, #472]	; (8004148 <HAL_UART_IRQHandler+0x350>)
 8003f70:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fe ff6c 	bl	8002e54 <HAL_DMA_Abort_IT>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d016      	beq.n	8003fb0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f8c:	4610      	mov	r0, r2
 8003f8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f90:	e00e      	b.n	8003fb0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f8e3 	bl	800415e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f98:	e00a      	b.n	8003fb0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f8df 	bl	800415e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa0:	e006      	b.n	8003fb0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f8db 	bl	800415e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003fae:	e0c3      	b.n	8004138 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb0:	bf00      	nop
    return;
 8003fb2:	e0c1      	b.n	8004138 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	f040 80a1 	bne.w	8004100 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc0:	f003 0310 	and.w	r3, r3, #16
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f000 809b 	beq.w	8004100 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	f003 0310 	and.w	r3, r3, #16
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 8095 	beq.w	8004100 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60fb      	str	r3, [r7, #12]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	60fb      	str	r3, [r7, #12]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	60fb      	str	r3, [r7, #12]
 8003fea:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d04e      	beq.n	8004098 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004004:	8a3b      	ldrh	r3, [r7, #16]
 8004006:	2b00      	cmp	r3, #0
 8004008:	f000 8098 	beq.w	800413c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004010:	8a3a      	ldrh	r2, [r7, #16]
 8004012:	429a      	cmp	r2, r3
 8004014:	f080 8092 	bcs.w	800413c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	8a3a      	ldrh	r2, [r7, #16]
 800401c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	2b20      	cmp	r3, #32
 8004026:	d02b      	beq.n	8004080 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004036:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695a      	ldr	r2, [r3, #20]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 0201 	bic.w	r2, r2, #1
 8004046:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695a      	ldr	r2, [r3, #20]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004056:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0210 	bic.w	r2, r2, #16
 8004074:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407a:	4618      	mov	r0, r3
 800407c:	f7fe feaf 	bl	8002dde <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004088:	b29b      	uxth	r3, r3
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	b29b      	uxth	r3, r3
 800408e:	4619      	mov	r1, r3
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f86d 	bl	8004170 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004096:	e051      	b.n	800413c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d047      	beq.n	8004140 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80040b0:	8a7b      	ldrh	r3, [r7, #18]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d044      	beq.n	8004140 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68da      	ldr	r2, [r3, #12]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80040c4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	695a      	ldr	r2, [r3, #20]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 0201 	bic.w	r2, r2, #1
 80040d4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68da      	ldr	r2, [r3, #12]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0210 	bic.w	r2, r2, #16
 80040f2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040f4:	8a7b      	ldrh	r3, [r7, #18]
 80040f6:	4619      	mov	r1, r3
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 f839 	bl	8004170 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80040fe:	e01f      	b.n	8004140 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004106:	2b00      	cmp	r3, #0
 8004108:	d008      	beq.n	800411c <HAL_UART_IRQHandler+0x324>
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004110:	2b00      	cmp	r3, #0
 8004112:	d003      	beq.n	800411c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 f8af 	bl	8004278 <UART_Transmit_IT>
    return;
 800411a:	e012      	b.n	8004142 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00d      	beq.n	8004142 <HAL_UART_IRQHandler+0x34a>
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800412c:	2b00      	cmp	r3, #0
 800412e:	d008      	beq.n	8004142 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 f8f0 	bl	8004316 <UART_EndTransmit_IT>
    return;
 8004136:	e004      	b.n	8004142 <HAL_UART_IRQHandler+0x34a>
    return;
 8004138:	bf00      	nop
 800413a:	e002      	b.n	8004142 <HAL_UART_IRQHandler+0x34a>
      return;
 800413c:	bf00      	nop
 800413e:	e000      	b.n	8004142 <HAL_UART_IRQHandler+0x34a>
      return;
 8004140:	bf00      	nop
  }
}
 8004142:	3728      	adds	r7, #40	; 0x28
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	08004251 	.word	0x08004251

0800414c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	bc80      	pop	{r7}
 800415c:	4770      	bx	lr

0800415e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800415e:	b480      	push	{r7}
 8004160:	b083      	sub	sp, #12
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	bc80      	pop	{r7}
 800416e:	4770      	bx	lr

08004170 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	bc80      	pop	{r7}
 8004184:	4770      	bx	lr

08004186 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004186:	b480      	push	{r7}
 8004188:	b085      	sub	sp, #20
 800418a:	af00      	add	r7, sp, #0
 800418c:	60f8      	str	r0, [r7, #12]
 800418e:	60b9      	str	r1, [r7, #8]
 8004190:	4613      	mov	r3, r2
 8004192:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	88fa      	ldrh	r2, [r7, #6]
 800419e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	88fa      	ldrh	r2, [r7, #6]
 80041a4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2222      	movs	r2, #34	; 0x22
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68da      	ldr	r2, [r3, #12]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041ca:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	695a      	ldr	r2, [r3, #20]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0201 	orr.w	r2, r2, #1
 80041da:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68da      	ldr	r2, [r3, #12]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0220 	orr.w	r2, r2, #32
 80041ea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3714      	adds	r7, #20
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bc80      	pop	{r7}
 80041f6:	4770      	bx	lr

080041f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68da      	ldr	r2, [r3, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800420e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	695a      	ldr	r2, [r3, #20]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0201 	bic.w	r2, r2, #1
 800421e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004224:	2b01      	cmp	r3, #1
 8004226:	d107      	bne.n	8004238 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f022 0210 	bic.w	r2, r2, #16
 8004236:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004246:	bf00      	nop
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr

08004250 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f7ff ff77 	bl	800415e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004270:	bf00      	nop
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b21      	cmp	r3, #33	; 0x21
 800428a:	d13e      	bne.n	800430a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004294:	d114      	bne.n	80042c0 <UART_Transmit_IT+0x48>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d110      	bne.n	80042c0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	881b      	ldrh	r3, [r3, #0]
 80042a8:	461a      	mov	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a1b      	ldr	r3, [r3, #32]
 80042b8:	1c9a      	adds	r2, r3, #2
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	621a      	str	r2, [r3, #32]
 80042be:	e008      	b.n	80042d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	1c59      	adds	r1, r3, #1
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6211      	str	r1, [r2, #32]
 80042ca:	781a      	ldrb	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	3b01      	subs	r3, #1
 80042da:	b29b      	uxth	r3, r3
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	4619      	mov	r1, r3
 80042e0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10f      	bne.n	8004306 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68da      	ldr	r2, [r3, #12]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004304:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	e000      	b.n	800430c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800430a:	2302      	movs	r3, #2
  }
}
 800430c:	4618      	mov	r0, r3
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr

08004316 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b082      	sub	sp, #8
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68da      	ldr	r2, [r3, #12]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800432c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7ff ff08 	bl	800414c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b086      	sub	sp, #24
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b22      	cmp	r3, #34	; 0x22
 8004358:	f040 8099 	bne.w	800448e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004364:	d117      	bne.n	8004396 <UART_Receive_IT+0x50>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d113      	bne.n	8004396 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004376:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	b29b      	uxth	r3, r3
 8004380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004384:	b29a      	uxth	r2, r3
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438e:	1c9a      	adds	r2, r3, #2
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	629a      	str	r2, [r3, #40]	; 0x28
 8004394:	e026      	b.n	80043e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800439c:	2300      	movs	r3, #0
 800439e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043a8:	d007      	beq.n	80043ba <UART_Receive_IT+0x74>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10a      	bne.n	80043c8 <UART_Receive_IT+0x82>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d106      	bne.n	80043c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	e008      	b.n	80043da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043d4:	b2da      	uxtb	r2, r3
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043de:	1c5a      	adds	r2, r3, #1
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	3b01      	subs	r3, #1
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	4619      	mov	r1, r3
 80043f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d148      	bne.n	800448a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0220 	bic.w	r2, r2, #32
 8004406:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004416:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695a      	ldr	r2, [r3, #20]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0201 	bic.w	r2, r2, #1
 8004426:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004434:	2b01      	cmp	r3, #1
 8004436:	d123      	bne.n	8004480 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68da      	ldr	r2, [r3, #12]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0210 	bic.w	r2, r2, #16
 800444c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0310 	and.w	r3, r3, #16
 8004458:	2b10      	cmp	r3, #16
 800445a:	d10a      	bne.n	8004472 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800445c:	2300      	movs	r3, #0
 800445e:	60fb      	str	r3, [r7, #12]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60fb      	str	r3, [r7, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004476:	4619      	mov	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f7ff fe79 	bl	8004170 <HAL_UARTEx_RxEventCallback>
 800447e:	e002      	b.n	8004486 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f7fc ff4d 	bl	8001320 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004486:	2300      	movs	r3, #0
 8004488:	e002      	b.n	8004490 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	e000      	b.n	8004490 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800448e:	2302      	movs	r3, #2
  }
}
 8004490:	4618      	mov	r0, r3
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	430a      	orrs	r2, r1
 80044b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689a      	ldr	r2, [r3, #8]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	695b      	ldr	r3, [r3, #20]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80044d2:	f023 030c 	bic.w	r3, r3, #12
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	68b9      	ldr	r1, [r7, #8]
 80044dc:	430b      	orrs	r3, r1
 80044de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699a      	ldr	r2, [r3, #24]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a2c      	ldr	r2, [pc, #176]	; (80045ac <UART_SetConfig+0x114>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d103      	bne.n	8004508 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004500:	f7ff fb7e 	bl	8003c00 <HAL_RCC_GetPCLK2Freq>
 8004504:	60f8      	str	r0, [r7, #12]
 8004506:	e002      	b.n	800450e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004508:	f7ff fb66 	bl	8003bd8 <HAL_RCC_GetPCLK1Freq>
 800450c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	009a      	lsls	r2, r3, #2
 8004518:	441a      	add	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	fbb2 f3f3 	udiv	r3, r2, r3
 8004524:	4a22      	ldr	r2, [pc, #136]	; (80045b0 <UART_SetConfig+0x118>)
 8004526:	fba2 2303 	umull	r2, r3, r2, r3
 800452a:	095b      	lsrs	r3, r3, #5
 800452c:	0119      	lsls	r1, r3, #4
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	4613      	mov	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	009a      	lsls	r2, r3, #2
 8004538:	441a      	add	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	fbb2 f2f3 	udiv	r2, r2, r3
 8004544:	4b1a      	ldr	r3, [pc, #104]	; (80045b0 <UART_SetConfig+0x118>)
 8004546:	fba3 0302 	umull	r0, r3, r3, r2
 800454a:	095b      	lsrs	r3, r3, #5
 800454c:	2064      	movs	r0, #100	; 0x64
 800454e:	fb00 f303 	mul.w	r3, r0, r3
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	3332      	adds	r3, #50	; 0x32
 8004558:	4a15      	ldr	r2, [pc, #84]	; (80045b0 <UART_SetConfig+0x118>)
 800455a:	fba2 2303 	umull	r2, r3, r2, r3
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004564:	4419      	add	r1, r3
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	4613      	mov	r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4413      	add	r3, r2
 800456e:	009a      	lsls	r2, r3, #2
 8004570:	441a      	add	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	fbb2 f2f3 	udiv	r2, r2, r3
 800457c:	4b0c      	ldr	r3, [pc, #48]	; (80045b0 <UART_SetConfig+0x118>)
 800457e:	fba3 0302 	umull	r0, r3, r3, r2
 8004582:	095b      	lsrs	r3, r3, #5
 8004584:	2064      	movs	r0, #100	; 0x64
 8004586:	fb00 f303 	mul.w	r3, r0, r3
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	3332      	adds	r3, #50	; 0x32
 8004590:	4a07      	ldr	r2, [pc, #28]	; (80045b0 <UART_SetConfig+0x118>)
 8004592:	fba2 2303 	umull	r2, r3, r2, r3
 8004596:	095b      	lsrs	r3, r3, #5
 8004598:	f003 020f 	and.w	r2, r3, #15
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	440a      	add	r2, r1
 80045a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80045a4:	bf00      	nop
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40013800 	.word	0x40013800
 80045b0:	51eb851f 	.word	0x51eb851f

080045b4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b087      	sub	sp, #28
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	6812      	ldr	r2, [r2, #0]
 80045cc:	f023 0101 	bic.w	r1, r3, #1
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b08      	cmp	r3, #8
 80045dc:	d102      	bne.n	80045e4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80045de:	2340      	movs	r3, #64	; 0x40
 80045e0:	617b      	str	r3, [r7, #20]
 80045e2:	e001      	b.n	80045e8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80045e4:	2300      	movs	r3, #0
 80045e6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80045f4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80045fa:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8004600:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8004606:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800460c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8004612:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8004618:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800461e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8004624:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800462a:	4313      	orrs	r3, r2
 800462c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	4313      	orrs	r3, r2
 8004636:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	4313      	orrs	r3, r2
 8004640:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8004642:	4b10      	ldr	r3, [pc, #64]	; (8004684 <FSMC_NORSRAM_Init+0xd0>)
 8004644:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800464c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8004654:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	43db      	mvns	r3, r3
 8004664:	ea02 0103 	and.w	r1, r2, r3
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4319      	orrs	r1, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	371c      	adds	r7, #28
 800467c:	46bd      	mov	sp, r7
 800467e:	bc80      	pop	{r7}
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	0008fb7f 	.word	0x0008fb7f

08004688 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	1c5a      	adds	r2, r3, #1
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800469e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	431a      	orrs	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	021b      	lsls	r3, r3, #8
 80046b4:	431a      	orrs	r2, r3
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	041b      	lsls	r3, r3, #16
 80046bc:	431a      	orrs	r2, r3
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	051b      	lsls	r3, r3, #20
 80046c6:	431a      	orrs	r2, r3
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	3b02      	subs	r3, #2
 80046ce:	061b      	lsls	r3, r3, #24
 80046d0:	431a      	orrs	r2, r3
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	3201      	adds	r2, #1
 80046dc:	4319      	orrs	r1, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr

080046f0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
 80046fc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004704:	d11d      	bne.n	8004742 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800470e:	4b13      	ldr	r3, [pc, #76]	; (800475c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004710:	4013      	ands	r3, r2
 8004712:	68ba      	ldr	r2, [r7, #8]
 8004714:	6811      	ldr	r1, [r2, #0]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	6852      	ldr	r2, [r2, #4]
 800471a:	0112      	lsls	r2, r2, #4
 800471c:	4311      	orrs	r1, r2
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	6892      	ldr	r2, [r2, #8]
 8004722:	0212      	lsls	r2, r2, #8
 8004724:	4311      	orrs	r1, r2
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	6992      	ldr	r2, [r2, #24]
 800472a:	4311      	orrs	r1, r2
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	68d2      	ldr	r2, [r2, #12]
 8004730:	0412      	lsls	r2, r2, #16
 8004732:	430a      	orrs	r2, r1
 8004734:	ea43 0102 	orr.w	r1, r3, r2
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004740:	e005      	b.n	800474e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800474a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	bc80      	pop	{r7}
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	cff00000 	.word	0xcff00000

08004760 <__errno>:
 8004760:	4b01      	ldr	r3, [pc, #4]	; (8004768 <__errno+0x8>)
 8004762:	6818      	ldr	r0, [r3, #0]
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	20000040 	.word	0x20000040

0800476c <__libc_init_array>:
 800476c:	b570      	push	{r4, r5, r6, lr}
 800476e:	2600      	movs	r6, #0
 8004770:	4d0c      	ldr	r5, [pc, #48]	; (80047a4 <__libc_init_array+0x38>)
 8004772:	4c0d      	ldr	r4, [pc, #52]	; (80047a8 <__libc_init_array+0x3c>)
 8004774:	1b64      	subs	r4, r4, r5
 8004776:	10a4      	asrs	r4, r4, #2
 8004778:	42a6      	cmp	r6, r4
 800477a:	d109      	bne.n	8004790 <__libc_init_array+0x24>
 800477c:	f002 fefc 	bl	8007578 <_init>
 8004780:	2600      	movs	r6, #0
 8004782:	4d0a      	ldr	r5, [pc, #40]	; (80047ac <__libc_init_array+0x40>)
 8004784:	4c0a      	ldr	r4, [pc, #40]	; (80047b0 <__libc_init_array+0x44>)
 8004786:	1b64      	subs	r4, r4, r5
 8004788:	10a4      	asrs	r4, r4, #2
 800478a:	42a6      	cmp	r6, r4
 800478c:	d105      	bne.n	800479a <__libc_init_array+0x2e>
 800478e:	bd70      	pop	{r4, r5, r6, pc}
 8004790:	f855 3b04 	ldr.w	r3, [r5], #4
 8004794:	4798      	blx	r3
 8004796:	3601      	adds	r6, #1
 8004798:	e7ee      	b.n	8004778 <__libc_init_array+0xc>
 800479a:	f855 3b04 	ldr.w	r3, [r5], #4
 800479e:	4798      	blx	r3
 80047a0:	3601      	adds	r6, #1
 80047a2:	e7f2      	b.n	800478a <__libc_init_array+0x1e>
 80047a4:	0800806c 	.word	0x0800806c
 80047a8:	0800806c 	.word	0x0800806c
 80047ac:	0800806c 	.word	0x0800806c
 80047b0:	08008070 	.word	0x08008070

080047b4 <memset>:
 80047b4:	4603      	mov	r3, r0
 80047b6:	4402      	add	r2, r0
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d100      	bne.n	80047be <memset+0xa>
 80047bc:	4770      	bx	lr
 80047be:	f803 1b01 	strb.w	r1, [r3], #1
 80047c2:	e7f9      	b.n	80047b8 <memset+0x4>

080047c4 <__cvt>:
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047ca:	461f      	mov	r7, r3
 80047cc:	bfbb      	ittet	lt
 80047ce:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80047d2:	461f      	movlt	r7, r3
 80047d4:	2300      	movge	r3, #0
 80047d6:	232d      	movlt	r3, #45	; 0x2d
 80047d8:	b088      	sub	sp, #32
 80047da:	4614      	mov	r4, r2
 80047dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80047de:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80047e0:	7013      	strb	r3, [r2, #0]
 80047e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80047e4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80047e8:	f023 0820 	bic.w	r8, r3, #32
 80047ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80047f0:	d005      	beq.n	80047fe <__cvt+0x3a>
 80047f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80047f6:	d100      	bne.n	80047fa <__cvt+0x36>
 80047f8:	3501      	adds	r5, #1
 80047fa:	2302      	movs	r3, #2
 80047fc:	e000      	b.n	8004800 <__cvt+0x3c>
 80047fe:	2303      	movs	r3, #3
 8004800:	aa07      	add	r2, sp, #28
 8004802:	9204      	str	r2, [sp, #16]
 8004804:	aa06      	add	r2, sp, #24
 8004806:	e9cd a202 	strd	sl, r2, [sp, #8]
 800480a:	e9cd 3500 	strd	r3, r5, [sp]
 800480e:	4622      	mov	r2, r4
 8004810:	463b      	mov	r3, r7
 8004812:	f000 fce5 	bl	80051e0 <_dtoa_r>
 8004816:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800481a:	4606      	mov	r6, r0
 800481c:	d102      	bne.n	8004824 <__cvt+0x60>
 800481e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004820:	07db      	lsls	r3, r3, #31
 8004822:	d522      	bpl.n	800486a <__cvt+0xa6>
 8004824:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004828:	eb06 0905 	add.w	r9, r6, r5
 800482c:	d110      	bne.n	8004850 <__cvt+0x8c>
 800482e:	7833      	ldrb	r3, [r6, #0]
 8004830:	2b30      	cmp	r3, #48	; 0x30
 8004832:	d10a      	bne.n	800484a <__cvt+0x86>
 8004834:	2200      	movs	r2, #0
 8004836:	2300      	movs	r3, #0
 8004838:	4620      	mov	r0, r4
 800483a:	4639      	mov	r1, r7
 800483c:	f7fc f920 	bl	8000a80 <__aeabi_dcmpeq>
 8004840:	b918      	cbnz	r0, 800484a <__cvt+0x86>
 8004842:	f1c5 0501 	rsb	r5, r5, #1
 8004846:	f8ca 5000 	str.w	r5, [sl]
 800484a:	f8da 3000 	ldr.w	r3, [sl]
 800484e:	4499      	add	r9, r3
 8004850:	2200      	movs	r2, #0
 8004852:	2300      	movs	r3, #0
 8004854:	4620      	mov	r0, r4
 8004856:	4639      	mov	r1, r7
 8004858:	f7fc f912 	bl	8000a80 <__aeabi_dcmpeq>
 800485c:	b108      	cbz	r0, 8004862 <__cvt+0x9e>
 800485e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004862:	2230      	movs	r2, #48	; 0x30
 8004864:	9b07      	ldr	r3, [sp, #28]
 8004866:	454b      	cmp	r3, r9
 8004868:	d307      	bcc.n	800487a <__cvt+0xb6>
 800486a:	4630      	mov	r0, r6
 800486c:	9b07      	ldr	r3, [sp, #28]
 800486e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004870:	1b9b      	subs	r3, r3, r6
 8004872:	6013      	str	r3, [r2, #0]
 8004874:	b008      	add	sp, #32
 8004876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800487a:	1c59      	adds	r1, r3, #1
 800487c:	9107      	str	r1, [sp, #28]
 800487e:	701a      	strb	r2, [r3, #0]
 8004880:	e7f0      	b.n	8004864 <__cvt+0xa0>

08004882 <__exponent>:
 8004882:	4603      	mov	r3, r0
 8004884:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004886:	2900      	cmp	r1, #0
 8004888:	f803 2b02 	strb.w	r2, [r3], #2
 800488c:	bfb6      	itet	lt
 800488e:	222d      	movlt	r2, #45	; 0x2d
 8004890:	222b      	movge	r2, #43	; 0x2b
 8004892:	4249      	neglt	r1, r1
 8004894:	2909      	cmp	r1, #9
 8004896:	7042      	strb	r2, [r0, #1]
 8004898:	dd2b      	ble.n	80048f2 <__exponent+0x70>
 800489a:	f10d 0407 	add.w	r4, sp, #7
 800489e:	46a4      	mov	ip, r4
 80048a0:	270a      	movs	r7, #10
 80048a2:	fb91 f6f7 	sdiv	r6, r1, r7
 80048a6:	460a      	mov	r2, r1
 80048a8:	46a6      	mov	lr, r4
 80048aa:	fb07 1516 	mls	r5, r7, r6, r1
 80048ae:	2a63      	cmp	r2, #99	; 0x63
 80048b0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80048b4:	4631      	mov	r1, r6
 80048b6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80048ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80048be:	dcf0      	bgt.n	80048a2 <__exponent+0x20>
 80048c0:	3130      	adds	r1, #48	; 0x30
 80048c2:	f1ae 0502 	sub.w	r5, lr, #2
 80048c6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80048ca:	4629      	mov	r1, r5
 80048cc:	1c44      	adds	r4, r0, #1
 80048ce:	4561      	cmp	r1, ip
 80048d0:	d30a      	bcc.n	80048e8 <__exponent+0x66>
 80048d2:	f10d 0209 	add.w	r2, sp, #9
 80048d6:	eba2 020e 	sub.w	r2, r2, lr
 80048da:	4565      	cmp	r5, ip
 80048dc:	bf88      	it	hi
 80048de:	2200      	movhi	r2, #0
 80048e0:	4413      	add	r3, r2
 80048e2:	1a18      	subs	r0, r3, r0
 80048e4:	b003      	add	sp, #12
 80048e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80048ec:	f804 2f01 	strb.w	r2, [r4, #1]!
 80048f0:	e7ed      	b.n	80048ce <__exponent+0x4c>
 80048f2:	2330      	movs	r3, #48	; 0x30
 80048f4:	3130      	adds	r1, #48	; 0x30
 80048f6:	7083      	strb	r3, [r0, #2]
 80048f8:	70c1      	strb	r1, [r0, #3]
 80048fa:	1d03      	adds	r3, r0, #4
 80048fc:	e7f1      	b.n	80048e2 <__exponent+0x60>
	...

08004900 <_printf_float>:
 8004900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004904:	b091      	sub	sp, #68	; 0x44
 8004906:	460c      	mov	r4, r1
 8004908:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800490c:	4616      	mov	r6, r2
 800490e:	461f      	mov	r7, r3
 8004910:	4605      	mov	r5, r0
 8004912:	f001 fa53 	bl	8005dbc <_localeconv_r>
 8004916:	6803      	ldr	r3, [r0, #0]
 8004918:	4618      	mov	r0, r3
 800491a:	9309      	str	r3, [sp, #36]	; 0x24
 800491c:	f7fb fc84 	bl	8000228 <strlen>
 8004920:	2300      	movs	r3, #0
 8004922:	930e      	str	r3, [sp, #56]	; 0x38
 8004924:	f8d8 3000 	ldr.w	r3, [r8]
 8004928:	900a      	str	r0, [sp, #40]	; 0x28
 800492a:	3307      	adds	r3, #7
 800492c:	f023 0307 	bic.w	r3, r3, #7
 8004930:	f103 0208 	add.w	r2, r3, #8
 8004934:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004938:	f8d4 b000 	ldr.w	fp, [r4]
 800493c:	f8c8 2000 	str.w	r2, [r8]
 8004940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004944:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004948:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800494c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004950:	930b      	str	r3, [sp, #44]	; 0x2c
 8004952:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004956:	4640      	mov	r0, r8
 8004958:	4b9c      	ldr	r3, [pc, #624]	; (8004bcc <_printf_float+0x2cc>)
 800495a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800495c:	f7fc f8c2 	bl	8000ae4 <__aeabi_dcmpun>
 8004960:	bb70      	cbnz	r0, 80049c0 <_printf_float+0xc0>
 8004962:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004966:	4640      	mov	r0, r8
 8004968:	4b98      	ldr	r3, [pc, #608]	; (8004bcc <_printf_float+0x2cc>)
 800496a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800496c:	f7fc f89c 	bl	8000aa8 <__aeabi_dcmple>
 8004970:	bb30      	cbnz	r0, 80049c0 <_printf_float+0xc0>
 8004972:	2200      	movs	r2, #0
 8004974:	2300      	movs	r3, #0
 8004976:	4640      	mov	r0, r8
 8004978:	4651      	mov	r1, sl
 800497a:	f7fc f88b 	bl	8000a94 <__aeabi_dcmplt>
 800497e:	b110      	cbz	r0, 8004986 <_printf_float+0x86>
 8004980:	232d      	movs	r3, #45	; 0x2d
 8004982:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004986:	4b92      	ldr	r3, [pc, #584]	; (8004bd0 <_printf_float+0x2d0>)
 8004988:	4892      	ldr	r0, [pc, #584]	; (8004bd4 <_printf_float+0x2d4>)
 800498a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800498e:	bf94      	ite	ls
 8004990:	4698      	movls	r8, r3
 8004992:	4680      	movhi	r8, r0
 8004994:	2303      	movs	r3, #3
 8004996:	f04f 0a00 	mov.w	sl, #0
 800499a:	6123      	str	r3, [r4, #16]
 800499c:	f02b 0304 	bic.w	r3, fp, #4
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	4633      	mov	r3, r6
 80049a4:	4621      	mov	r1, r4
 80049a6:	4628      	mov	r0, r5
 80049a8:	9700      	str	r7, [sp, #0]
 80049aa:	aa0f      	add	r2, sp, #60	; 0x3c
 80049ac:	f000 f9d4 	bl	8004d58 <_printf_common>
 80049b0:	3001      	adds	r0, #1
 80049b2:	f040 8090 	bne.w	8004ad6 <_printf_float+0x1d6>
 80049b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049ba:	b011      	add	sp, #68	; 0x44
 80049bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049c0:	4642      	mov	r2, r8
 80049c2:	4653      	mov	r3, sl
 80049c4:	4640      	mov	r0, r8
 80049c6:	4651      	mov	r1, sl
 80049c8:	f7fc f88c 	bl	8000ae4 <__aeabi_dcmpun>
 80049cc:	b148      	cbz	r0, 80049e2 <_printf_float+0xe2>
 80049ce:	f1ba 0f00 	cmp.w	sl, #0
 80049d2:	bfb8      	it	lt
 80049d4:	232d      	movlt	r3, #45	; 0x2d
 80049d6:	4880      	ldr	r0, [pc, #512]	; (8004bd8 <_printf_float+0x2d8>)
 80049d8:	bfb8      	it	lt
 80049da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80049de:	4b7f      	ldr	r3, [pc, #508]	; (8004bdc <_printf_float+0x2dc>)
 80049e0:	e7d3      	b.n	800498a <_printf_float+0x8a>
 80049e2:	6863      	ldr	r3, [r4, #4]
 80049e4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80049e8:	1c5a      	adds	r2, r3, #1
 80049ea:	d142      	bne.n	8004a72 <_printf_float+0x172>
 80049ec:	2306      	movs	r3, #6
 80049ee:	6063      	str	r3, [r4, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	9206      	str	r2, [sp, #24]
 80049f4:	aa0e      	add	r2, sp, #56	; 0x38
 80049f6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80049fa:	aa0d      	add	r2, sp, #52	; 0x34
 80049fc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004a00:	9203      	str	r2, [sp, #12]
 8004a02:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004a06:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004a0a:	6023      	str	r3, [r4, #0]
 8004a0c:	6863      	ldr	r3, [r4, #4]
 8004a0e:	4642      	mov	r2, r8
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	4628      	mov	r0, r5
 8004a14:	4653      	mov	r3, sl
 8004a16:	910b      	str	r1, [sp, #44]	; 0x2c
 8004a18:	f7ff fed4 	bl	80047c4 <__cvt>
 8004a1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a1e:	4680      	mov	r8, r0
 8004a20:	2947      	cmp	r1, #71	; 0x47
 8004a22:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a24:	d108      	bne.n	8004a38 <_printf_float+0x138>
 8004a26:	1cc8      	adds	r0, r1, #3
 8004a28:	db02      	blt.n	8004a30 <_printf_float+0x130>
 8004a2a:	6863      	ldr	r3, [r4, #4]
 8004a2c:	4299      	cmp	r1, r3
 8004a2e:	dd40      	ble.n	8004ab2 <_printf_float+0x1b2>
 8004a30:	f1a9 0902 	sub.w	r9, r9, #2
 8004a34:	fa5f f989 	uxtb.w	r9, r9
 8004a38:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a3c:	d81f      	bhi.n	8004a7e <_printf_float+0x17e>
 8004a3e:	464a      	mov	r2, r9
 8004a40:	3901      	subs	r1, #1
 8004a42:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a46:	910d      	str	r1, [sp, #52]	; 0x34
 8004a48:	f7ff ff1b 	bl	8004882 <__exponent>
 8004a4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a4e:	4682      	mov	sl, r0
 8004a50:	1813      	adds	r3, r2, r0
 8004a52:	2a01      	cmp	r2, #1
 8004a54:	6123      	str	r3, [r4, #16]
 8004a56:	dc02      	bgt.n	8004a5e <_printf_float+0x15e>
 8004a58:	6822      	ldr	r2, [r4, #0]
 8004a5a:	07d2      	lsls	r2, r2, #31
 8004a5c:	d501      	bpl.n	8004a62 <_printf_float+0x162>
 8004a5e:	3301      	adds	r3, #1
 8004a60:	6123      	str	r3, [r4, #16]
 8004a62:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d09b      	beq.n	80049a2 <_printf_float+0xa2>
 8004a6a:	232d      	movs	r3, #45	; 0x2d
 8004a6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a70:	e797      	b.n	80049a2 <_printf_float+0xa2>
 8004a72:	2947      	cmp	r1, #71	; 0x47
 8004a74:	d1bc      	bne.n	80049f0 <_printf_float+0xf0>
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1ba      	bne.n	80049f0 <_printf_float+0xf0>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e7b7      	b.n	80049ee <_printf_float+0xee>
 8004a7e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004a82:	d118      	bne.n	8004ab6 <_printf_float+0x1b6>
 8004a84:	2900      	cmp	r1, #0
 8004a86:	6863      	ldr	r3, [r4, #4]
 8004a88:	dd0b      	ble.n	8004aa2 <_printf_float+0x1a2>
 8004a8a:	6121      	str	r1, [r4, #16]
 8004a8c:	b913      	cbnz	r3, 8004a94 <_printf_float+0x194>
 8004a8e:	6822      	ldr	r2, [r4, #0]
 8004a90:	07d0      	lsls	r0, r2, #31
 8004a92:	d502      	bpl.n	8004a9a <_printf_float+0x19a>
 8004a94:	3301      	adds	r3, #1
 8004a96:	440b      	add	r3, r1
 8004a98:	6123      	str	r3, [r4, #16]
 8004a9a:	f04f 0a00 	mov.w	sl, #0
 8004a9e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004aa0:	e7df      	b.n	8004a62 <_printf_float+0x162>
 8004aa2:	b913      	cbnz	r3, 8004aaa <_printf_float+0x1aa>
 8004aa4:	6822      	ldr	r2, [r4, #0]
 8004aa6:	07d2      	lsls	r2, r2, #31
 8004aa8:	d501      	bpl.n	8004aae <_printf_float+0x1ae>
 8004aaa:	3302      	adds	r3, #2
 8004aac:	e7f4      	b.n	8004a98 <_printf_float+0x198>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e7f2      	b.n	8004a98 <_printf_float+0x198>
 8004ab2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004ab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ab8:	4299      	cmp	r1, r3
 8004aba:	db05      	blt.n	8004ac8 <_printf_float+0x1c8>
 8004abc:	6823      	ldr	r3, [r4, #0]
 8004abe:	6121      	str	r1, [r4, #16]
 8004ac0:	07d8      	lsls	r0, r3, #31
 8004ac2:	d5ea      	bpl.n	8004a9a <_printf_float+0x19a>
 8004ac4:	1c4b      	adds	r3, r1, #1
 8004ac6:	e7e7      	b.n	8004a98 <_printf_float+0x198>
 8004ac8:	2900      	cmp	r1, #0
 8004aca:	bfcc      	ite	gt
 8004acc:	2201      	movgt	r2, #1
 8004ace:	f1c1 0202 	rsble	r2, r1, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	e7e0      	b.n	8004a98 <_printf_float+0x198>
 8004ad6:	6823      	ldr	r3, [r4, #0]
 8004ad8:	055a      	lsls	r2, r3, #21
 8004ada:	d407      	bmi.n	8004aec <_printf_float+0x1ec>
 8004adc:	6923      	ldr	r3, [r4, #16]
 8004ade:	4642      	mov	r2, r8
 8004ae0:	4631      	mov	r1, r6
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	47b8      	blx	r7
 8004ae6:	3001      	adds	r0, #1
 8004ae8:	d12b      	bne.n	8004b42 <_printf_float+0x242>
 8004aea:	e764      	b.n	80049b6 <_printf_float+0xb6>
 8004aec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004af0:	f240 80dd 	bls.w	8004cae <_printf_float+0x3ae>
 8004af4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004af8:	2200      	movs	r2, #0
 8004afa:	2300      	movs	r3, #0
 8004afc:	f7fb ffc0 	bl	8000a80 <__aeabi_dcmpeq>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	d033      	beq.n	8004b6c <_printf_float+0x26c>
 8004b04:	2301      	movs	r3, #1
 8004b06:	4631      	mov	r1, r6
 8004b08:	4628      	mov	r0, r5
 8004b0a:	4a35      	ldr	r2, [pc, #212]	; (8004be0 <_printf_float+0x2e0>)
 8004b0c:	47b8      	blx	r7
 8004b0e:	3001      	adds	r0, #1
 8004b10:	f43f af51 	beq.w	80049b6 <_printf_float+0xb6>
 8004b14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	db02      	blt.n	8004b22 <_printf_float+0x222>
 8004b1c:	6823      	ldr	r3, [r4, #0]
 8004b1e:	07d8      	lsls	r0, r3, #31
 8004b20:	d50f      	bpl.n	8004b42 <_printf_float+0x242>
 8004b22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b26:	4631      	mov	r1, r6
 8004b28:	4628      	mov	r0, r5
 8004b2a:	47b8      	blx	r7
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	f43f af42 	beq.w	80049b6 <_printf_float+0xb6>
 8004b32:	f04f 0800 	mov.w	r8, #0
 8004b36:	f104 091a 	add.w	r9, r4, #26
 8004b3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	4543      	cmp	r3, r8
 8004b40:	dc09      	bgt.n	8004b56 <_printf_float+0x256>
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	079b      	lsls	r3, r3, #30
 8004b46:	f100 8102 	bmi.w	8004d4e <_printf_float+0x44e>
 8004b4a:	68e0      	ldr	r0, [r4, #12]
 8004b4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b4e:	4298      	cmp	r0, r3
 8004b50:	bfb8      	it	lt
 8004b52:	4618      	movlt	r0, r3
 8004b54:	e731      	b.n	80049ba <_printf_float+0xba>
 8004b56:	2301      	movs	r3, #1
 8004b58:	464a      	mov	r2, r9
 8004b5a:	4631      	mov	r1, r6
 8004b5c:	4628      	mov	r0, r5
 8004b5e:	47b8      	blx	r7
 8004b60:	3001      	adds	r0, #1
 8004b62:	f43f af28 	beq.w	80049b6 <_printf_float+0xb6>
 8004b66:	f108 0801 	add.w	r8, r8, #1
 8004b6a:	e7e6      	b.n	8004b3a <_printf_float+0x23a>
 8004b6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	dc38      	bgt.n	8004be4 <_printf_float+0x2e4>
 8004b72:	2301      	movs	r3, #1
 8004b74:	4631      	mov	r1, r6
 8004b76:	4628      	mov	r0, r5
 8004b78:	4a19      	ldr	r2, [pc, #100]	; (8004be0 <_printf_float+0x2e0>)
 8004b7a:	47b8      	blx	r7
 8004b7c:	3001      	adds	r0, #1
 8004b7e:	f43f af1a 	beq.w	80049b6 <_printf_float+0xb6>
 8004b82:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b86:	4313      	orrs	r3, r2
 8004b88:	d102      	bne.n	8004b90 <_printf_float+0x290>
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	07d9      	lsls	r1, r3, #31
 8004b8e:	d5d8      	bpl.n	8004b42 <_printf_float+0x242>
 8004b90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b94:	4631      	mov	r1, r6
 8004b96:	4628      	mov	r0, r5
 8004b98:	47b8      	blx	r7
 8004b9a:	3001      	adds	r0, #1
 8004b9c:	f43f af0b 	beq.w	80049b6 <_printf_float+0xb6>
 8004ba0:	f04f 0900 	mov.w	r9, #0
 8004ba4:	f104 0a1a 	add.w	sl, r4, #26
 8004ba8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004baa:	425b      	negs	r3, r3
 8004bac:	454b      	cmp	r3, r9
 8004bae:	dc01      	bgt.n	8004bb4 <_printf_float+0x2b4>
 8004bb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bb2:	e794      	b.n	8004ade <_printf_float+0x1de>
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	4652      	mov	r2, sl
 8004bb8:	4631      	mov	r1, r6
 8004bba:	4628      	mov	r0, r5
 8004bbc:	47b8      	blx	r7
 8004bbe:	3001      	adds	r0, #1
 8004bc0:	f43f aef9 	beq.w	80049b6 <_printf_float+0xb6>
 8004bc4:	f109 0901 	add.w	r9, r9, #1
 8004bc8:	e7ee      	b.n	8004ba8 <_printf_float+0x2a8>
 8004bca:	bf00      	nop
 8004bcc:	7fefffff 	.word	0x7fefffff
 8004bd0:	08007c98 	.word	0x08007c98
 8004bd4:	08007c9c 	.word	0x08007c9c
 8004bd8:	08007ca4 	.word	0x08007ca4
 8004bdc:	08007ca0 	.word	0x08007ca0
 8004be0:	08007ca8 	.word	0x08007ca8
 8004be4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004be6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004be8:	429a      	cmp	r2, r3
 8004bea:	bfa8      	it	ge
 8004bec:	461a      	movge	r2, r3
 8004bee:	2a00      	cmp	r2, #0
 8004bf0:	4691      	mov	r9, r2
 8004bf2:	dc37      	bgt.n	8004c64 <_printf_float+0x364>
 8004bf4:	f04f 0b00 	mov.w	fp, #0
 8004bf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bfc:	f104 021a 	add.w	r2, r4, #26
 8004c00:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004c04:	ebaa 0309 	sub.w	r3, sl, r9
 8004c08:	455b      	cmp	r3, fp
 8004c0a:	dc33      	bgt.n	8004c74 <_printf_float+0x374>
 8004c0c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c10:	429a      	cmp	r2, r3
 8004c12:	db3b      	blt.n	8004c8c <_printf_float+0x38c>
 8004c14:	6823      	ldr	r3, [r4, #0]
 8004c16:	07da      	lsls	r2, r3, #31
 8004c18:	d438      	bmi.n	8004c8c <_printf_float+0x38c>
 8004c1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c1c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004c1e:	eba3 020a 	sub.w	r2, r3, sl
 8004c22:	eba3 0901 	sub.w	r9, r3, r1
 8004c26:	4591      	cmp	r9, r2
 8004c28:	bfa8      	it	ge
 8004c2a:	4691      	movge	r9, r2
 8004c2c:	f1b9 0f00 	cmp.w	r9, #0
 8004c30:	dc34      	bgt.n	8004c9c <_printf_float+0x39c>
 8004c32:	f04f 0800 	mov.w	r8, #0
 8004c36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c3a:	f104 0a1a 	add.w	sl, r4, #26
 8004c3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c42:	1a9b      	subs	r3, r3, r2
 8004c44:	eba3 0309 	sub.w	r3, r3, r9
 8004c48:	4543      	cmp	r3, r8
 8004c4a:	f77f af7a 	ble.w	8004b42 <_printf_float+0x242>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	4652      	mov	r2, sl
 8004c52:	4631      	mov	r1, r6
 8004c54:	4628      	mov	r0, r5
 8004c56:	47b8      	blx	r7
 8004c58:	3001      	adds	r0, #1
 8004c5a:	f43f aeac 	beq.w	80049b6 <_printf_float+0xb6>
 8004c5e:	f108 0801 	add.w	r8, r8, #1
 8004c62:	e7ec      	b.n	8004c3e <_printf_float+0x33e>
 8004c64:	4613      	mov	r3, r2
 8004c66:	4631      	mov	r1, r6
 8004c68:	4642      	mov	r2, r8
 8004c6a:	4628      	mov	r0, r5
 8004c6c:	47b8      	blx	r7
 8004c6e:	3001      	adds	r0, #1
 8004c70:	d1c0      	bne.n	8004bf4 <_printf_float+0x2f4>
 8004c72:	e6a0      	b.n	80049b6 <_printf_float+0xb6>
 8004c74:	2301      	movs	r3, #1
 8004c76:	4631      	mov	r1, r6
 8004c78:	4628      	mov	r0, r5
 8004c7a:	920b      	str	r2, [sp, #44]	; 0x2c
 8004c7c:	47b8      	blx	r7
 8004c7e:	3001      	adds	r0, #1
 8004c80:	f43f ae99 	beq.w	80049b6 <_printf_float+0xb6>
 8004c84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004c86:	f10b 0b01 	add.w	fp, fp, #1
 8004c8a:	e7b9      	b.n	8004c00 <_printf_float+0x300>
 8004c8c:	4631      	mov	r1, r6
 8004c8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c92:	4628      	mov	r0, r5
 8004c94:	47b8      	blx	r7
 8004c96:	3001      	adds	r0, #1
 8004c98:	d1bf      	bne.n	8004c1a <_printf_float+0x31a>
 8004c9a:	e68c      	b.n	80049b6 <_printf_float+0xb6>
 8004c9c:	464b      	mov	r3, r9
 8004c9e:	4631      	mov	r1, r6
 8004ca0:	4628      	mov	r0, r5
 8004ca2:	eb08 020a 	add.w	r2, r8, sl
 8004ca6:	47b8      	blx	r7
 8004ca8:	3001      	adds	r0, #1
 8004caa:	d1c2      	bne.n	8004c32 <_printf_float+0x332>
 8004cac:	e683      	b.n	80049b6 <_printf_float+0xb6>
 8004cae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004cb0:	2a01      	cmp	r2, #1
 8004cb2:	dc01      	bgt.n	8004cb8 <_printf_float+0x3b8>
 8004cb4:	07db      	lsls	r3, r3, #31
 8004cb6:	d537      	bpl.n	8004d28 <_printf_float+0x428>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	4642      	mov	r2, r8
 8004cbc:	4631      	mov	r1, r6
 8004cbe:	4628      	mov	r0, r5
 8004cc0:	47b8      	blx	r7
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	f43f ae77 	beq.w	80049b6 <_printf_float+0xb6>
 8004cc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ccc:	4631      	mov	r1, r6
 8004cce:	4628      	mov	r0, r5
 8004cd0:	47b8      	blx	r7
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	f43f ae6f 	beq.w	80049b6 <_printf_float+0xb6>
 8004cd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2300      	movs	r3, #0
 8004ce0:	f7fb fece 	bl	8000a80 <__aeabi_dcmpeq>
 8004ce4:	b9d8      	cbnz	r0, 8004d1e <_printf_float+0x41e>
 8004ce6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ce8:	f108 0201 	add.w	r2, r8, #1
 8004cec:	3b01      	subs	r3, #1
 8004cee:	4631      	mov	r1, r6
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	47b8      	blx	r7
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	d10e      	bne.n	8004d16 <_printf_float+0x416>
 8004cf8:	e65d      	b.n	80049b6 <_printf_float+0xb6>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	464a      	mov	r2, r9
 8004cfe:	4631      	mov	r1, r6
 8004d00:	4628      	mov	r0, r5
 8004d02:	47b8      	blx	r7
 8004d04:	3001      	adds	r0, #1
 8004d06:	f43f ae56 	beq.w	80049b6 <_printf_float+0xb6>
 8004d0a:	f108 0801 	add.w	r8, r8, #1
 8004d0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d10:	3b01      	subs	r3, #1
 8004d12:	4543      	cmp	r3, r8
 8004d14:	dcf1      	bgt.n	8004cfa <_printf_float+0x3fa>
 8004d16:	4653      	mov	r3, sl
 8004d18:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d1c:	e6e0      	b.n	8004ae0 <_printf_float+0x1e0>
 8004d1e:	f04f 0800 	mov.w	r8, #0
 8004d22:	f104 091a 	add.w	r9, r4, #26
 8004d26:	e7f2      	b.n	8004d0e <_printf_float+0x40e>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	4642      	mov	r2, r8
 8004d2c:	e7df      	b.n	8004cee <_printf_float+0x3ee>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	464a      	mov	r2, r9
 8004d32:	4631      	mov	r1, r6
 8004d34:	4628      	mov	r0, r5
 8004d36:	47b8      	blx	r7
 8004d38:	3001      	adds	r0, #1
 8004d3a:	f43f ae3c 	beq.w	80049b6 <_printf_float+0xb6>
 8004d3e:	f108 0801 	add.w	r8, r8, #1
 8004d42:	68e3      	ldr	r3, [r4, #12]
 8004d44:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004d46:	1a5b      	subs	r3, r3, r1
 8004d48:	4543      	cmp	r3, r8
 8004d4a:	dcf0      	bgt.n	8004d2e <_printf_float+0x42e>
 8004d4c:	e6fd      	b.n	8004b4a <_printf_float+0x24a>
 8004d4e:	f04f 0800 	mov.w	r8, #0
 8004d52:	f104 0919 	add.w	r9, r4, #25
 8004d56:	e7f4      	b.n	8004d42 <_printf_float+0x442>

08004d58 <_printf_common>:
 8004d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d5c:	4616      	mov	r6, r2
 8004d5e:	4699      	mov	r9, r3
 8004d60:	688a      	ldr	r2, [r1, #8]
 8004d62:	690b      	ldr	r3, [r1, #16]
 8004d64:	4607      	mov	r7, r0
 8004d66:	4293      	cmp	r3, r2
 8004d68:	bfb8      	it	lt
 8004d6a:	4613      	movlt	r3, r2
 8004d6c:	6033      	str	r3, [r6, #0]
 8004d6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d72:	460c      	mov	r4, r1
 8004d74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d78:	b10a      	cbz	r2, 8004d7e <_printf_common+0x26>
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	6033      	str	r3, [r6, #0]
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	0699      	lsls	r1, r3, #26
 8004d82:	bf42      	ittt	mi
 8004d84:	6833      	ldrmi	r3, [r6, #0]
 8004d86:	3302      	addmi	r3, #2
 8004d88:	6033      	strmi	r3, [r6, #0]
 8004d8a:	6825      	ldr	r5, [r4, #0]
 8004d8c:	f015 0506 	ands.w	r5, r5, #6
 8004d90:	d106      	bne.n	8004da0 <_printf_common+0x48>
 8004d92:	f104 0a19 	add.w	sl, r4, #25
 8004d96:	68e3      	ldr	r3, [r4, #12]
 8004d98:	6832      	ldr	r2, [r6, #0]
 8004d9a:	1a9b      	subs	r3, r3, r2
 8004d9c:	42ab      	cmp	r3, r5
 8004d9e:	dc28      	bgt.n	8004df2 <_printf_common+0x9a>
 8004da0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004da4:	1e13      	subs	r3, r2, #0
 8004da6:	6822      	ldr	r2, [r4, #0]
 8004da8:	bf18      	it	ne
 8004daa:	2301      	movne	r3, #1
 8004dac:	0692      	lsls	r2, r2, #26
 8004dae:	d42d      	bmi.n	8004e0c <_printf_common+0xb4>
 8004db0:	4649      	mov	r1, r9
 8004db2:	4638      	mov	r0, r7
 8004db4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004db8:	47c0      	blx	r8
 8004dba:	3001      	adds	r0, #1
 8004dbc:	d020      	beq.n	8004e00 <_printf_common+0xa8>
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	68e5      	ldr	r5, [r4, #12]
 8004dc2:	f003 0306 	and.w	r3, r3, #6
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	bf18      	it	ne
 8004dca:	2500      	movne	r5, #0
 8004dcc:	6832      	ldr	r2, [r6, #0]
 8004dce:	f04f 0600 	mov.w	r6, #0
 8004dd2:	68a3      	ldr	r3, [r4, #8]
 8004dd4:	bf08      	it	eq
 8004dd6:	1aad      	subeq	r5, r5, r2
 8004dd8:	6922      	ldr	r2, [r4, #16]
 8004dda:	bf08      	it	eq
 8004ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004de0:	4293      	cmp	r3, r2
 8004de2:	bfc4      	itt	gt
 8004de4:	1a9b      	subgt	r3, r3, r2
 8004de6:	18ed      	addgt	r5, r5, r3
 8004de8:	341a      	adds	r4, #26
 8004dea:	42b5      	cmp	r5, r6
 8004dec:	d11a      	bne.n	8004e24 <_printf_common+0xcc>
 8004dee:	2000      	movs	r0, #0
 8004df0:	e008      	b.n	8004e04 <_printf_common+0xac>
 8004df2:	2301      	movs	r3, #1
 8004df4:	4652      	mov	r2, sl
 8004df6:	4649      	mov	r1, r9
 8004df8:	4638      	mov	r0, r7
 8004dfa:	47c0      	blx	r8
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	d103      	bne.n	8004e08 <_printf_common+0xb0>
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e08:	3501      	adds	r5, #1
 8004e0a:	e7c4      	b.n	8004d96 <_printf_common+0x3e>
 8004e0c:	2030      	movs	r0, #48	; 0x30
 8004e0e:	18e1      	adds	r1, r4, r3
 8004e10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e1a:	4422      	add	r2, r4
 8004e1c:	3302      	adds	r3, #2
 8004e1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e22:	e7c5      	b.n	8004db0 <_printf_common+0x58>
 8004e24:	2301      	movs	r3, #1
 8004e26:	4622      	mov	r2, r4
 8004e28:	4649      	mov	r1, r9
 8004e2a:	4638      	mov	r0, r7
 8004e2c:	47c0      	blx	r8
 8004e2e:	3001      	adds	r0, #1
 8004e30:	d0e6      	beq.n	8004e00 <_printf_common+0xa8>
 8004e32:	3601      	adds	r6, #1
 8004e34:	e7d9      	b.n	8004dea <_printf_common+0x92>
	...

08004e38 <_printf_i>:
 8004e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e3c:	7e0f      	ldrb	r7, [r1, #24]
 8004e3e:	4691      	mov	r9, r2
 8004e40:	2f78      	cmp	r7, #120	; 0x78
 8004e42:	4680      	mov	r8, r0
 8004e44:	460c      	mov	r4, r1
 8004e46:	469a      	mov	sl, r3
 8004e48:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e4e:	d807      	bhi.n	8004e60 <_printf_i+0x28>
 8004e50:	2f62      	cmp	r7, #98	; 0x62
 8004e52:	d80a      	bhi.n	8004e6a <_printf_i+0x32>
 8004e54:	2f00      	cmp	r7, #0
 8004e56:	f000 80d9 	beq.w	800500c <_printf_i+0x1d4>
 8004e5a:	2f58      	cmp	r7, #88	; 0x58
 8004e5c:	f000 80a4 	beq.w	8004fa8 <_printf_i+0x170>
 8004e60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e68:	e03a      	b.n	8004ee0 <_printf_i+0xa8>
 8004e6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e6e:	2b15      	cmp	r3, #21
 8004e70:	d8f6      	bhi.n	8004e60 <_printf_i+0x28>
 8004e72:	a101      	add	r1, pc, #4	; (adr r1, 8004e78 <_printf_i+0x40>)
 8004e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e78:	08004ed1 	.word	0x08004ed1
 8004e7c:	08004ee5 	.word	0x08004ee5
 8004e80:	08004e61 	.word	0x08004e61
 8004e84:	08004e61 	.word	0x08004e61
 8004e88:	08004e61 	.word	0x08004e61
 8004e8c:	08004e61 	.word	0x08004e61
 8004e90:	08004ee5 	.word	0x08004ee5
 8004e94:	08004e61 	.word	0x08004e61
 8004e98:	08004e61 	.word	0x08004e61
 8004e9c:	08004e61 	.word	0x08004e61
 8004ea0:	08004e61 	.word	0x08004e61
 8004ea4:	08004ff3 	.word	0x08004ff3
 8004ea8:	08004f15 	.word	0x08004f15
 8004eac:	08004fd5 	.word	0x08004fd5
 8004eb0:	08004e61 	.word	0x08004e61
 8004eb4:	08004e61 	.word	0x08004e61
 8004eb8:	08005015 	.word	0x08005015
 8004ebc:	08004e61 	.word	0x08004e61
 8004ec0:	08004f15 	.word	0x08004f15
 8004ec4:	08004e61 	.word	0x08004e61
 8004ec8:	08004e61 	.word	0x08004e61
 8004ecc:	08004fdd 	.word	0x08004fdd
 8004ed0:	682b      	ldr	r3, [r5, #0]
 8004ed2:	1d1a      	adds	r2, r3, #4
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	602a      	str	r2, [r5, #0]
 8004ed8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004edc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e0a4      	b.n	800502e <_printf_i+0x1f6>
 8004ee4:	6820      	ldr	r0, [r4, #0]
 8004ee6:	6829      	ldr	r1, [r5, #0]
 8004ee8:	0606      	lsls	r6, r0, #24
 8004eea:	f101 0304 	add.w	r3, r1, #4
 8004eee:	d50a      	bpl.n	8004f06 <_printf_i+0xce>
 8004ef0:	680e      	ldr	r6, [r1, #0]
 8004ef2:	602b      	str	r3, [r5, #0]
 8004ef4:	2e00      	cmp	r6, #0
 8004ef6:	da03      	bge.n	8004f00 <_printf_i+0xc8>
 8004ef8:	232d      	movs	r3, #45	; 0x2d
 8004efa:	4276      	negs	r6, r6
 8004efc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f00:	230a      	movs	r3, #10
 8004f02:	485e      	ldr	r0, [pc, #376]	; (800507c <_printf_i+0x244>)
 8004f04:	e019      	b.n	8004f3a <_printf_i+0x102>
 8004f06:	680e      	ldr	r6, [r1, #0]
 8004f08:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f0c:	602b      	str	r3, [r5, #0]
 8004f0e:	bf18      	it	ne
 8004f10:	b236      	sxthne	r6, r6
 8004f12:	e7ef      	b.n	8004ef4 <_printf_i+0xbc>
 8004f14:	682b      	ldr	r3, [r5, #0]
 8004f16:	6820      	ldr	r0, [r4, #0]
 8004f18:	1d19      	adds	r1, r3, #4
 8004f1a:	6029      	str	r1, [r5, #0]
 8004f1c:	0601      	lsls	r1, r0, #24
 8004f1e:	d501      	bpl.n	8004f24 <_printf_i+0xec>
 8004f20:	681e      	ldr	r6, [r3, #0]
 8004f22:	e002      	b.n	8004f2a <_printf_i+0xf2>
 8004f24:	0646      	lsls	r6, r0, #25
 8004f26:	d5fb      	bpl.n	8004f20 <_printf_i+0xe8>
 8004f28:	881e      	ldrh	r6, [r3, #0]
 8004f2a:	2f6f      	cmp	r7, #111	; 0x6f
 8004f2c:	bf0c      	ite	eq
 8004f2e:	2308      	moveq	r3, #8
 8004f30:	230a      	movne	r3, #10
 8004f32:	4852      	ldr	r0, [pc, #328]	; (800507c <_printf_i+0x244>)
 8004f34:	2100      	movs	r1, #0
 8004f36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f3a:	6865      	ldr	r5, [r4, #4]
 8004f3c:	2d00      	cmp	r5, #0
 8004f3e:	bfa8      	it	ge
 8004f40:	6821      	ldrge	r1, [r4, #0]
 8004f42:	60a5      	str	r5, [r4, #8]
 8004f44:	bfa4      	itt	ge
 8004f46:	f021 0104 	bicge.w	r1, r1, #4
 8004f4a:	6021      	strge	r1, [r4, #0]
 8004f4c:	b90e      	cbnz	r6, 8004f52 <_printf_i+0x11a>
 8004f4e:	2d00      	cmp	r5, #0
 8004f50:	d04d      	beq.n	8004fee <_printf_i+0x1b6>
 8004f52:	4615      	mov	r5, r2
 8004f54:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f58:	fb03 6711 	mls	r7, r3, r1, r6
 8004f5c:	5dc7      	ldrb	r7, [r0, r7]
 8004f5e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f62:	4637      	mov	r7, r6
 8004f64:	42bb      	cmp	r3, r7
 8004f66:	460e      	mov	r6, r1
 8004f68:	d9f4      	bls.n	8004f54 <_printf_i+0x11c>
 8004f6a:	2b08      	cmp	r3, #8
 8004f6c:	d10b      	bne.n	8004f86 <_printf_i+0x14e>
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	07de      	lsls	r6, r3, #31
 8004f72:	d508      	bpl.n	8004f86 <_printf_i+0x14e>
 8004f74:	6923      	ldr	r3, [r4, #16]
 8004f76:	6861      	ldr	r1, [r4, #4]
 8004f78:	4299      	cmp	r1, r3
 8004f7a:	bfde      	ittt	le
 8004f7c:	2330      	movle	r3, #48	; 0x30
 8004f7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f82:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004f86:	1b52      	subs	r2, r2, r5
 8004f88:	6122      	str	r2, [r4, #16]
 8004f8a:	464b      	mov	r3, r9
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	4640      	mov	r0, r8
 8004f90:	f8cd a000 	str.w	sl, [sp]
 8004f94:	aa03      	add	r2, sp, #12
 8004f96:	f7ff fedf 	bl	8004d58 <_printf_common>
 8004f9a:	3001      	adds	r0, #1
 8004f9c:	d14c      	bne.n	8005038 <_printf_i+0x200>
 8004f9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fa2:	b004      	add	sp, #16
 8004fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa8:	4834      	ldr	r0, [pc, #208]	; (800507c <_printf_i+0x244>)
 8004faa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004fae:	6829      	ldr	r1, [r5, #0]
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	f851 6b04 	ldr.w	r6, [r1], #4
 8004fb6:	6029      	str	r1, [r5, #0]
 8004fb8:	061d      	lsls	r5, r3, #24
 8004fba:	d514      	bpl.n	8004fe6 <_printf_i+0x1ae>
 8004fbc:	07df      	lsls	r7, r3, #31
 8004fbe:	bf44      	itt	mi
 8004fc0:	f043 0320 	orrmi.w	r3, r3, #32
 8004fc4:	6023      	strmi	r3, [r4, #0]
 8004fc6:	b91e      	cbnz	r6, 8004fd0 <_printf_i+0x198>
 8004fc8:	6823      	ldr	r3, [r4, #0]
 8004fca:	f023 0320 	bic.w	r3, r3, #32
 8004fce:	6023      	str	r3, [r4, #0]
 8004fd0:	2310      	movs	r3, #16
 8004fd2:	e7af      	b.n	8004f34 <_printf_i+0xfc>
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	f043 0320 	orr.w	r3, r3, #32
 8004fda:	6023      	str	r3, [r4, #0]
 8004fdc:	2378      	movs	r3, #120	; 0x78
 8004fde:	4828      	ldr	r0, [pc, #160]	; (8005080 <_printf_i+0x248>)
 8004fe0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004fe4:	e7e3      	b.n	8004fae <_printf_i+0x176>
 8004fe6:	0659      	lsls	r1, r3, #25
 8004fe8:	bf48      	it	mi
 8004fea:	b2b6      	uxthmi	r6, r6
 8004fec:	e7e6      	b.n	8004fbc <_printf_i+0x184>
 8004fee:	4615      	mov	r5, r2
 8004ff0:	e7bb      	b.n	8004f6a <_printf_i+0x132>
 8004ff2:	682b      	ldr	r3, [r5, #0]
 8004ff4:	6826      	ldr	r6, [r4, #0]
 8004ff6:	1d18      	adds	r0, r3, #4
 8004ff8:	6961      	ldr	r1, [r4, #20]
 8004ffa:	6028      	str	r0, [r5, #0]
 8004ffc:	0635      	lsls	r5, r6, #24
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	d501      	bpl.n	8005006 <_printf_i+0x1ce>
 8005002:	6019      	str	r1, [r3, #0]
 8005004:	e002      	b.n	800500c <_printf_i+0x1d4>
 8005006:	0670      	lsls	r0, r6, #25
 8005008:	d5fb      	bpl.n	8005002 <_printf_i+0x1ca>
 800500a:	8019      	strh	r1, [r3, #0]
 800500c:	2300      	movs	r3, #0
 800500e:	4615      	mov	r5, r2
 8005010:	6123      	str	r3, [r4, #16]
 8005012:	e7ba      	b.n	8004f8a <_printf_i+0x152>
 8005014:	682b      	ldr	r3, [r5, #0]
 8005016:	2100      	movs	r1, #0
 8005018:	1d1a      	adds	r2, r3, #4
 800501a:	602a      	str	r2, [r5, #0]
 800501c:	681d      	ldr	r5, [r3, #0]
 800501e:	6862      	ldr	r2, [r4, #4]
 8005020:	4628      	mov	r0, r5
 8005022:	f000 fed7 	bl	8005dd4 <memchr>
 8005026:	b108      	cbz	r0, 800502c <_printf_i+0x1f4>
 8005028:	1b40      	subs	r0, r0, r5
 800502a:	6060      	str	r0, [r4, #4]
 800502c:	6863      	ldr	r3, [r4, #4]
 800502e:	6123      	str	r3, [r4, #16]
 8005030:	2300      	movs	r3, #0
 8005032:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005036:	e7a8      	b.n	8004f8a <_printf_i+0x152>
 8005038:	462a      	mov	r2, r5
 800503a:	4649      	mov	r1, r9
 800503c:	4640      	mov	r0, r8
 800503e:	6923      	ldr	r3, [r4, #16]
 8005040:	47d0      	blx	sl
 8005042:	3001      	adds	r0, #1
 8005044:	d0ab      	beq.n	8004f9e <_printf_i+0x166>
 8005046:	6823      	ldr	r3, [r4, #0]
 8005048:	079b      	lsls	r3, r3, #30
 800504a:	d413      	bmi.n	8005074 <_printf_i+0x23c>
 800504c:	68e0      	ldr	r0, [r4, #12]
 800504e:	9b03      	ldr	r3, [sp, #12]
 8005050:	4298      	cmp	r0, r3
 8005052:	bfb8      	it	lt
 8005054:	4618      	movlt	r0, r3
 8005056:	e7a4      	b.n	8004fa2 <_printf_i+0x16a>
 8005058:	2301      	movs	r3, #1
 800505a:	4632      	mov	r2, r6
 800505c:	4649      	mov	r1, r9
 800505e:	4640      	mov	r0, r8
 8005060:	47d0      	blx	sl
 8005062:	3001      	adds	r0, #1
 8005064:	d09b      	beq.n	8004f9e <_printf_i+0x166>
 8005066:	3501      	adds	r5, #1
 8005068:	68e3      	ldr	r3, [r4, #12]
 800506a:	9903      	ldr	r1, [sp, #12]
 800506c:	1a5b      	subs	r3, r3, r1
 800506e:	42ab      	cmp	r3, r5
 8005070:	dcf2      	bgt.n	8005058 <_printf_i+0x220>
 8005072:	e7eb      	b.n	800504c <_printf_i+0x214>
 8005074:	2500      	movs	r5, #0
 8005076:	f104 0619 	add.w	r6, r4, #25
 800507a:	e7f5      	b.n	8005068 <_printf_i+0x230>
 800507c:	08007caa 	.word	0x08007caa
 8005080:	08007cbb 	.word	0x08007cbb

08005084 <siprintf>:
 8005084:	b40e      	push	{r1, r2, r3}
 8005086:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800508a:	b500      	push	{lr}
 800508c:	b09c      	sub	sp, #112	; 0x70
 800508e:	ab1d      	add	r3, sp, #116	; 0x74
 8005090:	9002      	str	r0, [sp, #8]
 8005092:	9006      	str	r0, [sp, #24]
 8005094:	9107      	str	r1, [sp, #28]
 8005096:	9104      	str	r1, [sp, #16]
 8005098:	4808      	ldr	r0, [pc, #32]	; (80050bc <siprintf+0x38>)
 800509a:	4909      	ldr	r1, [pc, #36]	; (80050c0 <siprintf+0x3c>)
 800509c:	f853 2b04 	ldr.w	r2, [r3], #4
 80050a0:	9105      	str	r1, [sp, #20]
 80050a2:	6800      	ldr	r0, [r0, #0]
 80050a4:	a902      	add	r1, sp, #8
 80050a6:	9301      	str	r3, [sp, #4]
 80050a8:	f001 fb7e 	bl	80067a8 <_svfiprintf_r>
 80050ac:	2200      	movs	r2, #0
 80050ae:	9b02      	ldr	r3, [sp, #8]
 80050b0:	701a      	strb	r2, [r3, #0]
 80050b2:	b01c      	add	sp, #112	; 0x70
 80050b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050b8:	b003      	add	sp, #12
 80050ba:	4770      	bx	lr
 80050bc:	20000040 	.word	0x20000040
 80050c0:	ffff0208 	.word	0xffff0208

080050c4 <quorem>:
 80050c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050c8:	6903      	ldr	r3, [r0, #16]
 80050ca:	690c      	ldr	r4, [r1, #16]
 80050cc:	4607      	mov	r7, r0
 80050ce:	42a3      	cmp	r3, r4
 80050d0:	f2c0 8082 	blt.w	80051d8 <quorem+0x114>
 80050d4:	3c01      	subs	r4, #1
 80050d6:	f100 0514 	add.w	r5, r0, #20
 80050da:	f101 0814 	add.w	r8, r1, #20
 80050de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050e2:	9301      	str	r3, [sp, #4]
 80050e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80050e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050ec:	3301      	adds	r3, #1
 80050ee:	429a      	cmp	r2, r3
 80050f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80050f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80050f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80050fc:	d331      	bcc.n	8005162 <quorem+0x9e>
 80050fe:	f04f 0e00 	mov.w	lr, #0
 8005102:	4640      	mov	r0, r8
 8005104:	46ac      	mov	ip, r5
 8005106:	46f2      	mov	sl, lr
 8005108:	f850 2b04 	ldr.w	r2, [r0], #4
 800510c:	b293      	uxth	r3, r2
 800510e:	fb06 e303 	mla	r3, r6, r3, lr
 8005112:	0c12      	lsrs	r2, r2, #16
 8005114:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005118:	b29b      	uxth	r3, r3
 800511a:	fb06 e202 	mla	r2, r6, r2, lr
 800511e:	ebaa 0303 	sub.w	r3, sl, r3
 8005122:	f8dc a000 	ldr.w	sl, [ip]
 8005126:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800512a:	fa1f fa8a 	uxth.w	sl, sl
 800512e:	4453      	add	r3, sl
 8005130:	f8dc a000 	ldr.w	sl, [ip]
 8005134:	b292      	uxth	r2, r2
 8005136:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800513a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800513e:	b29b      	uxth	r3, r3
 8005140:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005144:	4581      	cmp	r9, r0
 8005146:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800514a:	f84c 3b04 	str.w	r3, [ip], #4
 800514e:	d2db      	bcs.n	8005108 <quorem+0x44>
 8005150:	f855 300b 	ldr.w	r3, [r5, fp]
 8005154:	b92b      	cbnz	r3, 8005162 <quorem+0x9e>
 8005156:	9b01      	ldr	r3, [sp, #4]
 8005158:	3b04      	subs	r3, #4
 800515a:	429d      	cmp	r5, r3
 800515c:	461a      	mov	r2, r3
 800515e:	d32f      	bcc.n	80051c0 <quorem+0xfc>
 8005160:	613c      	str	r4, [r7, #16]
 8005162:	4638      	mov	r0, r7
 8005164:	f001 f8d0 	bl	8006308 <__mcmp>
 8005168:	2800      	cmp	r0, #0
 800516a:	db25      	blt.n	80051b8 <quorem+0xf4>
 800516c:	4628      	mov	r0, r5
 800516e:	f04f 0c00 	mov.w	ip, #0
 8005172:	3601      	adds	r6, #1
 8005174:	f858 1b04 	ldr.w	r1, [r8], #4
 8005178:	f8d0 e000 	ldr.w	lr, [r0]
 800517c:	b28b      	uxth	r3, r1
 800517e:	ebac 0303 	sub.w	r3, ip, r3
 8005182:	fa1f f28e 	uxth.w	r2, lr
 8005186:	4413      	add	r3, r2
 8005188:	0c0a      	lsrs	r2, r1, #16
 800518a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800518e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005192:	b29b      	uxth	r3, r3
 8005194:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005198:	45c1      	cmp	r9, r8
 800519a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800519e:	f840 3b04 	str.w	r3, [r0], #4
 80051a2:	d2e7      	bcs.n	8005174 <quorem+0xb0>
 80051a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051ac:	b922      	cbnz	r2, 80051b8 <quorem+0xf4>
 80051ae:	3b04      	subs	r3, #4
 80051b0:	429d      	cmp	r5, r3
 80051b2:	461a      	mov	r2, r3
 80051b4:	d30a      	bcc.n	80051cc <quorem+0x108>
 80051b6:	613c      	str	r4, [r7, #16]
 80051b8:	4630      	mov	r0, r6
 80051ba:	b003      	add	sp, #12
 80051bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051c0:	6812      	ldr	r2, [r2, #0]
 80051c2:	3b04      	subs	r3, #4
 80051c4:	2a00      	cmp	r2, #0
 80051c6:	d1cb      	bne.n	8005160 <quorem+0x9c>
 80051c8:	3c01      	subs	r4, #1
 80051ca:	e7c6      	b.n	800515a <quorem+0x96>
 80051cc:	6812      	ldr	r2, [r2, #0]
 80051ce:	3b04      	subs	r3, #4
 80051d0:	2a00      	cmp	r2, #0
 80051d2:	d1f0      	bne.n	80051b6 <quorem+0xf2>
 80051d4:	3c01      	subs	r4, #1
 80051d6:	e7eb      	b.n	80051b0 <quorem+0xec>
 80051d8:	2000      	movs	r0, #0
 80051da:	e7ee      	b.n	80051ba <quorem+0xf6>
 80051dc:	0000      	movs	r0, r0
	...

080051e0 <_dtoa_r>:
 80051e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051e4:	4616      	mov	r6, r2
 80051e6:	461f      	mov	r7, r3
 80051e8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80051ea:	b099      	sub	sp, #100	; 0x64
 80051ec:	4605      	mov	r5, r0
 80051ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80051f2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80051f6:	b974      	cbnz	r4, 8005216 <_dtoa_r+0x36>
 80051f8:	2010      	movs	r0, #16
 80051fa:	f000 fde3 	bl	8005dc4 <malloc>
 80051fe:	4602      	mov	r2, r0
 8005200:	6268      	str	r0, [r5, #36]	; 0x24
 8005202:	b920      	cbnz	r0, 800520e <_dtoa_r+0x2e>
 8005204:	21ea      	movs	r1, #234	; 0xea
 8005206:	4ba8      	ldr	r3, [pc, #672]	; (80054a8 <_dtoa_r+0x2c8>)
 8005208:	48a8      	ldr	r0, [pc, #672]	; (80054ac <_dtoa_r+0x2cc>)
 800520a:	f001 fbdd 	bl	80069c8 <__assert_func>
 800520e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005212:	6004      	str	r4, [r0, #0]
 8005214:	60c4      	str	r4, [r0, #12]
 8005216:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	b151      	cbz	r1, 8005232 <_dtoa_r+0x52>
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	2301      	movs	r3, #1
 8005220:	4093      	lsls	r3, r2
 8005222:	604a      	str	r2, [r1, #4]
 8005224:	608b      	str	r3, [r1, #8]
 8005226:	4628      	mov	r0, r5
 8005228:	f000 fe30 	bl	8005e8c <_Bfree>
 800522c:	2200      	movs	r2, #0
 800522e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	1e3b      	subs	r3, r7, #0
 8005234:	bfaf      	iteee	ge
 8005236:	2300      	movge	r3, #0
 8005238:	2201      	movlt	r2, #1
 800523a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800523e:	9305      	strlt	r3, [sp, #20]
 8005240:	bfa8      	it	ge
 8005242:	f8c8 3000 	strge.w	r3, [r8]
 8005246:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800524a:	4b99      	ldr	r3, [pc, #612]	; (80054b0 <_dtoa_r+0x2d0>)
 800524c:	bfb8      	it	lt
 800524e:	f8c8 2000 	strlt.w	r2, [r8]
 8005252:	ea33 0309 	bics.w	r3, r3, r9
 8005256:	d119      	bne.n	800528c <_dtoa_r+0xac>
 8005258:	f242 730f 	movw	r3, #9999	; 0x270f
 800525c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800525e:	6013      	str	r3, [r2, #0]
 8005260:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005264:	4333      	orrs	r3, r6
 8005266:	f000 857f 	beq.w	8005d68 <_dtoa_r+0xb88>
 800526a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800526c:	b953      	cbnz	r3, 8005284 <_dtoa_r+0xa4>
 800526e:	4b91      	ldr	r3, [pc, #580]	; (80054b4 <_dtoa_r+0x2d4>)
 8005270:	e022      	b.n	80052b8 <_dtoa_r+0xd8>
 8005272:	4b91      	ldr	r3, [pc, #580]	; (80054b8 <_dtoa_r+0x2d8>)
 8005274:	9303      	str	r3, [sp, #12]
 8005276:	3308      	adds	r3, #8
 8005278:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800527a:	6013      	str	r3, [r2, #0]
 800527c:	9803      	ldr	r0, [sp, #12]
 800527e:	b019      	add	sp, #100	; 0x64
 8005280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005284:	4b8b      	ldr	r3, [pc, #556]	; (80054b4 <_dtoa_r+0x2d4>)
 8005286:	9303      	str	r3, [sp, #12]
 8005288:	3303      	adds	r3, #3
 800528a:	e7f5      	b.n	8005278 <_dtoa_r+0x98>
 800528c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005290:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005294:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005298:	2200      	movs	r2, #0
 800529a:	2300      	movs	r3, #0
 800529c:	f7fb fbf0 	bl	8000a80 <__aeabi_dcmpeq>
 80052a0:	4680      	mov	r8, r0
 80052a2:	b158      	cbz	r0, 80052bc <_dtoa_r+0xdc>
 80052a4:	2301      	movs	r3, #1
 80052a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80052a8:	6013      	str	r3, [r2, #0]
 80052aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 8558 	beq.w	8005d62 <_dtoa_r+0xb82>
 80052b2:	4882      	ldr	r0, [pc, #520]	; (80054bc <_dtoa_r+0x2dc>)
 80052b4:	6018      	str	r0, [r3, #0]
 80052b6:	1e43      	subs	r3, r0, #1
 80052b8:	9303      	str	r3, [sp, #12]
 80052ba:	e7df      	b.n	800527c <_dtoa_r+0x9c>
 80052bc:	ab16      	add	r3, sp, #88	; 0x58
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	ab17      	add	r3, sp, #92	; 0x5c
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	4628      	mov	r0, r5
 80052c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80052ca:	f001 f8c5 	bl	8006458 <__d2b>
 80052ce:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80052d2:	4683      	mov	fp, r0
 80052d4:	2c00      	cmp	r4, #0
 80052d6:	d07f      	beq.n	80053d8 <_dtoa_r+0x1f8>
 80052d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052de:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80052e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052e6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80052ea:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80052ee:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80052f2:	2200      	movs	r2, #0
 80052f4:	4b72      	ldr	r3, [pc, #456]	; (80054c0 <_dtoa_r+0x2e0>)
 80052f6:	f7fa ffa3 	bl	8000240 <__aeabi_dsub>
 80052fa:	a365      	add	r3, pc, #404	; (adr r3, 8005490 <_dtoa_r+0x2b0>)
 80052fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005300:	f7fb f956 	bl	80005b0 <__aeabi_dmul>
 8005304:	a364      	add	r3, pc, #400	; (adr r3, 8005498 <_dtoa_r+0x2b8>)
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f7fa ff9b 	bl	8000244 <__adddf3>
 800530e:	4606      	mov	r6, r0
 8005310:	4620      	mov	r0, r4
 8005312:	460f      	mov	r7, r1
 8005314:	f7fb f8e2 	bl	80004dc <__aeabi_i2d>
 8005318:	a361      	add	r3, pc, #388	; (adr r3, 80054a0 <_dtoa_r+0x2c0>)
 800531a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531e:	f7fb f947 	bl	80005b0 <__aeabi_dmul>
 8005322:	4602      	mov	r2, r0
 8005324:	460b      	mov	r3, r1
 8005326:	4630      	mov	r0, r6
 8005328:	4639      	mov	r1, r7
 800532a:	f7fa ff8b 	bl	8000244 <__adddf3>
 800532e:	4606      	mov	r6, r0
 8005330:	460f      	mov	r7, r1
 8005332:	f7fb fbed 	bl	8000b10 <__aeabi_d2iz>
 8005336:	2200      	movs	r2, #0
 8005338:	4682      	mov	sl, r0
 800533a:	2300      	movs	r3, #0
 800533c:	4630      	mov	r0, r6
 800533e:	4639      	mov	r1, r7
 8005340:	f7fb fba8 	bl	8000a94 <__aeabi_dcmplt>
 8005344:	b148      	cbz	r0, 800535a <_dtoa_r+0x17a>
 8005346:	4650      	mov	r0, sl
 8005348:	f7fb f8c8 	bl	80004dc <__aeabi_i2d>
 800534c:	4632      	mov	r2, r6
 800534e:	463b      	mov	r3, r7
 8005350:	f7fb fb96 	bl	8000a80 <__aeabi_dcmpeq>
 8005354:	b908      	cbnz	r0, 800535a <_dtoa_r+0x17a>
 8005356:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800535a:	f1ba 0f16 	cmp.w	sl, #22
 800535e:	d858      	bhi.n	8005412 <_dtoa_r+0x232>
 8005360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005364:	4b57      	ldr	r3, [pc, #348]	; (80054c4 <_dtoa_r+0x2e4>)
 8005366:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800536a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536e:	f7fb fb91 	bl	8000a94 <__aeabi_dcmplt>
 8005372:	2800      	cmp	r0, #0
 8005374:	d04f      	beq.n	8005416 <_dtoa_r+0x236>
 8005376:	2300      	movs	r3, #0
 8005378:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800537c:	930f      	str	r3, [sp, #60]	; 0x3c
 800537e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005380:	1b1c      	subs	r4, r3, r4
 8005382:	1e63      	subs	r3, r4, #1
 8005384:	9309      	str	r3, [sp, #36]	; 0x24
 8005386:	bf49      	itett	mi
 8005388:	f1c4 0301 	rsbmi	r3, r4, #1
 800538c:	2300      	movpl	r3, #0
 800538e:	9306      	strmi	r3, [sp, #24]
 8005390:	2300      	movmi	r3, #0
 8005392:	bf54      	ite	pl
 8005394:	9306      	strpl	r3, [sp, #24]
 8005396:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005398:	f1ba 0f00 	cmp.w	sl, #0
 800539c:	db3d      	blt.n	800541a <_dtoa_r+0x23a>
 800539e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053a0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80053a4:	4453      	add	r3, sl
 80053a6:	9309      	str	r3, [sp, #36]	; 0x24
 80053a8:	2300      	movs	r3, #0
 80053aa:	930a      	str	r3, [sp, #40]	; 0x28
 80053ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053ae:	2b09      	cmp	r3, #9
 80053b0:	f200 808c 	bhi.w	80054cc <_dtoa_r+0x2ec>
 80053b4:	2b05      	cmp	r3, #5
 80053b6:	bfc4      	itt	gt
 80053b8:	3b04      	subgt	r3, #4
 80053ba:	9322      	strgt	r3, [sp, #136]	; 0x88
 80053bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053be:	bfc8      	it	gt
 80053c0:	2400      	movgt	r4, #0
 80053c2:	f1a3 0302 	sub.w	r3, r3, #2
 80053c6:	bfd8      	it	le
 80053c8:	2401      	movle	r4, #1
 80053ca:	2b03      	cmp	r3, #3
 80053cc:	f200 808a 	bhi.w	80054e4 <_dtoa_r+0x304>
 80053d0:	e8df f003 	tbb	[pc, r3]
 80053d4:	5b4d4f2d 	.word	0x5b4d4f2d
 80053d8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80053dc:	441c      	add	r4, r3
 80053de:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80053e2:	2b20      	cmp	r3, #32
 80053e4:	bfc3      	ittte	gt
 80053e6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80053ea:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80053ee:	fa09 f303 	lslgt.w	r3, r9, r3
 80053f2:	f1c3 0320 	rsble	r3, r3, #32
 80053f6:	bfc6      	itte	gt
 80053f8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80053fc:	4318      	orrgt	r0, r3
 80053fe:	fa06 f003 	lslle.w	r0, r6, r3
 8005402:	f7fb f85b 	bl	80004bc <__aeabi_ui2d>
 8005406:	2301      	movs	r3, #1
 8005408:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800540c:	3c01      	subs	r4, #1
 800540e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005410:	e76f      	b.n	80052f2 <_dtoa_r+0x112>
 8005412:	2301      	movs	r3, #1
 8005414:	e7b2      	b.n	800537c <_dtoa_r+0x19c>
 8005416:	900f      	str	r0, [sp, #60]	; 0x3c
 8005418:	e7b1      	b.n	800537e <_dtoa_r+0x19e>
 800541a:	9b06      	ldr	r3, [sp, #24]
 800541c:	eba3 030a 	sub.w	r3, r3, sl
 8005420:	9306      	str	r3, [sp, #24]
 8005422:	f1ca 0300 	rsb	r3, sl, #0
 8005426:	930a      	str	r3, [sp, #40]	; 0x28
 8005428:	2300      	movs	r3, #0
 800542a:	930e      	str	r3, [sp, #56]	; 0x38
 800542c:	e7be      	b.n	80053ac <_dtoa_r+0x1cc>
 800542e:	2300      	movs	r3, #0
 8005430:	930b      	str	r3, [sp, #44]	; 0x2c
 8005432:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005434:	2b00      	cmp	r3, #0
 8005436:	dc58      	bgt.n	80054ea <_dtoa_r+0x30a>
 8005438:	f04f 0901 	mov.w	r9, #1
 800543c:	464b      	mov	r3, r9
 800543e:	f8cd 9020 	str.w	r9, [sp, #32]
 8005442:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005446:	2200      	movs	r2, #0
 8005448:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800544a:	6042      	str	r2, [r0, #4]
 800544c:	2204      	movs	r2, #4
 800544e:	f102 0614 	add.w	r6, r2, #20
 8005452:	429e      	cmp	r6, r3
 8005454:	6841      	ldr	r1, [r0, #4]
 8005456:	d94e      	bls.n	80054f6 <_dtoa_r+0x316>
 8005458:	4628      	mov	r0, r5
 800545a:	f000 fcd7 	bl	8005e0c <_Balloc>
 800545e:	9003      	str	r0, [sp, #12]
 8005460:	2800      	cmp	r0, #0
 8005462:	d14c      	bne.n	80054fe <_dtoa_r+0x31e>
 8005464:	4602      	mov	r2, r0
 8005466:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800546a:	4b17      	ldr	r3, [pc, #92]	; (80054c8 <_dtoa_r+0x2e8>)
 800546c:	e6cc      	b.n	8005208 <_dtoa_r+0x28>
 800546e:	2301      	movs	r3, #1
 8005470:	e7de      	b.n	8005430 <_dtoa_r+0x250>
 8005472:	2300      	movs	r3, #0
 8005474:	930b      	str	r3, [sp, #44]	; 0x2c
 8005476:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005478:	eb0a 0903 	add.w	r9, sl, r3
 800547c:	f109 0301 	add.w	r3, r9, #1
 8005480:	2b01      	cmp	r3, #1
 8005482:	9308      	str	r3, [sp, #32]
 8005484:	bfb8      	it	lt
 8005486:	2301      	movlt	r3, #1
 8005488:	e7dd      	b.n	8005446 <_dtoa_r+0x266>
 800548a:	2301      	movs	r3, #1
 800548c:	e7f2      	b.n	8005474 <_dtoa_r+0x294>
 800548e:	bf00      	nop
 8005490:	636f4361 	.word	0x636f4361
 8005494:	3fd287a7 	.word	0x3fd287a7
 8005498:	8b60c8b3 	.word	0x8b60c8b3
 800549c:	3fc68a28 	.word	0x3fc68a28
 80054a0:	509f79fb 	.word	0x509f79fb
 80054a4:	3fd34413 	.word	0x3fd34413
 80054a8:	08007cd9 	.word	0x08007cd9
 80054ac:	08007cf0 	.word	0x08007cf0
 80054b0:	7ff00000 	.word	0x7ff00000
 80054b4:	08007cd5 	.word	0x08007cd5
 80054b8:	08007ccc 	.word	0x08007ccc
 80054bc:	08007ca9 	.word	0x08007ca9
 80054c0:	3ff80000 	.word	0x3ff80000
 80054c4:	08007de0 	.word	0x08007de0
 80054c8:	08007d4b 	.word	0x08007d4b
 80054cc:	2401      	movs	r4, #1
 80054ce:	2300      	movs	r3, #0
 80054d0:	940b      	str	r4, [sp, #44]	; 0x2c
 80054d2:	9322      	str	r3, [sp, #136]	; 0x88
 80054d4:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80054d8:	2200      	movs	r2, #0
 80054da:	2312      	movs	r3, #18
 80054dc:	f8cd 9020 	str.w	r9, [sp, #32]
 80054e0:	9223      	str	r2, [sp, #140]	; 0x8c
 80054e2:	e7b0      	b.n	8005446 <_dtoa_r+0x266>
 80054e4:	2301      	movs	r3, #1
 80054e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80054e8:	e7f4      	b.n	80054d4 <_dtoa_r+0x2f4>
 80054ea:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80054ee:	464b      	mov	r3, r9
 80054f0:	f8cd 9020 	str.w	r9, [sp, #32]
 80054f4:	e7a7      	b.n	8005446 <_dtoa_r+0x266>
 80054f6:	3101      	adds	r1, #1
 80054f8:	6041      	str	r1, [r0, #4]
 80054fa:	0052      	lsls	r2, r2, #1
 80054fc:	e7a7      	b.n	800544e <_dtoa_r+0x26e>
 80054fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005500:	9a03      	ldr	r2, [sp, #12]
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	9b08      	ldr	r3, [sp, #32]
 8005506:	2b0e      	cmp	r3, #14
 8005508:	f200 80a8 	bhi.w	800565c <_dtoa_r+0x47c>
 800550c:	2c00      	cmp	r4, #0
 800550e:	f000 80a5 	beq.w	800565c <_dtoa_r+0x47c>
 8005512:	f1ba 0f00 	cmp.w	sl, #0
 8005516:	dd34      	ble.n	8005582 <_dtoa_r+0x3a2>
 8005518:	4a9a      	ldr	r2, [pc, #616]	; (8005784 <_dtoa_r+0x5a4>)
 800551a:	f00a 030f 	and.w	r3, sl, #15
 800551e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005522:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005526:	e9d3 3400 	ldrd	r3, r4, [r3]
 800552a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800552e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005532:	d016      	beq.n	8005562 <_dtoa_r+0x382>
 8005534:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005538:	4b93      	ldr	r3, [pc, #588]	; (8005788 <_dtoa_r+0x5a8>)
 800553a:	2703      	movs	r7, #3
 800553c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005540:	f7fb f960 	bl	8000804 <__aeabi_ddiv>
 8005544:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005548:	f004 040f 	and.w	r4, r4, #15
 800554c:	4e8e      	ldr	r6, [pc, #568]	; (8005788 <_dtoa_r+0x5a8>)
 800554e:	b954      	cbnz	r4, 8005566 <_dtoa_r+0x386>
 8005550:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005558:	f7fb f954 	bl	8000804 <__aeabi_ddiv>
 800555c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005560:	e029      	b.n	80055b6 <_dtoa_r+0x3d6>
 8005562:	2702      	movs	r7, #2
 8005564:	e7f2      	b.n	800554c <_dtoa_r+0x36c>
 8005566:	07e1      	lsls	r1, r4, #31
 8005568:	d508      	bpl.n	800557c <_dtoa_r+0x39c>
 800556a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800556e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005572:	f7fb f81d 	bl	80005b0 <__aeabi_dmul>
 8005576:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800557a:	3701      	adds	r7, #1
 800557c:	1064      	asrs	r4, r4, #1
 800557e:	3608      	adds	r6, #8
 8005580:	e7e5      	b.n	800554e <_dtoa_r+0x36e>
 8005582:	f000 80a5 	beq.w	80056d0 <_dtoa_r+0x4f0>
 8005586:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800558a:	f1ca 0400 	rsb	r4, sl, #0
 800558e:	4b7d      	ldr	r3, [pc, #500]	; (8005784 <_dtoa_r+0x5a4>)
 8005590:	f004 020f 	and.w	r2, r4, #15
 8005594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559c:	f7fb f808 	bl	80005b0 <__aeabi_dmul>
 80055a0:	2702      	movs	r7, #2
 80055a2:	2300      	movs	r3, #0
 80055a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055a8:	4e77      	ldr	r6, [pc, #476]	; (8005788 <_dtoa_r+0x5a8>)
 80055aa:	1124      	asrs	r4, r4, #4
 80055ac:	2c00      	cmp	r4, #0
 80055ae:	f040 8084 	bne.w	80056ba <_dtoa_r+0x4da>
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1d2      	bne.n	800555c <_dtoa_r+0x37c>
 80055b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 808b 	beq.w	80056d4 <_dtoa_r+0x4f4>
 80055be:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80055c2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80055c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055ca:	2200      	movs	r2, #0
 80055cc:	4b6f      	ldr	r3, [pc, #444]	; (800578c <_dtoa_r+0x5ac>)
 80055ce:	f7fb fa61 	bl	8000a94 <__aeabi_dcmplt>
 80055d2:	2800      	cmp	r0, #0
 80055d4:	d07e      	beq.n	80056d4 <_dtoa_r+0x4f4>
 80055d6:	9b08      	ldr	r3, [sp, #32]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d07b      	beq.n	80056d4 <_dtoa_r+0x4f4>
 80055dc:	f1b9 0f00 	cmp.w	r9, #0
 80055e0:	dd38      	ble.n	8005654 <_dtoa_r+0x474>
 80055e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055e6:	2200      	movs	r2, #0
 80055e8:	4b69      	ldr	r3, [pc, #420]	; (8005790 <_dtoa_r+0x5b0>)
 80055ea:	f7fa ffe1 	bl	80005b0 <__aeabi_dmul>
 80055ee:	464c      	mov	r4, r9
 80055f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055f4:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 80055f8:	3701      	adds	r7, #1
 80055fa:	4638      	mov	r0, r7
 80055fc:	f7fa ff6e 	bl	80004dc <__aeabi_i2d>
 8005600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005604:	f7fa ffd4 	bl	80005b0 <__aeabi_dmul>
 8005608:	2200      	movs	r2, #0
 800560a:	4b62      	ldr	r3, [pc, #392]	; (8005794 <_dtoa_r+0x5b4>)
 800560c:	f7fa fe1a 	bl	8000244 <__adddf3>
 8005610:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005614:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005618:	9611      	str	r6, [sp, #68]	; 0x44
 800561a:	2c00      	cmp	r4, #0
 800561c:	d15d      	bne.n	80056da <_dtoa_r+0x4fa>
 800561e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005622:	2200      	movs	r2, #0
 8005624:	4b5c      	ldr	r3, [pc, #368]	; (8005798 <_dtoa_r+0x5b8>)
 8005626:	f7fa fe0b 	bl	8000240 <__aeabi_dsub>
 800562a:	4602      	mov	r2, r0
 800562c:	460b      	mov	r3, r1
 800562e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005632:	4633      	mov	r3, r6
 8005634:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005636:	f7fb fa4b 	bl	8000ad0 <__aeabi_dcmpgt>
 800563a:	2800      	cmp	r0, #0
 800563c:	f040 829c 	bne.w	8005b78 <_dtoa_r+0x998>
 8005640:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005644:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005646:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800564a:	f7fb fa23 	bl	8000a94 <__aeabi_dcmplt>
 800564e:	2800      	cmp	r0, #0
 8005650:	f040 8290 	bne.w	8005b74 <_dtoa_r+0x994>
 8005654:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005658:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800565c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800565e:	2b00      	cmp	r3, #0
 8005660:	f2c0 8152 	blt.w	8005908 <_dtoa_r+0x728>
 8005664:	f1ba 0f0e 	cmp.w	sl, #14
 8005668:	f300 814e 	bgt.w	8005908 <_dtoa_r+0x728>
 800566c:	4b45      	ldr	r3, [pc, #276]	; (8005784 <_dtoa_r+0x5a4>)
 800566e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005672:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005676:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800567a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800567c:	2b00      	cmp	r3, #0
 800567e:	f280 80db 	bge.w	8005838 <_dtoa_r+0x658>
 8005682:	9b08      	ldr	r3, [sp, #32]
 8005684:	2b00      	cmp	r3, #0
 8005686:	f300 80d7 	bgt.w	8005838 <_dtoa_r+0x658>
 800568a:	f040 8272 	bne.w	8005b72 <_dtoa_r+0x992>
 800568e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005692:	2200      	movs	r2, #0
 8005694:	4b40      	ldr	r3, [pc, #256]	; (8005798 <_dtoa_r+0x5b8>)
 8005696:	f7fa ff8b 	bl	80005b0 <__aeabi_dmul>
 800569a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800569e:	f7fb fa0d 	bl	8000abc <__aeabi_dcmpge>
 80056a2:	9c08      	ldr	r4, [sp, #32]
 80056a4:	4626      	mov	r6, r4
 80056a6:	2800      	cmp	r0, #0
 80056a8:	f040 8248 	bne.w	8005b3c <_dtoa_r+0x95c>
 80056ac:	2331      	movs	r3, #49	; 0x31
 80056ae:	9f03      	ldr	r7, [sp, #12]
 80056b0:	f10a 0a01 	add.w	sl, sl, #1
 80056b4:	f807 3b01 	strb.w	r3, [r7], #1
 80056b8:	e244      	b.n	8005b44 <_dtoa_r+0x964>
 80056ba:	07e2      	lsls	r2, r4, #31
 80056bc:	d505      	bpl.n	80056ca <_dtoa_r+0x4ea>
 80056be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80056c2:	f7fa ff75 	bl	80005b0 <__aeabi_dmul>
 80056c6:	2301      	movs	r3, #1
 80056c8:	3701      	adds	r7, #1
 80056ca:	1064      	asrs	r4, r4, #1
 80056cc:	3608      	adds	r6, #8
 80056ce:	e76d      	b.n	80055ac <_dtoa_r+0x3cc>
 80056d0:	2702      	movs	r7, #2
 80056d2:	e770      	b.n	80055b6 <_dtoa_r+0x3d6>
 80056d4:	46d0      	mov	r8, sl
 80056d6:	9c08      	ldr	r4, [sp, #32]
 80056d8:	e78f      	b.n	80055fa <_dtoa_r+0x41a>
 80056da:	9903      	ldr	r1, [sp, #12]
 80056dc:	4b29      	ldr	r3, [pc, #164]	; (8005784 <_dtoa_r+0x5a4>)
 80056de:	4421      	add	r1, r4
 80056e0:	9112      	str	r1, [sp, #72]	; 0x48
 80056e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80056e8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80056ec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80056f0:	2900      	cmp	r1, #0
 80056f2:	d055      	beq.n	80057a0 <_dtoa_r+0x5c0>
 80056f4:	2000      	movs	r0, #0
 80056f6:	4929      	ldr	r1, [pc, #164]	; (800579c <_dtoa_r+0x5bc>)
 80056f8:	f7fb f884 	bl	8000804 <__aeabi_ddiv>
 80056fc:	463b      	mov	r3, r7
 80056fe:	4632      	mov	r2, r6
 8005700:	f7fa fd9e 	bl	8000240 <__aeabi_dsub>
 8005704:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005708:	9f03      	ldr	r7, [sp, #12]
 800570a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800570e:	f7fb f9ff 	bl	8000b10 <__aeabi_d2iz>
 8005712:	4604      	mov	r4, r0
 8005714:	f7fa fee2 	bl	80004dc <__aeabi_i2d>
 8005718:	4602      	mov	r2, r0
 800571a:	460b      	mov	r3, r1
 800571c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005720:	f7fa fd8e 	bl	8000240 <__aeabi_dsub>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	3430      	adds	r4, #48	; 0x30
 800572a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800572e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005732:	f807 4b01 	strb.w	r4, [r7], #1
 8005736:	f7fb f9ad 	bl	8000a94 <__aeabi_dcmplt>
 800573a:	2800      	cmp	r0, #0
 800573c:	d174      	bne.n	8005828 <_dtoa_r+0x648>
 800573e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005742:	2000      	movs	r0, #0
 8005744:	4911      	ldr	r1, [pc, #68]	; (800578c <_dtoa_r+0x5ac>)
 8005746:	f7fa fd7b 	bl	8000240 <__aeabi_dsub>
 800574a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800574e:	f7fb f9a1 	bl	8000a94 <__aeabi_dcmplt>
 8005752:	2800      	cmp	r0, #0
 8005754:	f040 80b7 	bne.w	80058c6 <_dtoa_r+0x6e6>
 8005758:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800575a:	429f      	cmp	r7, r3
 800575c:	f43f af7a 	beq.w	8005654 <_dtoa_r+0x474>
 8005760:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005764:	2200      	movs	r2, #0
 8005766:	4b0a      	ldr	r3, [pc, #40]	; (8005790 <_dtoa_r+0x5b0>)
 8005768:	f7fa ff22 	bl	80005b0 <__aeabi_dmul>
 800576c:	2200      	movs	r2, #0
 800576e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005772:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005776:	4b06      	ldr	r3, [pc, #24]	; (8005790 <_dtoa_r+0x5b0>)
 8005778:	f7fa ff1a 	bl	80005b0 <__aeabi_dmul>
 800577c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005780:	e7c3      	b.n	800570a <_dtoa_r+0x52a>
 8005782:	bf00      	nop
 8005784:	08007de0 	.word	0x08007de0
 8005788:	08007db8 	.word	0x08007db8
 800578c:	3ff00000 	.word	0x3ff00000
 8005790:	40240000 	.word	0x40240000
 8005794:	401c0000 	.word	0x401c0000
 8005798:	40140000 	.word	0x40140000
 800579c:	3fe00000 	.word	0x3fe00000
 80057a0:	4630      	mov	r0, r6
 80057a2:	4639      	mov	r1, r7
 80057a4:	f7fa ff04 	bl	80005b0 <__aeabi_dmul>
 80057a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057ae:	9c03      	ldr	r4, [sp, #12]
 80057b0:	9314      	str	r3, [sp, #80]	; 0x50
 80057b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057b6:	f7fb f9ab 	bl	8000b10 <__aeabi_d2iz>
 80057ba:	9015      	str	r0, [sp, #84]	; 0x54
 80057bc:	f7fa fe8e 	bl	80004dc <__aeabi_i2d>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057c8:	f7fa fd3a 	bl	8000240 <__aeabi_dsub>
 80057cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80057ce:	4606      	mov	r6, r0
 80057d0:	3330      	adds	r3, #48	; 0x30
 80057d2:	f804 3b01 	strb.w	r3, [r4], #1
 80057d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057d8:	460f      	mov	r7, r1
 80057da:	429c      	cmp	r4, r3
 80057dc:	f04f 0200 	mov.w	r2, #0
 80057e0:	d124      	bne.n	800582c <_dtoa_r+0x64c>
 80057e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80057e6:	4bb0      	ldr	r3, [pc, #704]	; (8005aa8 <_dtoa_r+0x8c8>)
 80057e8:	f7fa fd2c 	bl	8000244 <__adddf3>
 80057ec:	4602      	mov	r2, r0
 80057ee:	460b      	mov	r3, r1
 80057f0:	4630      	mov	r0, r6
 80057f2:	4639      	mov	r1, r7
 80057f4:	f7fb f96c 	bl	8000ad0 <__aeabi_dcmpgt>
 80057f8:	2800      	cmp	r0, #0
 80057fa:	d163      	bne.n	80058c4 <_dtoa_r+0x6e4>
 80057fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005800:	2000      	movs	r0, #0
 8005802:	49a9      	ldr	r1, [pc, #676]	; (8005aa8 <_dtoa_r+0x8c8>)
 8005804:	f7fa fd1c 	bl	8000240 <__aeabi_dsub>
 8005808:	4602      	mov	r2, r0
 800580a:	460b      	mov	r3, r1
 800580c:	4630      	mov	r0, r6
 800580e:	4639      	mov	r1, r7
 8005810:	f7fb f940 	bl	8000a94 <__aeabi_dcmplt>
 8005814:	2800      	cmp	r0, #0
 8005816:	f43f af1d 	beq.w	8005654 <_dtoa_r+0x474>
 800581a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800581c:	1e7b      	subs	r3, r7, #1
 800581e:	9314      	str	r3, [sp, #80]	; 0x50
 8005820:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005824:	2b30      	cmp	r3, #48	; 0x30
 8005826:	d0f8      	beq.n	800581a <_dtoa_r+0x63a>
 8005828:	46c2      	mov	sl, r8
 800582a:	e03b      	b.n	80058a4 <_dtoa_r+0x6c4>
 800582c:	4b9f      	ldr	r3, [pc, #636]	; (8005aac <_dtoa_r+0x8cc>)
 800582e:	f7fa febf 	bl	80005b0 <__aeabi_dmul>
 8005832:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005836:	e7bc      	b.n	80057b2 <_dtoa_r+0x5d2>
 8005838:	9f03      	ldr	r7, [sp, #12]
 800583a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800583e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005842:	4640      	mov	r0, r8
 8005844:	4649      	mov	r1, r9
 8005846:	f7fa ffdd 	bl	8000804 <__aeabi_ddiv>
 800584a:	f7fb f961 	bl	8000b10 <__aeabi_d2iz>
 800584e:	4604      	mov	r4, r0
 8005850:	f7fa fe44 	bl	80004dc <__aeabi_i2d>
 8005854:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005858:	f7fa feaa 	bl	80005b0 <__aeabi_dmul>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	4640      	mov	r0, r8
 8005862:	4649      	mov	r1, r9
 8005864:	f7fa fcec 	bl	8000240 <__aeabi_dsub>
 8005868:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800586c:	f807 6b01 	strb.w	r6, [r7], #1
 8005870:	9e03      	ldr	r6, [sp, #12]
 8005872:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005876:	1bbe      	subs	r6, r7, r6
 8005878:	45b4      	cmp	ip, r6
 800587a:	4602      	mov	r2, r0
 800587c:	460b      	mov	r3, r1
 800587e:	d136      	bne.n	80058ee <_dtoa_r+0x70e>
 8005880:	f7fa fce0 	bl	8000244 <__adddf3>
 8005884:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005888:	4680      	mov	r8, r0
 800588a:	4689      	mov	r9, r1
 800588c:	f7fb f920 	bl	8000ad0 <__aeabi_dcmpgt>
 8005890:	bb58      	cbnz	r0, 80058ea <_dtoa_r+0x70a>
 8005892:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005896:	4640      	mov	r0, r8
 8005898:	4649      	mov	r1, r9
 800589a:	f7fb f8f1 	bl	8000a80 <__aeabi_dcmpeq>
 800589e:	b108      	cbz	r0, 80058a4 <_dtoa_r+0x6c4>
 80058a0:	07e1      	lsls	r1, r4, #31
 80058a2:	d422      	bmi.n	80058ea <_dtoa_r+0x70a>
 80058a4:	4628      	mov	r0, r5
 80058a6:	4659      	mov	r1, fp
 80058a8:	f000 faf0 	bl	8005e8c <_Bfree>
 80058ac:	2300      	movs	r3, #0
 80058ae:	703b      	strb	r3, [r7, #0]
 80058b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80058b2:	f10a 0001 	add.w	r0, sl, #1
 80058b6:	6018      	str	r0, [r3, #0]
 80058b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f43f acde 	beq.w	800527c <_dtoa_r+0x9c>
 80058c0:	601f      	str	r7, [r3, #0]
 80058c2:	e4db      	b.n	800527c <_dtoa_r+0x9c>
 80058c4:	4627      	mov	r7, r4
 80058c6:	463b      	mov	r3, r7
 80058c8:	461f      	mov	r7, r3
 80058ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058ce:	2a39      	cmp	r2, #57	; 0x39
 80058d0:	d107      	bne.n	80058e2 <_dtoa_r+0x702>
 80058d2:	9a03      	ldr	r2, [sp, #12]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d1f7      	bne.n	80058c8 <_dtoa_r+0x6e8>
 80058d8:	2230      	movs	r2, #48	; 0x30
 80058da:	9903      	ldr	r1, [sp, #12]
 80058dc:	f108 0801 	add.w	r8, r8, #1
 80058e0:	700a      	strb	r2, [r1, #0]
 80058e2:	781a      	ldrb	r2, [r3, #0]
 80058e4:	3201      	adds	r2, #1
 80058e6:	701a      	strb	r2, [r3, #0]
 80058e8:	e79e      	b.n	8005828 <_dtoa_r+0x648>
 80058ea:	46d0      	mov	r8, sl
 80058ec:	e7eb      	b.n	80058c6 <_dtoa_r+0x6e6>
 80058ee:	2200      	movs	r2, #0
 80058f0:	4b6e      	ldr	r3, [pc, #440]	; (8005aac <_dtoa_r+0x8cc>)
 80058f2:	f7fa fe5d 	bl	80005b0 <__aeabi_dmul>
 80058f6:	2200      	movs	r2, #0
 80058f8:	2300      	movs	r3, #0
 80058fa:	4680      	mov	r8, r0
 80058fc:	4689      	mov	r9, r1
 80058fe:	f7fb f8bf 	bl	8000a80 <__aeabi_dcmpeq>
 8005902:	2800      	cmp	r0, #0
 8005904:	d09b      	beq.n	800583e <_dtoa_r+0x65e>
 8005906:	e7cd      	b.n	80058a4 <_dtoa_r+0x6c4>
 8005908:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800590a:	2a00      	cmp	r2, #0
 800590c:	f000 80d0 	beq.w	8005ab0 <_dtoa_r+0x8d0>
 8005910:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005912:	2a01      	cmp	r2, #1
 8005914:	f300 80ae 	bgt.w	8005a74 <_dtoa_r+0x894>
 8005918:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800591a:	2a00      	cmp	r2, #0
 800591c:	f000 80a6 	beq.w	8005a6c <_dtoa_r+0x88c>
 8005920:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005924:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005926:	9f06      	ldr	r7, [sp, #24]
 8005928:	9a06      	ldr	r2, [sp, #24]
 800592a:	2101      	movs	r1, #1
 800592c:	441a      	add	r2, r3
 800592e:	9206      	str	r2, [sp, #24]
 8005930:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005932:	4628      	mov	r0, r5
 8005934:	441a      	add	r2, r3
 8005936:	9209      	str	r2, [sp, #36]	; 0x24
 8005938:	f000 fb5e 	bl	8005ff8 <__i2b>
 800593c:	4606      	mov	r6, r0
 800593e:	2f00      	cmp	r7, #0
 8005940:	dd0c      	ble.n	800595c <_dtoa_r+0x77c>
 8005942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005944:	2b00      	cmp	r3, #0
 8005946:	dd09      	ble.n	800595c <_dtoa_r+0x77c>
 8005948:	42bb      	cmp	r3, r7
 800594a:	bfa8      	it	ge
 800594c:	463b      	movge	r3, r7
 800594e:	9a06      	ldr	r2, [sp, #24]
 8005950:	1aff      	subs	r7, r7, r3
 8005952:	1ad2      	subs	r2, r2, r3
 8005954:	9206      	str	r2, [sp, #24]
 8005956:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	9309      	str	r3, [sp, #36]	; 0x24
 800595c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800595e:	b1f3      	cbz	r3, 800599e <_dtoa_r+0x7be>
 8005960:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005962:	2b00      	cmp	r3, #0
 8005964:	f000 80a8 	beq.w	8005ab8 <_dtoa_r+0x8d8>
 8005968:	2c00      	cmp	r4, #0
 800596a:	dd10      	ble.n	800598e <_dtoa_r+0x7ae>
 800596c:	4631      	mov	r1, r6
 800596e:	4622      	mov	r2, r4
 8005970:	4628      	mov	r0, r5
 8005972:	f000 fbff 	bl	8006174 <__pow5mult>
 8005976:	465a      	mov	r2, fp
 8005978:	4601      	mov	r1, r0
 800597a:	4606      	mov	r6, r0
 800597c:	4628      	mov	r0, r5
 800597e:	f000 fb51 	bl	8006024 <__multiply>
 8005982:	4680      	mov	r8, r0
 8005984:	4659      	mov	r1, fp
 8005986:	4628      	mov	r0, r5
 8005988:	f000 fa80 	bl	8005e8c <_Bfree>
 800598c:	46c3      	mov	fp, r8
 800598e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005990:	1b1a      	subs	r2, r3, r4
 8005992:	d004      	beq.n	800599e <_dtoa_r+0x7be>
 8005994:	4659      	mov	r1, fp
 8005996:	4628      	mov	r0, r5
 8005998:	f000 fbec 	bl	8006174 <__pow5mult>
 800599c:	4683      	mov	fp, r0
 800599e:	2101      	movs	r1, #1
 80059a0:	4628      	mov	r0, r5
 80059a2:	f000 fb29 	bl	8005ff8 <__i2b>
 80059a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059a8:	4604      	mov	r4, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f340 8086 	ble.w	8005abc <_dtoa_r+0x8dc>
 80059b0:	461a      	mov	r2, r3
 80059b2:	4601      	mov	r1, r0
 80059b4:	4628      	mov	r0, r5
 80059b6:	f000 fbdd 	bl	8006174 <__pow5mult>
 80059ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059bc:	4604      	mov	r4, r0
 80059be:	2b01      	cmp	r3, #1
 80059c0:	dd7f      	ble.n	8005ac2 <_dtoa_r+0x8e2>
 80059c2:	f04f 0800 	mov.w	r8, #0
 80059c6:	6923      	ldr	r3, [r4, #16]
 80059c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80059cc:	6918      	ldr	r0, [r3, #16]
 80059ce:	f000 fac5 	bl	8005f5c <__hi0bits>
 80059d2:	f1c0 0020 	rsb	r0, r0, #32
 80059d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059d8:	4418      	add	r0, r3
 80059da:	f010 001f 	ands.w	r0, r0, #31
 80059de:	f000 8092 	beq.w	8005b06 <_dtoa_r+0x926>
 80059e2:	f1c0 0320 	rsb	r3, r0, #32
 80059e6:	2b04      	cmp	r3, #4
 80059e8:	f340 808a 	ble.w	8005b00 <_dtoa_r+0x920>
 80059ec:	f1c0 001c 	rsb	r0, r0, #28
 80059f0:	9b06      	ldr	r3, [sp, #24]
 80059f2:	4407      	add	r7, r0
 80059f4:	4403      	add	r3, r0
 80059f6:	9306      	str	r3, [sp, #24]
 80059f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059fa:	4403      	add	r3, r0
 80059fc:	9309      	str	r3, [sp, #36]	; 0x24
 80059fe:	9b06      	ldr	r3, [sp, #24]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	dd05      	ble.n	8005a10 <_dtoa_r+0x830>
 8005a04:	4659      	mov	r1, fp
 8005a06:	461a      	mov	r2, r3
 8005a08:	4628      	mov	r0, r5
 8005a0a:	f000 fc0d 	bl	8006228 <__lshift>
 8005a0e:	4683      	mov	fp, r0
 8005a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	dd05      	ble.n	8005a22 <_dtoa_r+0x842>
 8005a16:	4621      	mov	r1, r4
 8005a18:	461a      	mov	r2, r3
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	f000 fc04 	bl	8006228 <__lshift>
 8005a20:	4604      	mov	r4, r0
 8005a22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d070      	beq.n	8005b0a <_dtoa_r+0x92a>
 8005a28:	4621      	mov	r1, r4
 8005a2a:	4658      	mov	r0, fp
 8005a2c:	f000 fc6c 	bl	8006308 <__mcmp>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	da6a      	bge.n	8005b0a <_dtoa_r+0x92a>
 8005a34:	2300      	movs	r3, #0
 8005a36:	4659      	mov	r1, fp
 8005a38:	220a      	movs	r2, #10
 8005a3a:	4628      	mov	r0, r5
 8005a3c:	f000 fa48 	bl	8005ed0 <__multadd>
 8005a40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a42:	4683      	mov	fp, r0
 8005a44:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 8194 	beq.w	8005d76 <_dtoa_r+0xb96>
 8005a4e:	4631      	mov	r1, r6
 8005a50:	2300      	movs	r3, #0
 8005a52:	220a      	movs	r2, #10
 8005a54:	4628      	mov	r0, r5
 8005a56:	f000 fa3b 	bl	8005ed0 <__multadd>
 8005a5a:	f1b9 0f00 	cmp.w	r9, #0
 8005a5e:	4606      	mov	r6, r0
 8005a60:	f300 8093 	bgt.w	8005b8a <_dtoa_r+0x9aa>
 8005a64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	dc57      	bgt.n	8005b1a <_dtoa_r+0x93a>
 8005a6a:	e08e      	b.n	8005b8a <_dtoa_r+0x9aa>
 8005a6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005a6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005a72:	e757      	b.n	8005924 <_dtoa_r+0x744>
 8005a74:	9b08      	ldr	r3, [sp, #32]
 8005a76:	1e5c      	subs	r4, r3, #1
 8005a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a7a:	42a3      	cmp	r3, r4
 8005a7c:	bfb7      	itett	lt
 8005a7e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005a80:	1b1c      	subge	r4, r3, r4
 8005a82:	1ae2      	sublt	r2, r4, r3
 8005a84:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005a86:	bfbe      	ittt	lt
 8005a88:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005a8a:	189b      	addlt	r3, r3, r2
 8005a8c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005a8e:	9b08      	ldr	r3, [sp, #32]
 8005a90:	bfb8      	it	lt
 8005a92:	2400      	movlt	r4, #0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	bfbb      	ittet	lt
 8005a98:	9b06      	ldrlt	r3, [sp, #24]
 8005a9a:	9a08      	ldrlt	r2, [sp, #32]
 8005a9c:	9f06      	ldrge	r7, [sp, #24]
 8005a9e:	1a9f      	sublt	r7, r3, r2
 8005aa0:	bfac      	ite	ge
 8005aa2:	9b08      	ldrge	r3, [sp, #32]
 8005aa4:	2300      	movlt	r3, #0
 8005aa6:	e73f      	b.n	8005928 <_dtoa_r+0x748>
 8005aa8:	3fe00000 	.word	0x3fe00000
 8005aac:	40240000 	.word	0x40240000
 8005ab0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005ab2:	9f06      	ldr	r7, [sp, #24]
 8005ab4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005ab6:	e742      	b.n	800593e <_dtoa_r+0x75e>
 8005ab8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005aba:	e76b      	b.n	8005994 <_dtoa_r+0x7b4>
 8005abc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	dc19      	bgt.n	8005af6 <_dtoa_r+0x916>
 8005ac2:	9b04      	ldr	r3, [sp, #16]
 8005ac4:	b9bb      	cbnz	r3, 8005af6 <_dtoa_r+0x916>
 8005ac6:	9b05      	ldr	r3, [sp, #20]
 8005ac8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005acc:	b99b      	cbnz	r3, 8005af6 <_dtoa_r+0x916>
 8005ace:	9b05      	ldr	r3, [sp, #20]
 8005ad0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ad4:	0d1b      	lsrs	r3, r3, #20
 8005ad6:	051b      	lsls	r3, r3, #20
 8005ad8:	b183      	cbz	r3, 8005afc <_dtoa_r+0x91c>
 8005ada:	f04f 0801 	mov.w	r8, #1
 8005ade:	9b06      	ldr	r3, [sp, #24]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	9306      	str	r3, [sp, #24]
 8005ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	9309      	str	r3, [sp, #36]	; 0x24
 8005aea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f47f af6a 	bne.w	80059c6 <_dtoa_r+0x7e6>
 8005af2:	2001      	movs	r0, #1
 8005af4:	e76f      	b.n	80059d6 <_dtoa_r+0x7f6>
 8005af6:	f04f 0800 	mov.w	r8, #0
 8005afa:	e7f6      	b.n	8005aea <_dtoa_r+0x90a>
 8005afc:	4698      	mov	r8, r3
 8005afe:	e7f4      	b.n	8005aea <_dtoa_r+0x90a>
 8005b00:	f43f af7d 	beq.w	80059fe <_dtoa_r+0x81e>
 8005b04:	4618      	mov	r0, r3
 8005b06:	301c      	adds	r0, #28
 8005b08:	e772      	b.n	80059f0 <_dtoa_r+0x810>
 8005b0a:	9b08      	ldr	r3, [sp, #32]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	dc36      	bgt.n	8005b7e <_dtoa_r+0x99e>
 8005b10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	dd33      	ble.n	8005b7e <_dtoa_r+0x99e>
 8005b16:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b1a:	f1b9 0f00 	cmp.w	r9, #0
 8005b1e:	d10d      	bne.n	8005b3c <_dtoa_r+0x95c>
 8005b20:	4621      	mov	r1, r4
 8005b22:	464b      	mov	r3, r9
 8005b24:	2205      	movs	r2, #5
 8005b26:	4628      	mov	r0, r5
 8005b28:	f000 f9d2 	bl	8005ed0 <__multadd>
 8005b2c:	4601      	mov	r1, r0
 8005b2e:	4604      	mov	r4, r0
 8005b30:	4658      	mov	r0, fp
 8005b32:	f000 fbe9 	bl	8006308 <__mcmp>
 8005b36:	2800      	cmp	r0, #0
 8005b38:	f73f adb8 	bgt.w	80056ac <_dtoa_r+0x4cc>
 8005b3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b3e:	9f03      	ldr	r7, [sp, #12]
 8005b40:	ea6f 0a03 	mvn.w	sl, r3
 8005b44:	f04f 0800 	mov.w	r8, #0
 8005b48:	4621      	mov	r1, r4
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	f000 f99e 	bl	8005e8c <_Bfree>
 8005b50:	2e00      	cmp	r6, #0
 8005b52:	f43f aea7 	beq.w	80058a4 <_dtoa_r+0x6c4>
 8005b56:	f1b8 0f00 	cmp.w	r8, #0
 8005b5a:	d005      	beq.n	8005b68 <_dtoa_r+0x988>
 8005b5c:	45b0      	cmp	r8, r6
 8005b5e:	d003      	beq.n	8005b68 <_dtoa_r+0x988>
 8005b60:	4641      	mov	r1, r8
 8005b62:	4628      	mov	r0, r5
 8005b64:	f000 f992 	bl	8005e8c <_Bfree>
 8005b68:	4631      	mov	r1, r6
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	f000 f98e 	bl	8005e8c <_Bfree>
 8005b70:	e698      	b.n	80058a4 <_dtoa_r+0x6c4>
 8005b72:	2400      	movs	r4, #0
 8005b74:	4626      	mov	r6, r4
 8005b76:	e7e1      	b.n	8005b3c <_dtoa_r+0x95c>
 8005b78:	46c2      	mov	sl, r8
 8005b7a:	4626      	mov	r6, r4
 8005b7c:	e596      	b.n	80056ac <_dtoa_r+0x4cc>
 8005b7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 80fd 	beq.w	8005d84 <_dtoa_r+0xba4>
 8005b8a:	2f00      	cmp	r7, #0
 8005b8c:	dd05      	ble.n	8005b9a <_dtoa_r+0x9ba>
 8005b8e:	4631      	mov	r1, r6
 8005b90:	463a      	mov	r2, r7
 8005b92:	4628      	mov	r0, r5
 8005b94:	f000 fb48 	bl	8006228 <__lshift>
 8005b98:	4606      	mov	r6, r0
 8005b9a:	f1b8 0f00 	cmp.w	r8, #0
 8005b9e:	d05c      	beq.n	8005c5a <_dtoa_r+0xa7a>
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	6871      	ldr	r1, [r6, #4]
 8005ba4:	f000 f932 	bl	8005e0c <_Balloc>
 8005ba8:	4607      	mov	r7, r0
 8005baa:	b928      	cbnz	r0, 8005bb8 <_dtoa_r+0x9d8>
 8005bac:	4602      	mov	r2, r0
 8005bae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005bb2:	4b7f      	ldr	r3, [pc, #508]	; (8005db0 <_dtoa_r+0xbd0>)
 8005bb4:	f7ff bb28 	b.w	8005208 <_dtoa_r+0x28>
 8005bb8:	6932      	ldr	r2, [r6, #16]
 8005bba:	f106 010c 	add.w	r1, r6, #12
 8005bbe:	3202      	adds	r2, #2
 8005bc0:	0092      	lsls	r2, r2, #2
 8005bc2:	300c      	adds	r0, #12
 8005bc4:	f000 f914 	bl	8005df0 <memcpy>
 8005bc8:	2201      	movs	r2, #1
 8005bca:	4639      	mov	r1, r7
 8005bcc:	4628      	mov	r0, r5
 8005bce:	f000 fb2b 	bl	8006228 <__lshift>
 8005bd2:	46b0      	mov	r8, r6
 8005bd4:	4606      	mov	r6, r0
 8005bd6:	9b03      	ldr	r3, [sp, #12]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	9308      	str	r3, [sp, #32]
 8005bdc:	9b03      	ldr	r3, [sp, #12]
 8005bde:	444b      	add	r3, r9
 8005be0:	930a      	str	r3, [sp, #40]	; 0x28
 8005be2:	9b04      	ldr	r3, [sp, #16]
 8005be4:	f003 0301 	and.w	r3, r3, #1
 8005be8:	9309      	str	r3, [sp, #36]	; 0x24
 8005bea:	9b08      	ldr	r3, [sp, #32]
 8005bec:	4621      	mov	r1, r4
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	4658      	mov	r0, fp
 8005bf2:	9304      	str	r3, [sp, #16]
 8005bf4:	f7ff fa66 	bl	80050c4 <quorem>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	4641      	mov	r1, r8
 8005bfc:	3330      	adds	r3, #48	; 0x30
 8005bfe:	9006      	str	r0, [sp, #24]
 8005c00:	4658      	mov	r0, fp
 8005c02:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c04:	f000 fb80 	bl	8006308 <__mcmp>
 8005c08:	4632      	mov	r2, r6
 8005c0a:	4681      	mov	r9, r0
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f000 fb96 	bl	8006340 <__mdiff>
 8005c14:	68c2      	ldr	r2, [r0, #12]
 8005c16:	4607      	mov	r7, r0
 8005c18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c1a:	bb02      	cbnz	r2, 8005c5e <_dtoa_r+0xa7e>
 8005c1c:	4601      	mov	r1, r0
 8005c1e:	4658      	mov	r0, fp
 8005c20:	f000 fb72 	bl	8006308 <__mcmp>
 8005c24:	4602      	mov	r2, r0
 8005c26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c28:	4639      	mov	r1, r7
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005c30:	f000 f92c 	bl	8005e8c <_Bfree>
 8005c34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c38:	9f08      	ldr	r7, [sp, #32]
 8005c3a:	ea43 0102 	orr.w	r1, r3, r2
 8005c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c40:	430b      	orrs	r3, r1
 8005c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c44:	d10d      	bne.n	8005c62 <_dtoa_r+0xa82>
 8005c46:	2b39      	cmp	r3, #57	; 0x39
 8005c48:	d029      	beq.n	8005c9e <_dtoa_r+0xabe>
 8005c4a:	f1b9 0f00 	cmp.w	r9, #0
 8005c4e:	dd01      	ble.n	8005c54 <_dtoa_r+0xa74>
 8005c50:	9b06      	ldr	r3, [sp, #24]
 8005c52:	3331      	adds	r3, #49	; 0x31
 8005c54:	9a04      	ldr	r2, [sp, #16]
 8005c56:	7013      	strb	r3, [r2, #0]
 8005c58:	e776      	b.n	8005b48 <_dtoa_r+0x968>
 8005c5a:	4630      	mov	r0, r6
 8005c5c:	e7b9      	b.n	8005bd2 <_dtoa_r+0x9f2>
 8005c5e:	2201      	movs	r2, #1
 8005c60:	e7e2      	b.n	8005c28 <_dtoa_r+0xa48>
 8005c62:	f1b9 0f00 	cmp.w	r9, #0
 8005c66:	db06      	blt.n	8005c76 <_dtoa_r+0xa96>
 8005c68:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005c6a:	ea41 0909 	orr.w	r9, r1, r9
 8005c6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c70:	ea59 0101 	orrs.w	r1, r9, r1
 8005c74:	d120      	bne.n	8005cb8 <_dtoa_r+0xad8>
 8005c76:	2a00      	cmp	r2, #0
 8005c78:	ddec      	ble.n	8005c54 <_dtoa_r+0xa74>
 8005c7a:	4659      	mov	r1, fp
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	4628      	mov	r0, r5
 8005c80:	9308      	str	r3, [sp, #32]
 8005c82:	f000 fad1 	bl	8006228 <__lshift>
 8005c86:	4621      	mov	r1, r4
 8005c88:	4683      	mov	fp, r0
 8005c8a:	f000 fb3d 	bl	8006308 <__mcmp>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	9b08      	ldr	r3, [sp, #32]
 8005c92:	dc02      	bgt.n	8005c9a <_dtoa_r+0xaba>
 8005c94:	d1de      	bne.n	8005c54 <_dtoa_r+0xa74>
 8005c96:	07da      	lsls	r2, r3, #31
 8005c98:	d5dc      	bpl.n	8005c54 <_dtoa_r+0xa74>
 8005c9a:	2b39      	cmp	r3, #57	; 0x39
 8005c9c:	d1d8      	bne.n	8005c50 <_dtoa_r+0xa70>
 8005c9e:	2339      	movs	r3, #57	; 0x39
 8005ca0:	9a04      	ldr	r2, [sp, #16]
 8005ca2:	7013      	strb	r3, [r2, #0]
 8005ca4:	463b      	mov	r3, r7
 8005ca6:	461f      	mov	r7, r3
 8005ca8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005cac:	3b01      	subs	r3, #1
 8005cae:	2a39      	cmp	r2, #57	; 0x39
 8005cb0:	d050      	beq.n	8005d54 <_dtoa_r+0xb74>
 8005cb2:	3201      	adds	r2, #1
 8005cb4:	701a      	strb	r2, [r3, #0]
 8005cb6:	e747      	b.n	8005b48 <_dtoa_r+0x968>
 8005cb8:	2a00      	cmp	r2, #0
 8005cba:	dd03      	ble.n	8005cc4 <_dtoa_r+0xae4>
 8005cbc:	2b39      	cmp	r3, #57	; 0x39
 8005cbe:	d0ee      	beq.n	8005c9e <_dtoa_r+0xabe>
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	e7c7      	b.n	8005c54 <_dtoa_r+0xa74>
 8005cc4:	9a08      	ldr	r2, [sp, #32]
 8005cc6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005cc8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005ccc:	428a      	cmp	r2, r1
 8005cce:	d02a      	beq.n	8005d26 <_dtoa_r+0xb46>
 8005cd0:	4659      	mov	r1, fp
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	220a      	movs	r2, #10
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	f000 f8fa 	bl	8005ed0 <__multadd>
 8005cdc:	45b0      	cmp	r8, r6
 8005cde:	4683      	mov	fp, r0
 8005ce0:	f04f 0300 	mov.w	r3, #0
 8005ce4:	f04f 020a 	mov.w	r2, #10
 8005ce8:	4641      	mov	r1, r8
 8005cea:	4628      	mov	r0, r5
 8005cec:	d107      	bne.n	8005cfe <_dtoa_r+0xb1e>
 8005cee:	f000 f8ef 	bl	8005ed0 <__multadd>
 8005cf2:	4680      	mov	r8, r0
 8005cf4:	4606      	mov	r6, r0
 8005cf6:	9b08      	ldr	r3, [sp, #32]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	9308      	str	r3, [sp, #32]
 8005cfc:	e775      	b.n	8005bea <_dtoa_r+0xa0a>
 8005cfe:	f000 f8e7 	bl	8005ed0 <__multadd>
 8005d02:	4631      	mov	r1, r6
 8005d04:	4680      	mov	r8, r0
 8005d06:	2300      	movs	r3, #0
 8005d08:	220a      	movs	r2, #10
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	f000 f8e0 	bl	8005ed0 <__multadd>
 8005d10:	4606      	mov	r6, r0
 8005d12:	e7f0      	b.n	8005cf6 <_dtoa_r+0xb16>
 8005d14:	f1b9 0f00 	cmp.w	r9, #0
 8005d18:	bfcc      	ite	gt
 8005d1a:	464f      	movgt	r7, r9
 8005d1c:	2701      	movle	r7, #1
 8005d1e:	f04f 0800 	mov.w	r8, #0
 8005d22:	9a03      	ldr	r2, [sp, #12]
 8005d24:	4417      	add	r7, r2
 8005d26:	4659      	mov	r1, fp
 8005d28:	2201      	movs	r2, #1
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	9308      	str	r3, [sp, #32]
 8005d2e:	f000 fa7b 	bl	8006228 <__lshift>
 8005d32:	4621      	mov	r1, r4
 8005d34:	4683      	mov	fp, r0
 8005d36:	f000 fae7 	bl	8006308 <__mcmp>
 8005d3a:	2800      	cmp	r0, #0
 8005d3c:	dcb2      	bgt.n	8005ca4 <_dtoa_r+0xac4>
 8005d3e:	d102      	bne.n	8005d46 <_dtoa_r+0xb66>
 8005d40:	9b08      	ldr	r3, [sp, #32]
 8005d42:	07db      	lsls	r3, r3, #31
 8005d44:	d4ae      	bmi.n	8005ca4 <_dtoa_r+0xac4>
 8005d46:	463b      	mov	r3, r7
 8005d48:	461f      	mov	r7, r3
 8005d4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d4e:	2a30      	cmp	r2, #48	; 0x30
 8005d50:	d0fa      	beq.n	8005d48 <_dtoa_r+0xb68>
 8005d52:	e6f9      	b.n	8005b48 <_dtoa_r+0x968>
 8005d54:	9a03      	ldr	r2, [sp, #12]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d1a5      	bne.n	8005ca6 <_dtoa_r+0xac6>
 8005d5a:	2331      	movs	r3, #49	; 0x31
 8005d5c:	f10a 0a01 	add.w	sl, sl, #1
 8005d60:	e779      	b.n	8005c56 <_dtoa_r+0xa76>
 8005d62:	4b14      	ldr	r3, [pc, #80]	; (8005db4 <_dtoa_r+0xbd4>)
 8005d64:	f7ff baa8 	b.w	80052b8 <_dtoa_r+0xd8>
 8005d68:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f47f aa81 	bne.w	8005272 <_dtoa_r+0x92>
 8005d70:	4b11      	ldr	r3, [pc, #68]	; (8005db8 <_dtoa_r+0xbd8>)
 8005d72:	f7ff baa1 	b.w	80052b8 <_dtoa_r+0xd8>
 8005d76:	f1b9 0f00 	cmp.w	r9, #0
 8005d7a:	dc03      	bgt.n	8005d84 <_dtoa_r+0xba4>
 8005d7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	f73f aecb 	bgt.w	8005b1a <_dtoa_r+0x93a>
 8005d84:	9f03      	ldr	r7, [sp, #12]
 8005d86:	4621      	mov	r1, r4
 8005d88:	4658      	mov	r0, fp
 8005d8a:	f7ff f99b 	bl	80050c4 <quorem>
 8005d8e:	9a03      	ldr	r2, [sp, #12]
 8005d90:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005d94:	f807 3b01 	strb.w	r3, [r7], #1
 8005d98:	1aba      	subs	r2, r7, r2
 8005d9a:	4591      	cmp	r9, r2
 8005d9c:	ddba      	ble.n	8005d14 <_dtoa_r+0xb34>
 8005d9e:	4659      	mov	r1, fp
 8005da0:	2300      	movs	r3, #0
 8005da2:	220a      	movs	r2, #10
 8005da4:	4628      	mov	r0, r5
 8005da6:	f000 f893 	bl	8005ed0 <__multadd>
 8005daa:	4683      	mov	fp, r0
 8005dac:	e7eb      	b.n	8005d86 <_dtoa_r+0xba6>
 8005dae:	bf00      	nop
 8005db0:	08007d4b 	.word	0x08007d4b
 8005db4:	08007ca8 	.word	0x08007ca8
 8005db8:	08007ccc 	.word	0x08007ccc

08005dbc <_localeconv_r>:
 8005dbc:	4800      	ldr	r0, [pc, #0]	; (8005dc0 <_localeconv_r+0x4>)
 8005dbe:	4770      	bx	lr
 8005dc0:	20000194 	.word	0x20000194

08005dc4 <malloc>:
 8005dc4:	4b02      	ldr	r3, [pc, #8]	; (8005dd0 <malloc+0xc>)
 8005dc6:	4601      	mov	r1, r0
 8005dc8:	6818      	ldr	r0, [r3, #0]
 8005dca:	f000 bc1d 	b.w	8006608 <_malloc_r>
 8005dce:	bf00      	nop
 8005dd0:	20000040 	.word	0x20000040

08005dd4 <memchr>:
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	b510      	push	{r4, lr}
 8005dd8:	b2c9      	uxtb	r1, r1
 8005dda:	4402      	add	r2, r0
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	4618      	mov	r0, r3
 8005de0:	d101      	bne.n	8005de6 <memchr+0x12>
 8005de2:	2000      	movs	r0, #0
 8005de4:	e003      	b.n	8005dee <memchr+0x1a>
 8005de6:	7804      	ldrb	r4, [r0, #0]
 8005de8:	3301      	adds	r3, #1
 8005dea:	428c      	cmp	r4, r1
 8005dec:	d1f6      	bne.n	8005ddc <memchr+0x8>
 8005dee:	bd10      	pop	{r4, pc}

08005df0 <memcpy>:
 8005df0:	440a      	add	r2, r1
 8005df2:	4291      	cmp	r1, r2
 8005df4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005df8:	d100      	bne.n	8005dfc <memcpy+0xc>
 8005dfa:	4770      	bx	lr
 8005dfc:	b510      	push	{r4, lr}
 8005dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e02:	4291      	cmp	r1, r2
 8005e04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e08:	d1f9      	bne.n	8005dfe <memcpy+0xe>
 8005e0a:	bd10      	pop	{r4, pc}

08005e0c <_Balloc>:
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005e10:	4604      	mov	r4, r0
 8005e12:	460d      	mov	r5, r1
 8005e14:	b976      	cbnz	r6, 8005e34 <_Balloc+0x28>
 8005e16:	2010      	movs	r0, #16
 8005e18:	f7ff ffd4 	bl	8005dc4 <malloc>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	6260      	str	r0, [r4, #36]	; 0x24
 8005e20:	b920      	cbnz	r0, 8005e2c <_Balloc+0x20>
 8005e22:	2166      	movs	r1, #102	; 0x66
 8005e24:	4b17      	ldr	r3, [pc, #92]	; (8005e84 <_Balloc+0x78>)
 8005e26:	4818      	ldr	r0, [pc, #96]	; (8005e88 <_Balloc+0x7c>)
 8005e28:	f000 fdce 	bl	80069c8 <__assert_func>
 8005e2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e30:	6006      	str	r6, [r0, #0]
 8005e32:	60c6      	str	r6, [r0, #12]
 8005e34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005e36:	68f3      	ldr	r3, [r6, #12]
 8005e38:	b183      	cbz	r3, 8005e5c <_Balloc+0x50>
 8005e3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e42:	b9b8      	cbnz	r0, 8005e74 <_Balloc+0x68>
 8005e44:	2101      	movs	r1, #1
 8005e46:	fa01 f605 	lsl.w	r6, r1, r5
 8005e4a:	1d72      	adds	r2, r6, #5
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	0092      	lsls	r2, r2, #2
 8005e50:	f000 fb5e 	bl	8006510 <_calloc_r>
 8005e54:	b160      	cbz	r0, 8005e70 <_Balloc+0x64>
 8005e56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e5a:	e00e      	b.n	8005e7a <_Balloc+0x6e>
 8005e5c:	2221      	movs	r2, #33	; 0x21
 8005e5e:	2104      	movs	r1, #4
 8005e60:	4620      	mov	r0, r4
 8005e62:	f000 fb55 	bl	8006510 <_calloc_r>
 8005e66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e68:	60f0      	str	r0, [r6, #12]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e4      	bne.n	8005e3a <_Balloc+0x2e>
 8005e70:	2000      	movs	r0, #0
 8005e72:	bd70      	pop	{r4, r5, r6, pc}
 8005e74:	6802      	ldr	r2, [r0, #0]
 8005e76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e80:	e7f7      	b.n	8005e72 <_Balloc+0x66>
 8005e82:	bf00      	nop
 8005e84:	08007cd9 	.word	0x08007cd9
 8005e88:	08007d5c 	.word	0x08007d5c

08005e8c <_Bfree>:
 8005e8c:	b570      	push	{r4, r5, r6, lr}
 8005e8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005e90:	4605      	mov	r5, r0
 8005e92:	460c      	mov	r4, r1
 8005e94:	b976      	cbnz	r6, 8005eb4 <_Bfree+0x28>
 8005e96:	2010      	movs	r0, #16
 8005e98:	f7ff ff94 	bl	8005dc4 <malloc>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	6268      	str	r0, [r5, #36]	; 0x24
 8005ea0:	b920      	cbnz	r0, 8005eac <_Bfree+0x20>
 8005ea2:	218a      	movs	r1, #138	; 0x8a
 8005ea4:	4b08      	ldr	r3, [pc, #32]	; (8005ec8 <_Bfree+0x3c>)
 8005ea6:	4809      	ldr	r0, [pc, #36]	; (8005ecc <_Bfree+0x40>)
 8005ea8:	f000 fd8e 	bl	80069c8 <__assert_func>
 8005eac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005eb0:	6006      	str	r6, [r0, #0]
 8005eb2:	60c6      	str	r6, [r0, #12]
 8005eb4:	b13c      	cbz	r4, 8005ec6 <_Bfree+0x3a>
 8005eb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005eb8:	6862      	ldr	r2, [r4, #4]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ec0:	6021      	str	r1, [r4, #0]
 8005ec2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ec6:	bd70      	pop	{r4, r5, r6, pc}
 8005ec8:	08007cd9 	.word	0x08007cd9
 8005ecc:	08007d5c 	.word	0x08007d5c

08005ed0 <__multadd>:
 8005ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed4:	4607      	mov	r7, r0
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	461e      	mov	r6, r3
 8005eda:	2000      	movs	r0, #0
 8005edc:	690d      	ldr	r5, [r1, #16]
 8005ede:	f101 0c14 	add.w	ip, r1, #20
 8005ee2:	f8dc 3000 	ldr.w	r3, [ip]
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	b299      	uxth	r1, r3
 8005eea:	fb02 6101 	mla	r1, r2, r1, r6
 8005eee:	0c1e      	lsrs	r6, r3, #16
 8005ef0:	0c0b      	lsrs	r3, r1, #16
 8005ef2:	fb02 3306 	mla	r3, r2, r6, r3
 8005ef6:	b289      	uxth	r1, r1
 8005ef8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005efc:	4285      	cmp	r5, r0
 8005efe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f02:	f84c 1b04 	str.w	r1, [ip], #4
 8005f06:	dcec      	bgt.n	8005ee2 <__multadd+0x12>
 8005f08:	b30e      	cbz	r6, 8005f4e <__multadd+0x7e>
 8005f0a:	68a3      	ldr	r3, [r4, #8]
 8005f0c:	42ab      	cmp	r3, r5
 8005f0e:	dc19      	bgt.n	8005f44 <__multadd+0x74>
 8005f10:	6861      	ldr	r1, [r4, #4]
 8005f12:	4638      	mov	r0, r7
 8005f14:	3101      	adds	r1, #1
 8005f16:	f7ff ff79 	bl	8005e0c <_Balloc>
 8005f1a:	4680      	mov	r8, r0
 8005f1c:	b928      	cbnz	r0, 8005f2a <__multadd+0x5a>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	21b5      	movs	r1, #181	; 0xb5
 8005f22:	4b0c      	ldr	r3, [pc, #48]	; (8005f54 <__multadd+0x84>)
 8005f24:	480c      	ldr	r0, [pc, #48]	; (8005f58 <__multadd+0x88>)
 8005f26:	f000 fd4f 	bl	80069c8 <__assert_func>
 8005f2a:	6922      	ldr	r2, [r4, #16]
 8005f2c:	f104 010c 	add.w	r1, r4, #12
 8005f30:	3202      	adds	r2, #2
 8005f32:	0092      	lsls	r2, r2, #2
 8005f34:	300c      	adds	r0, #12
 8005f36:	f7ff ff5b 	bl	8005df0 <memcpy>
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	4638      	mov	r0, r7
 8005f3e:	f7ff ffa5 	bl	8005e8c <_Bfree>
 8005f42:	4644      	mov	r4, r8
 8005f44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f48:	3501      	adds	r5, #1
 8005f4a:	615e      	str	r6, [r3, #20]
 8005f4c:	6125      	str	r5, [r4, #16]
 8005f4e:	4620      	mov	r0, r4
 8005f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f54:	08007d4b 	.word	0x08007d4b
 8005f58:	08007d5c 	.word	0x08007d5c

08005f5c <__hi0bits>:
 8005f5c:	0c02      	lsrs	r2, r0, #16
 8005f5e:	0412      	lsls	r2, r2, #16
 8005f60:	4603      	mov	r3, r0
 8005f62:	b9ca      	cbnz	r2, 8005f98 <__hi0bits+0x3c>
 8005f64:	0403      	lsls	r3, r0, #16
 8005f66:	2010      	movs	r0, #16
 8005f68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005f6c:	bf04      	itt	eq
 8005f6e:	021b      	lsleq	r3, r3, #8
 8005f70:	3008      	addeq	r0, #8
 8005f72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005f76:	bf04      	itt	eq
 8005f78:	011b      	lsleq	r3, r3, #4
 8005f7a:	3004      	addeq	r0, #4
 8005f7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005f80:	bf04      	itt	eq
 8005f82:	009b      	lsleq	r3, r3, #2
 8005f84:	3002      	addeq	r0, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	db05      	blt.n	8005f96 <__hi0bits+0x3a>
 8005f8a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005f8e:	f100 0001 	add.w	r0, r0, #1
 8005f92:	bf08      	it	eq
 8005f94:	2020      	moveq	r0, #32
 8005f96:	4770      	bx	lr
 8005f98:	2000      	movs	r0, #0
 8005f9a:	e7e5      	b.n	8005f68 <__hi0bits+0xc>

08005f9c <__lo0bits>:
 8005f9c:	6803      	ldr	r3, [r0, #0]
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	f013 0007 	ands.w	r0, r3, #7
 8005fa4:	d00b      	beq.n	8005fbe <__lo0bits+0x22>
 8005fa6:	07d9      	lsls	r1, r3, #31
 8005fa8:	d421      	bmi.n	8005fee <__lo0bits+0x52>
 8005faa:	0798      	lsls	r0, r3, #30
 8005fac:	bf49      	itett	mi
 8005fae:	085b      	lsrmi	r3, r3, #1
 8005fb0:	089b      	lsrpl	r3, r3, #2
 8005fb2:	2001      	movmi	r0, #1
 8005fb4:	6013      	strmi	r3, [r2, #0]
 8005fb6:	bf5c      	itt	pl
 8005fb8:	2002      	movpl	r0, #2
 8005fba:	6013      	strpl	r3, [r2, #0]
 8005fbc:	4770      	bx	lr
 8005fbe:	b299      	uxth	r1, r3
 8005fc0:	b909      	cbnz	r1, 8005fc6 <__lo0bits+0x2a>
 8005fc2:	2010      	movs	r0, #16
 8005fc4:	0c1b      	lsrs	r3, r3, #16
 8005fc6:	b2d9      	uxtb	r1, r3
 8005fc8:	b909      	cbnz	r1, 8005fce <__lo0bits+0x32>
 8005fca:	3008      	adds	r0, #8
 8005fcc:	0a1b      	lsrs	r3, r3, #8
 8005fce:	0719      	lsls	r1, r3, #28
 8005fd0:	bf04      	itt	eq
 8005fd2:	091b      	lsreq	r3, r3, #4
 8005fd4:	3004      	addeq	r0, #4
 8005fd6:	0799      	lsls	r1, r3, #30
 8005fd8:	bf04      	itt	eq
 8005fda:	089b      	lsreq	r3, r3, #2
 8005fdc:	3002      	addeq	r0, #2
 8005fde:	07d9      	lsls	r1, r3, #31
 8005fe0:	d403      	bmi.n	8005fea <__lo0bits+0x4e>
 8005fe2:	085b      	lsrs	r3, r3, #1
 8005fe4:	f100 0001 	add.w	r0, r0, #1
 8005fe8:	d003      	beq.n	8005ff2 <__lo0bits+0x56>
 8005fea:	6013      	str	r3, [r2, #0]
 8005fec:	4770      	bx	lr
 8005fee:	2000      	movs	r0, #0
 8005ff0:	4770      	bx	lr
 8005ff2:	2020      	movs	r0, #32
 8005ff4:	4770      	bx	lr
	...

08005ff8 <__i2b>:
 8005ff8:	b510      	push	{r4, lr}
 8005ffa:	460c      	mov	r4, r1
 8005ffc:	2101      	movs	r1, #1
 8005ffe:	f7ff ff05 	bl	8005e0c <_Balloc>
 8006002:	4602      	mov	r2, r0
 8006004:	b928      	cbnz	r0, 8006012 <__i2b+0x1a>
 8006006:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800600a:	4b04      	ldr	r3, [pc, #16]	; (800601c <__i2b+0x24>)
 800600c:	4804      	ldr	r0, [pc, #16]	; (8006020 <__i2b+0x28>)
 800600e:	f000 fcdb 	bl	80069c8 <__assert_func>
 8006012:	2301      	movs	r3, #1
 8006014:	6144      	str	r4, [r0, #20]
 8006016:	6103      	str	r3, [r0, #16]
 8006018:	bd10      	pop	{r4, pc}
 800601a:	bf00      	nop
 800601c:	08007d4b 	.word	0x08007d4b
 8006020:	08007d5c 	.word	0x08007d5c

08006024 <__multiply>:
 8006024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006028:	4691      	mov	r9, r2
 800602a:	690a      	ldr	r2, [r1, #16]
 800602c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006030:	460c      	mov	r4, r1
 8006032:	429a      	cmp	r2, r3
 8006034:	bfbe      	ittt	lt
 8006036:	460b      	movlt	r3, r1
 8006038:	464c      	movlt	r4, r9
 800603a:	4699      	movlt	r9, r3
 800603c:	6927      	ldr	r7, [r4, #16]
 800603e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006042:	68a3      	ldr	r3, [r4, #8]
 8006044:	6861      	ldr	r1, [r4, #4]
 8006046:	eb07 060a 	add.w	r6, r7, sl
 800604a:	42b3      	cmp	r3, r6
 800604c:	b085      	sub	sp, #20
 800604e:	bfb8      	it	lt
 8006050:	3101      	addlt	r1, #1
 8006052:	f7ff fedb 	bl	8005e0c <_Balloc>
 8006056:	b930      	cbnz	r0, 8006066 <__multiply+0x42>
 8006058:	4602      	mov	r2, r0
 800605a:	f240 115d 	movw	r1, #349	; 0x15d
 800605e:	4b43      	ldr	r3, [pc, #268]	; (800616c <__multiply+0x148>)
 8006060:	4843      	ldr	r0, [pc, #268]	; (8006170 <__multiply+0x14c>)
 8006062:	f000 fcb1 	bl	80069c8 <__assert_func>
 8006066:	f100 0514 	add.w	r5, r0, #20
 800606a:	462b      	mov	r3, r5
 800606c:	2200      	movs	r2, #0
 800606e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006072:	4543      	cmp	r3, r8
 8006074:	d321      	bcc.n	80060ba <__multiply+0x96>
 8006076:	f104 0314 	add.w	r3, r4, #20
 800607a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800607e:	f109 0314 	add.w	r3, r9, #20
 8006082:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006086:	9202      	str	r2, [sp, #8]
 8006088:	1b3a      	subs	r2, r7, r4
 800608a:	3a15      	subs	r2, #21
 800608c:	f022 0203 	bic.w	r2, r2, #3
 8006090:	3204      	adds	r2, #4
 8006092:	f104 0115 	add.w	r1, r4, #21
 8006096:	428f      	cmp	r7, r1
 8006098:	bf38      	it	cc
 800609a:	2204      	movcc	r2, #4
 800609c:	9201      	str	r2, [sp, #4]
 800609e:	9a02      	ldr	r2, [sp, #8]
 80060a0:	9303      	str	r3, [sp, #12]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d80c      	bhi.n	80060c0 <__multiply+0x9c>
 80060a6:	2e00      	cmp	r6, #0
 80060a8:	dd03      	ble.n	80060b2 <__multiply+0x8e>
 80060aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d059      	beq.n	8006166 <__multiply+0x142>
 80060b2:	6106      	str	r6, [r0, #16]
 80060b4:	b005      	add	sp, #20
 80060b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ba:	f843 2b04 	str.w	r2, [r3], #4
 80060be:	e7d8      	b.n	8006072 <__multiply+0x4e>
 80060c0:	f8b3 a000 	ldrh.w	sl, [r3]
 80060c4:	f1ba 0f00 	cmp.w	sl, #0
 80060c8:	d023      	beq.n	8006112 <__multiply+0xee>
 80060ca:	46a9      	mov	r9, r5
 80060cc:	f04f 0c00 	mov.w	ip, #0
 80060d0:	f104 0e14 	add.w	lr, r4, #20
 80060d4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80060d8:	f8d9 1000 	ldr.w	r1, [r9]
 80060dc:	fa1f fb82 	uxth.w	fp, r2
 80060e0:	b289      	uxth	r1, r1
 80060e2:	fb0a 110b 	mla	r1, sl, fp, r1
 80060e6:	4461      	add	r1, ip
 80060e8:	f8d9 c000 	ldr.w	ip, [r9]
 80060ec:	0c12      	lsrs	r2, r2, #16
 80060ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80060f2:	fb0a c202 	mla	r2, sl, r2, ip
 80060f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80060fa:	b289      	uxth	r1, r1
 80060fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006100:	4577      	cmp	r7, lr
 8006102:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006106:	f849 1b04 	str.w	r1, [r9], #4
 800610a:	d8e3      	bhi.n	80060d4 <__multiply+0xb0>
 800610c:	9a01      	ldr	r2, [sp, #4]
 800610e:	f845 c002 	str.w	ip, [r5, r2]
 8006112:	9a03      	ldr	r2, [sp, #12]
 8006114:	3304      	adds	r3, #4
 8006116:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800611a:	f1b9 0f00 	cmp.w	r9, #0
 800611e:	d020      	beq.n	8006162 <__multiply+0x13e>
 8006120:	46ae      	mov	lr, r5
 8006122:	f04f 0a00 	mov.w	sl, #0
 8006126:	6829      	ldr	r1, [r5, #0]
 8006128:	f104 0c14 	add.w	ip, r4, #20
 800612c:	f8bc b000 	ldrh.w	fp, [ip]
 8006130:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006134:	b289      	uxth	r1, r1
 8006136:	fb09 220b 	mla	r2, r9, fp, r2
 800613a:	4492      	add	sl, r2
 800613c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006140:	f84e 1b04 	str.w	r1, [lr], #4
 8006144:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006148:	f8be 1000 	ldrh.w	r1, [lr]
 800614c:	0c12      	lsrs	r2, r2, #16
 800614e:	fb09 1102 	mla	r1, r9, r2, r1
 8006152:	4567      	cmp	r7, ip
 8006154:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006158:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800615c:	d8e6      	bhi.n	800612c <__multiply+0x108>
 800615e:	9a01      	ldr	r2, [sp, #4]
 8006160:	50a9      	str	r1, [r5, r2]
 8006162:	3504      	adds	r5, #4
 8006164:	e79b      	b.n	800609e <__multiply+0x7a>
 8006166:	3e01      	subs	r6, #1
 8006168:	e79d      	b.n	80060a6 <__multiply+0x82>
 800616a:	bf00      	nop
 800616c:	08007d4b 	.word	0x08007d4b
 8006170:	08007d5c 	.word	0x08007d5c

08006174 <__pow5mult>:
 8006174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006178:	4615      	mov	r5, r2
 800617a:	f012 0203 	ands.w	r2, r2, #3
 800617e:	4606      	mov	r6, r0
 8006180:	460f      	mov	r7, r1
 8006182:	d007      	beq.n	8006194 <__pow5mult+0x20>
 8006184:	4c25      	ldr	r4, [pc, #148]	; (800621c <__pow5mult+0xa8>)
 8006186:	3a01      	subs	r2, #1
 8006188:	2300      	movs	r3, #0
 800618a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800618e:	f7ff fe9f 	bl	8005ed0 <__multadd>
 8006192:	4607      	mov	r7, r0
 8006194:	10ad      	asrs	r5, r5, #2
 8006196:	d03d      	beq.n	8006214 <__pow5mult+0xa0>
 8006198:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800619a:	b97c      	cbnz	r4, 80061bc <__pow5mult+0x48>
 800619c:	2010      	movs	r0, #16
 800619e:	f7ff fe11 	bl	8005dc4 <malloc>
 80061a2:	4602      	mov	r2, r0
 80061a4:	6270      	str	r0, [r6, #36]	; 0x24
 80061a6:	b928      	cbnz	r0, 80061b4 <__pow5mult+0x40>
 80061a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80061ac:	4b1c      	ldr	r3, [pc, #112]	; (8006220 <__pow5mult+0xac>)
 80061ae:	481d      	ldr	r0, [pc, #116]	; (8006224 <__pow5mult+0xb0>)
 80061b0:	f000 fc0a 	bl	80069c8 <__assert_func>
 80061b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061b8:	6004      	str	r4, [r0, #0]
 80061ba:	60c4      	str	r4, [r0, #12]
 80061bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80061c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061c4:	b94c      	cbnz	r4, 80061da <__pow5mult+0x66>
 80061c6:	f240 2171 	movw	r1, #625	; 0x271
 80061ca:	4630      	mov	r0, r6
 80061cc:	f7ff ff14 	bl	8005ff8 <__i2b>
 80061d0:	2300      	movs	r3, #0
 80061d2:	4604      	mov	r4, r0
 80061d4:	f8c8 0008 	str.w	r0, [r8, #8]
 80061d8:	6003      	str	r3, [r0, #0]
 80061da:	f04f 0900 	mov.w	r9, #0
 80061de:	07eb      	lsls	r3, r5, #31
 80061e0:	d50a      	bpl.n	80061f8 <__pow5mult+0x84>
 80061e2:	4639      	mov	r1, r7
 80061e4:	4622      	mov	r2, r4
 80061e6:	4630      	mov	r0, r6
 80061e8:	f7ff ff1c 	bl	8006024 <__multiply>
 80061ec:	4680      	mov	r8, r0
 80061ee:	4639      	mov	r1, r7
 80061f0:	4630      	mov	r0, r6
 80061f2:	f7ff fe4b 	bl	8005e8c <_Bfree>
 80061f6:	4647      	mov	r7, r8
 80061f8:	106d      	asrs	r5, r5, #1
 80061fa:	d00b      	beq.n	8006214 <__pow5mult+0xa0>
 80061fc:	6820      	ldr	r0, [r4, #0]
 80061fe:	b938      	cbnz	r0, 8006210 <__pow5mult+0x9c>
 8006200:	4622      	mov	r2, r4
 8006202:	4621      	mov	r1, r4
 8006204:	4630      	mov	r0, r6
 8006206:	f7ff ff0d 	bl	8006024 <__multiply>
 800620a:	6020      	str	r0, [r4, #0]
 800620c:	f8c0 9000 	str.w	r9, [r0]
 8006210:	4604      	mov	r4, r0
 8006212:	e7e4      	b.n	80061de <__pow5mult+0x6a>
 8006214:	4638      	mov	r0, r7
 8006216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800621a:	bf00      	nop
 800621c:	08007ea8 	.word	0x08007ea8
 8006220:	08007cd9 	.word	0x08007cd9
 8006224:	08007d5c 	.word	0x08007d5c

08006228 <__lshift>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	460c      	mov	r4, r1
 800622e:	4607      	mov	r7, r0
 8006230:	4691      	mov	r9, r2
 8006232:	6923      	ldr	r3, [r4, #16]
 8006234:	6849      	ldr	r1, [r1, #4]
 8006236:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800623a:	68a3      	ldr	r3, [r4, #8]
 800623c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006240:	f108 0601 	add.w	r6, r8, #1
 8006244:	42b3      	cmp	r3, r6
 8006246:	db0b      	blt.n	8006260 <__lshift+0x38>
 8006248:	4638      	mov	r0, r7
 800624a:	f7ff fddf 	bl	8005e0c <_Balloc>
 800624e:	4605      	mov	r5, r0
 8006250:	b948      	cbnz	r0, 8006266 <__lshift+0x3e>
 8006252:	4602      	mov	r2, r0
 8006254:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006258:	4b29      	ldr	r3, [pc, #164]	; (8006300 <__lshift+0xd8>)
 800625a:	482a      	ldr	r0, [pc, #168]	; (8006304 <__lshift+0xdc>)
 800625c:	f000 fbb4 	bl	80069c8 <__assert_func>
 8006260:	3101      	adds	r1, #1
 8006262:	005b      	lsls	r3, r3, #1
 8006264:	e7ee      	b.n	8006244 <__lshift+0x1c>
 8006266:	2300      	movs	r3, #0
 8006268:	f100 0114 	add.w	r1, r0, #20
 800626c:	f100 0210 	add.w	r2, r0, #16
 8006270:	4618      	mov	r0, r3
 8006272:	4553      	cmp	r3, sl
 8006274:	db37      	blt.n	80062e6 <__lshift+0xbe>
 8006276:	6920      	ldr	r0, [r4, #16]
 8006278:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800627c:	f104 0314 	add.w	r3, r4, #20
 8006280:	f019 091f 	ands.w	r9, r9, #31
 8006284:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006288:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800628c:	d02f      	beq.n	80062ee <__lshift+0xc6>
 800628e:	468a      	mov	sl, r1
 8006290:	f04f 0c00 	mov.w	ip, #0
 8006294:	f1c9 0e20 	rsb	lr, r9, #32
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	fa02 f209 	lsl.w	r2, r2, r9
 800629e:	ea42 020c 	orr.w	r2, r2, ip
 80062a2:	f84a 2b04 	str.w	r2, [sl], #4
 80062a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80062aa:	4298      	cmp	r0, r3
 80062ac:	fa22 fc0e 	lsr.w	ip, r2, lr
 80062b0:	d8f2      	bhi.n	8006298 <__lshift+0x70>
 80062b2:	1b03      	subs	r3, r0, r4
 80062b4:	3b15      	subs	r3, #21
 80062b6:	f023 0303 	bic.w	r3, r3, #3
 80062ba:	3304      	adds	r3, #4
 80062bc:	f104 0215 	add.w	r2, r4, #21
 80062c0:	4290      	cmp	r0, r2
 80062c2:	bf38      	it	cc
 80062c4:	2304      	movcc	r3, #4
 80062c6:	f841 c003 	str.w	ip, [r1, r3]
 80062ca:	f1bc 0f00 	cmp.w	ip, #0
 80062ce:	d001      	beq.n	80062d4 <__lshift+0xac>
 80062d0:	f108 0602 	add.w	r6, r8, #2
 80062d4:	3e01      	subs	r6, #1
 80062d6:	4638      	mov	r0, r7
 80062d8:	4621      	mov	r1, r4
 80062da:	612e      	str	r6, [r5, #16]
 80062dc:	f7ff fdd6 	bl	8005e8c <_Bfree>
 80062e0:	4628      	mov	r0, r5
 80062e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80062ea:	3301      	adds	r3, #1
 80062ec:	e7c1      	b.n	8006272 <__lshift+0x4a>
 80062ee:	3904      	subs	r1, #4
 80062f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80062f4:	4298      	cmp	r0, r3
 80062f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80062fa:	d8f9      	bhi.n	80062f0 <__lshift+0xc8>
 80062fc:	e7ea      	b.n	80062d4 <__lshift+0xac>
 80062fe:	bf00      	nop
 8006300:	08007d4b 	.word	0x08007d4b
 8006304:	08007d5c 	.word	0x08007d5c

08006308 <__mcmp>:
 8006308:	4603      	mov	r3, r0
 800630a:	690a      	ldr	r2, [r1, #16]
 800630c:	6900      	ldr	r0, [r0, #16]
 800630e:	b530      	push	{r4, r5, lr}
 8006310:	1a80      	subs	r0, r0, r2
 8006312:	d10d      	bne.n	8006330 <__mcmp+0x28>
 8006314:	3314      	adds	r3, #20
 8006316:	3114      	adds	r1, #20
 8006318:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800631c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006320:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006324:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006328:	4295      	cmp	r5, r2
 800632a:	d002      	beq.n	8006332 <__mcmp+0x2a>
 800632c:	d304      	bcc.n	8006338 <__mcmp+0x30>
 800632e:	2001      	movs	r0, #1
 8006330:	bd30      	pop	{r4, r5, pc}
 8006332:	42a3      	cmp	r3, r4
 8006334:	d3f4      	bcc.n	8006320 <__mcmp+0x18>
 8006336:	e7fb      	b.n	8006330 <__mcmp+0x28>
 8006338:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800633c:	e7f8      	b.n	8006330 <__mcmp+0x28>
	...

08006340 <__mdiff>:
 8006340:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	460d      	mov	r5, r1
 8006346:	4607      	mov	r7, r0
 8006348:	4611      	mov	r1, r2
 800634a:	4628      	mov	r0, r5
 800634c:	4614      	mov	r4, r2
 800634e:	f7ff ffdb 	bl	8006308 <__mcmp>
 8006352:	1e06      	subs	r6, r0, #0
 8006354:	d111      	bne.n	800637a <__mdiff+0x3a>
 8006356:	4631      	mov	r1, r6
 8006358:	4638      	mov	r0, r7
 800635a:	f7ff fd57 	bl	8005e0c <_Balloc>
 800635e:	4602      	mov	r2, r0
 8006360:	b928      	cbnz	r0, 800636e <__mdiff+0x2e>
 8006362:	f240 2132 	movw	r1, #562	; 0x232
 8006366:	4b3a      	ldr	r3, [pc, #232]	; (8006450 <__mdiff+0x110>)
 8006368:	483a      	ldr	r0, [pc, #232]	; (8006454 <__mdiff+0x114>)
 800636a:	f000 fb2d 	bl	80069c8 <__assert_func>
 800636e:	2301      	movs	r3, #1
 8006370:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006374:	4610      	mov	r0, r2
 8006376:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800637a:	bfa4      	itt	ge
 800637c:	4623      	movge	r3, r4
 800637e:	462c      	movge	r4, r5
 8006380:	4638      	mov	r0, r7
 8006382:	6861      	ldr	r1, [r4, #4]
 8006384:	bfa6      	itte	ge
 8006386:	461d      	movge	r5, r3
 8006388:	2600      	movge	r6, #0
 800638a:	2601      	movlt	r6, #1
 800638c:	f7ff fd3e 	bl	8005e0c <_Balloc>
 8006390:	4602      	mov	r2, r0
 8006392:	b918      	cbnz	r0, 800639c <__mdiff+0x5c>
 8006394:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006398:	4b2d      	ldr	r3, [pc, #180]	; (8006450 <__mdiff+0x110>)
 800639a:	e7e5      	b.n	8006368 <__mdiff+0x28>
 800639c:	f102 0814 	add.w	r8, r2, #20
 80063a0:	46c2      	mov	sl, r8
 80063a2:	f04f 0c00 	mov.w	ip, #0
 80063a6:	6927      	ldr	r7, [r4, #16]
 80063a8:	60c6      	str	r6, [r0, #12]
 80063aa:	692e      	ldr	r6, [r5, #16]
 80063ac:	f104 0014 	add.w	r0, r4, #20
 80063b0:	f105 0914 	add.w	r9, r5, #20
 80063b4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80063b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80063bc:	3410      	adds	r4, #16
 80063be:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80063c2:	f859 3b04 	ldr.w	r3, [r9], #4
 80063c6:	fa1f f18b 	uxth.w	r1, fp
 80063ca:	448c      	add	ip, r1
 80063cc:	b299      	uxth	r1, r3
 80063ce:	0c1b      	lsrs	r3, r3, #16
 80063d0:	ebac 0101 	sub.w	r1, ip, r1
 80063d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80063d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80063dc:	b289      	uxth	r1, r1
 80063de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80063e2:	454e      	cmp	r6, r9
 80063e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80063e8:	f84a 3b04 	str.w	r3, [sl], #4
 80063ec:	d8e7      	bhi.n	80063be <__mdiff+0x7e>
 80063ee:	1b73      	subs	r3, r6, r5
 80063f0:	3b15      	subs	r3, #21
 80063f2:	f023 0303 	bic.w	r3, r3, #3
 80063f6:	3515      	adds	r5, #21
 80063f8:	3304      	adds	r3, #4
 80063fa:	42ae      	cmp	r6, r5
 80063fc:	bf38      	it	cc
 80063fe:	2304      	movcc	r3, #4
 8006400:	4418      	add	r0, r3
 8006402:	4443      	add	r3, r8
 8006404:	461e      	mov	r6, r3
 8006406:	4605      	mov	r5, r0
 8006408:	4575      	cmp	r5, lr
 800640a:	d30e      	bcc.n	800642a <__mdiff+0xea>
 800640c:	f10e 0103 	add.w	r1, lr, #3
 8006410:	1a09      	subs	r1, r1, r0
 8006412:	f021 0103 	bic.w	r1, r1, #3
 8006416:	3803      	subs	r0, #3
 8006418:	4586      	cmp	lr, r0
 800641a:	bf38      	it	cc
 800641c:	2100      	movcc	r1, #0
 800641e:	4419      	add	r1, r3
 8006420:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006424:	b18b      	cbz	r3, 800644a <__mdiff+0x10a>
 8006426:	6117      	str	r7, [r2, #16]
 8006428:	e7a4      	b.n	8006374 <__mdiff+0x34>
 800642a:	f855 8b04 	ldr.w	r8, [r5], #4
 800642e:	fa1f f188 	uxth.w	r1, r8
 8006432:	4461      	add	r1, ip
 8006434:	140c      	asrs	r4, r1, #16
 8006436:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800643a:	b289      	uxth	r1, r1
 800643c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006440:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006444:	f846 1b04 	str.w	r1, [r6], #4
 8006448:	e7de      	b.n	8006408 <__mdiff+0xc8>
 800644a:	3f01      	subs	r7, #1
 800644c:	e7e8      	b.n	8006420 <__mdiff+0xe0>
 800644e:	bf00      	nop
 8006450:	08007d4b 	.word	0x08007d4b
 8006454:	08007d5c 	.word	0x08007d5c

08006458 <__d2b>:
 8006458:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800645c:	2101      	movs	r1, #1
 800645e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006462:	4690      	mov	r8, r2
 8006464:	461d      	mov	r5, r3
 8006466:	f7ff fcd1 	bl	8005e0c <_Balloc>
 800646a:	4604      	mov	r4, r0
 800646c:	b930      	cbnz	r0, 800647c <__d2b+0x24>
 800646e:	4602      	mov	r2, r0
 8006470:	f240 310a 	movw	r1, #778	; 0x30a
 8006474:	4b24      	ldr	r3, [pc, #144]	; (8006508 <__d2b+0xb0>)
 8006476:	4825      	ldr	r0, [pc, #148]	; (800650c <__d2b+0xb4>)
 8006478:	f000 faa6 	bl	80069c8 <__assert_func>
 800647c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006480:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006484:	bb2d      	cbnz	r5, 80064d2 <__d2b+0x7a>
 8006486:	9301      	str	r3, [sp, #4]
 8006488:	f1b8 0300 	subs.w	r3, r8, #0
 800648c:	d026      	beq.n	80064dc <__d2b+0x84>
 800648e:	4668      	mov	r0, sp
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	f7ff fd83 	bl	8005f9c <__lo0bits>
 8006496:	9900      	ldr	r1, [sp, #0]
 8006498:	b1f0      	cbz	r0, 80064d8 <__d2b+0x80>
 800649a:	9a01      	ldr	r2, [sp, #4]
 800649c:	f1c0 0320 	rsb	r3, r0, #32
 80064a0:	fa02 f303 	lsl.w	r3, r2, r3
 80064a4:	430b      	orrs	r3, r1
 80064a6:	40c2      	lsrs	r2, r0
 80064a8:	6163      	str	r3, [r4, #20]
 80064aa:	9201      	str	r2, [sp, #4]
 80064ac:	9b01      	ldr	r3, [sp, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	bf14      	ite	ne
 80064b2:	2102      	movne	r1, #2
 80064b4:	2101      	moveq	r1, #1
 80064b6:	61a3      	str	r3, [r4, #24]
 80064b8:	6121      	str	r1, [r4, #16]
 80064ba:	b1c5      	cbz	r5, 80064ee <__d2b+0x96>
 80064bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80064c0:	4405      	add	r5, r0
 80064c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80064c6:	603d      	str	r5, [r7, #0]
 80064c8:	6030      	str	r0, [r6, #0]
 80064ca:	4620      	mov	r0, r4
 80064cc:	b002      	add	sp, #8
 80064ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064d6:	e7d6      	b.n	8006486 <__d2b+0x2e>
 80064d8:	6161      	str	r1, [r4, #20]
 80064da:	e7e7      	b.n	80064ac <__d2b+0x54>
 80064dc:	a801      	add	r0, sp, #4
 80064de:	f7ff fd5d 	bl	8005f9c <__lo0bits>
 80064e2:	2101      	movs	r1, #1
 80064e4:	9b01      	ldr	r3, [sp, #4]
 80064e6:	6121      	str	r1, [r4, #16]
 80064e8:	6163      	str	r3, [r4, #20]
 80064ea:	3020      	adds	r0, #32
 80064ec:	e7e5      	b.n	80064ba <__d2b+0x62>
 80064ee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80064f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80064f6:	6038      	str	r0, [r7, #0]
 80064f8:	6918      	ldr	r0, [r3, #16]
 80064fa:	f7ff fd2f 	bl	8005f5c <__hi0bits>
 80064fe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006502:	6031      	str	r1, [r6, #0]
 8006504:	e7e1      	b.n	80064ca <__d2b+0x72>
 8006506:	bf00      	nop
 8006508:	08007d4b 	.word	0x08007d4b
 800650c:	08007d5c 	.word	0x08007d5c

08006510 <_calloc_r>:
 8006510:	b570      	push	{r4, r5, r6, lr}
 8006512:	fba1 5402 	umull	r5, r4, r1, r2
 8006516:	b934      	cbnz	r4, 8006526 <_calloc_r+0x16>
 8006518:	4629      	mov	r1, r5
 800651a:	f000 f875 	bl	8006608 <_malloc_r>
 800651e:	4606      	mov	r6, r0
 8006520:	b928      	cbnz	r0, 800652e <_calloc_r+0x1e>
 8006522:	4630      	mov	r0, r6
 8006524:	bd70      	pop	{r4, r5, r6, pc}
 8006526:	220c      	movs	r2, #12
 8006528:	2600      	movs	r6, #0
 800652a:	6002      	str	r2, [r0, #0]
 800652c:	e7f9      	b.n	8006522 <_calloc_r+0x12>
 800652e:	462a      	mov	r2, r5
 8006530:	4621      	mov	r1, r4
 8006532:	f7fe f93f 	bl	80047b4 <memset>
 8006536:	e7f4      	b.n	8006522 <_calloc_r+0x12>

08006538 <_free_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4605      	mov	r5, r0
 800653c:	2900      	cmp	r1, #0
 800653e:	d040      	beq.n	80065c2 <_free_r+0x8a>
 8006540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006544:	1f0c      	subs	r4, r1, #4
 8006546:	2b00      	cmp	r3, #0
 8006548:	bfb8      	it	lt
 800654a:	18e4      	addlt	r4, r4, r3
 800654c:	f000 fa98 	bl	8006a80 <__malloc_lock>
 8006550:	4a1c      	ldr	r2, [pc, #112]	; (80065c4 <_free_r+0x8c>)
 8006552:	6813      	ldr	r3, [r2, #0]
 8006554:	b933      	cbnz	r3, 8006564 <_free_r+0x2c>
 8006556:	6063      	str	r3, [r4, #4]
 8006558:	6014      	str	r4, [r2, #0]
 800655a:	4628      	mov	r0, r5
 800655c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006560:	f000 ba94 	b.w	8006a8c <__malloc_unlock>
 8006564:	42a3      	cmp	r3, r4
 8006566:	d908      	bls.n	800657a <_free_r+0x42>
 8006568:	6820      	ldr	r0, [r4, #0]
 800656a:	1821      	adds	r1, r4, r0
 800656c:	428b      	cmp	r3, r1
 800656e:	bf01      	itttt	eq
 8006570:	6819      	ldreq	r1, [r3, #0]
 8006572:	685b      	ldreq	r3, [r3, #4]
 8006574:	1809      	addeq	r1, r1, r0
 8006576:	6021      	streq	r1, [r4, #0]
 8006578:	e7ed      	b.n	8006556 <_free_r+0x1e>
 800657a:	461a      	mov	r2, r3
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	b10b      	cbz	r3, 8006584 <_free_r+0x4c>
 8006580:	42a3      	cmp	r3, r4
 8006582:	d9fa      	bls.n	800657a <_free_r+0x42>
 8006584:	6811      	ldr	r1, [r2, #0]
 8006586:	1850      	adds	r0, r2, r1
 8006588:	42a0      	cmp	r0, r4
 800658a:	d10b      	bne.n	80065a4 <_free_r+0x6c>
 800658c:	6820      	ldr	r0, [r4, #0]
 800658e:	4401      	add	r1, r0
 8006590:	1850      	adds	r0, r2, r1
 8006592:	4283      	cmp	r3, r0
 8006594:	6011      	str	r1, [r2, #0]
 8006596:	d1e0      	bne.n	800655a <_free_r+0x22>
 8006598:	6818      	ldr	r0, [r3, #0]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	4401      	add	r1, r0
 800659e:	6011      	str	r1, [r2, #0]
 80065a0:	6053      	str	r3, [r2, #4]
 80065a2:	e7da      	b.n	800655a <_free_r+0x22>
 80065a4:	d902      	bls.n	80065ac <_free_r+0x74>
 80065a6:	230c      	movs	r3, #12
 80065a8:	602b      	str	r3, [r5, #0]
 80065aa:	e7d6      	b.n	800655a <_free_r+0x22>
 80065ac:	6820      	ldr	r0, [r4, #0]
 80065ae:	1821      	adds	r1, r4, r0
 80065b0:	428b      	cmp	r3, r1
 80065b2:	bf01      	itttt	eq
 80065b4:	6819      	ldreq	r1, [r3, #0]
 80065b6:	685b      	ldreq	r3, [r3, #4]
 80065b8:	1809      	addeq	r1, r1, r0
 80065ba:	6021      	streq	r1, [r4, #0]
 80065bc:	6063      	str	r3, [r4, #4]
 80065be:	6054      	str	r4, [r2, #4]
 80065c0:	e7cb      	b.n	800655a <_free_r+0x22>
 80065c2:	bd38      	pop	{r3, r4, r5, pc}
 80065c4:	200002cc 	.word	0x200002cc

080065c8 <sbrk_aligned>:
 80065c8:	b570      	push	{r4, r5, r6, lr}
 80065ca:	4e0e      	ldr	r6, [pc, #56]	; (8006604 <sbrk_aligned+0x3c>)
 80065cc:	460c      	mov	r4, r1
 80065ce:	6831      	ldr	r1, [r6, #0]
 80065d0:	4605      	mov	r5, r0
 80065d2:	b911      	cbnz	r1, 80065da <sbrk_aligned+0x12>
 80065d4:	f000 f9e8 	bl	80069a8 <_sbrk_r>
 80065d8:	6030      	str	r0, [r6, #0]
 80065da:	4621      	mov	r1, r4
 80065dc:	4628      	mov	r0, r5
 80065de:	f000 f9e3 	bl	80069a8 <_sbrk_r>
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	d00a      	beq.n	80065fc <sbrk_aligned+0x34>
 80065e6:	1cc4      	adds	r4, r0, #3
 80065e8:	f024 0403 	bic.w	r4, r4, #3
 80065ec:	42a0      	cmp	r0, r4
 80065ee:	d007      	beq.n	8006600 <sbrk_aligned+0x38>
 80065f0:	1a21      	subs	r1, r4, r0
 80065f2:	4628      	mov	r0, r5
 80065f4:	f000 f9d8 	bl	80069a8 <_sbrk_r>
 80065f8:	3001      	adds	r0, #1
 80065fa:	d101      	bne.n	8006600 <sbrk_aligned+0x38>
 80065fc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006600:	4620      	mov	r0, r4
 8006602:	bd70      	pop	{r4, r5, r6, pc}
 8006604:	200002d0 	.word	0x200002d0

08006608 <_malloc_r>:
 8006608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800660c:	1ccd      	adds	r5, r1, #3
 800660e:	f025 0503 	bic.w	r5, r5, #3
 8006612:	3508      	adds	r5, #8
 8006614:	2d0c      	cmp	r5, #12
 8006616:	bf38      	it	cc
 8006618:	250c      	movcc	r5, #12
 800661a:	2d00      	cmp	r5, #0
 800661c:	4607      	mov	r7, r0
 800661e:	db01      	blt.n	8006624 <_malloc_r+0x1c>
 8006620:	42a9      	cmp	r1, r5
 8006622:	d905      	bls.n	8006630 <_malloc_r+0x28>
 8006624:	230c      	movs	r3, #12
 8006626:	2600      	movs	r6, #0
 8006628:	603b      	str	r3, [r7, #0]
 800662a:	4630      	mov	r0, r6
 800662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006630:	4e2e      	ldr	r6, [pc, #184]	; (80066ec <_malloc_r+0xe4>)
 8006632:	f000 fa25 	bl	8006a80 <__malloc_lock>
 8006636:	6833      	ldr	r3, [r6, #0]
 8006638:	461c      	mov	r4, r3
 800663a:	bb34      	cbnz	r4, 800668a <_malloc_r+0x82>
 800663c:	4629      	mov	r1, r5
 800663e:	4638      	mov	r0, r7
 8006640:	f7ff ffc2 	bl	80065c8 <sbrk_aligned>
 8006644:	1c43      	adds	r3, r0, #1
 8006646:	4604      	mov	r4, r0
 8006648:	d14d      	bne.n	80066e6 <_malloc_r+0xde>
 800664a:	6834      	ldr	r4, [r6, #0]
 800664c:	4626      	mov	r6, r4
 800664e:	2e00      	cmp	r6, #0
 8006650:	d140      	bne.n	80066d4 <_malloc_r+0xcc>
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	4631      	mov	r1, r6
 8006656:	4638      	mov	r0, r7
 8006658:	eb04 0803 	add.w	r8, r4, r3
 800665c:	f000 f9a4 	bl	80069a8 <_sbrk_r>
 8006660:	4580      	cmp	r8, r0
 8006662:	d13a      	bne.n	80066da <_malloc_r+0xd2>
 8006664:	6821      	ldr	r1, [r4, #0]
 8006666:	3503      	adds	r5, #3
 8006668:	1a6d      	subs	r5, r5, r1
 800666a:	f025 0503 	bic.w	r5, r5, #3
 800666e:	3508      	adds	r5, #8
 8006670:	2d0c      	cmp	r5, #12
 8006672:	bf38      	it	cc
 8006674:	250c      	movcc	r5, #12
 8006676:	4638      	mov	r0, r7
 8006678:	4629      	mov	r1, r5
 800667a:	f7ff ffa5 	bl	80065c8 <sbrk_aligned>
 800667e:	3001      	adds	r0, #1
 8006680:	d02b      	beq.n	80066da <_malloc_r+0xd2>
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	442b      	add	r3, r5
 8006686:	6023      	str	r3, [r4, #0]
 8006688:	e00e      	b.n	80066a8 <_malloc_r+0xa0>
 800668a:	6822      	ldr	r2, [r4, #0]
 800668c:	1b52      	subs	r2, r2, r5
 800668e:	d41e      	bmi.n	80066ce <_malloc_r+0xc6>
 8006690:	2a0b      	cmp	r2, #11
 8006692:	d916      	bls.n	80066c2 <_malloc_r+0xba>
 8006694:	1961      	adds	r1, r4, r5
 8006696:	42a3      	cmp	r3, r4
 8006698:	6025      	str	r5, [r4, #0]
 800669a:	bf18      	it	ne
 800669c:	6059      	strne	r1, [r3, #4]
 800669e:	6863      	ldr	r3, [r4, #4]
 80066a0:	bf08      	it	eq
 80066a2:	6031      	streq	r1, [r6, #0]
 80066a4:	5162      	str	r2, [r4, r5]
 80066a6:	604b      	str	r3, [r1, #4]
 80066a8:	4638      	mov	r0, r7
 80066aa:	f104 060b 	add.w	r6, r4, #11
 80066ae:	f000 f9ed 	bl	8006a8c <__malloc_unlock>
 80066b2:	f026 0607 	bic.w	r6, r6, #7
 80066b6:	1d23      	adds	r3, r4, #4
 80066b8:	1af2      	subs	r2, r6, r3
 80066ba:	d0b6      	beq.n	800662a <_malloc_r+0x22>
 80066bc:	1b9b      	subs	r3, r3, r6
 80066be:	50a3      	str	r3, [r4, r2]
 80066c0:	e7b3      	b.n	800662a <_malloc_r+0x22>
 80066c2:	6862      	ldr	r2, [r4, #4]
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	bf0c      	ite	eq
 80066c8:	6032      	streq	r2, [r6, #0]
 80066ca:	605a      	strne	r2, [r3, #4]
 80066cc:	e7ec      	b.n	80066a8 <_malloc_r+0xa0>
 80066ce:	4623      	mov	r3, r4
 80066d0:	6864      	ldr	r4, [r4, #4]
 80066d2:	e7b2      	b.n	800663a <_malloc_r+0x32>
 80066d4:	4634      	mov	r4, r6
 80066d6:	6876      	ldr	r6, [r6, #4]
 80066d8:	e7b9      	b.n	800664e <_malloc_r+0x46>
 80066da:	230c      	movs	r3, #12
 80066dc:	4638      	mov	r0, r7
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	f000 f9d4 	bl	8006a8c <__malloc_unlock>
 80066e4:	e7a1      	b.n	800662a <_malloc_r+0x22>
 80066e6:	6025      	str	r5, [r4, #0]
 80066e8:	e7de      	b.n	80066a8 <_malloc_r+0xa0>
 80066ea:	bf00      	nop
 80066ec:	200002cc 	.word	0x200002cc

080066f0 <__ssputs_r>:
 80066f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f4:	688e      	ldr	r6, [r1, #8]
 80066f6:	4682      	mov	sl, r0
 80066f8:	429e      	cmp	r6, r3
 80066fa:	460c      	mov	r4, r1
 80066fc:	4690      	mov	r8, r2
 80066fe:	461f      	mov	r7, r3
 8006700:	d838      	bhi.n	8006774 <__ssputs_r+0x84>
 8006702:	898a      	ldrh	r2, [r1, #12]
 8006704:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006708:	d032      	beq.n	8006770 <__ssputs_r+0x80>
 800670a:	6825      	ldr	r5, [r4, #0]
 800670c:	6909      	ldr	r1, [r1, #16]
 800670e:	3301      	adds	r3, #1
 8006710:	eba5 0901 	sub.w	r9, r5, r1
 8006714:	6965      	ldr	r5, [r4, #20]
 8006716:	444b      	add	r3, r9
 8006718:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800671c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006720:	106d      	asrs	r5, r5, #1
 8006722:	429d      	cmp	r5, r3
 8006724:	bf38      	it	cc
 8006726:	461d      	movcc	r5, r3
 8006728:	0553      	lsls	r3, r2, #21
 800672a:	d531      	bpl.n	8006790 <__ssputs_r+0xa0>
 800672c:	4629      	mov	r1, r5
 800672e:	f7ff ff6b 	bl	8006608 <_malloc_r>
 8006732:	4606      	mov	r6, r0
 8006734:	b950      	cbnz	r0, 800674c <__ssputs_r+0x5c>
 8006736:	230c      	movs	r3, #12
 8006738:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800673c:	f8ca 3000 	str.w	r3, [sl]
 8006740:	89a3      	ldrh	r3, [r4, #12]
 8006742:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006746:	81a3      	strh	r3, [r4, #12]
 8006748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800674c:	464a      	mov	r2, r9
 800674e:	6921      	ldr	r1, [r4, #16]
 8006750:	f7ff fb4e 	bl	8005df0 <memcpy>
 8006754:	89a3      	ldrh	r3, [r4, #12]
 8006756:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800675a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800675e:	81a3      	strh	r3, [r4, #12]
 8006760:	6126      	str	r6, [r4, #16]
 8006762:	444e      	add	r6, r9
 8006764:	6026      	str	r6, [r4, #0]
 8006766:	463e      	mov	r6, r7
 8006768:	6165      	str	r5, [r4, #20]
 800676a:	eba5 0509 	sub.w	r5, r5, r9
 800676e:	60a5      	str	r5, [r4, #8]
 8006770:	42be      	cmp	r6, r7
 8006772:	d900      	bls.n	8006776 <__ssputs_r+0x86>
 8006774:	463e      	mov	r6, r7
 8006776:	4632      	mov	r2, r6
 8006778:	4641      	mov	r1, r8
 800677a:	6820      	ldr	r0, [r4, #0]
 800677c:	f000 f966 	bl	8006a4c <memmove>
 8006780:	68a3      	ldr	r3, [r4, #8]
 8006782:	2000      	movs	r0, #0
 8006784:	1b9b      	subs	r3, r3, r6
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	4433      	add	r3, r6
 800678c:	6023      	str	r3, [r4, #0]
 800678e:	e7db      	b.n	8006748 <__ssputs_r+0x58>
 8006790:	462a      	mov	r2, r5
 8006792:	f000 f981 	bl	8006a98 <_realloc_r>
 8006796:	4606      	mov	r6, r0
 8006798:	2800      	cmp	r0, #0
 800679a:	d1e1      	bne.n	8006760 <__ssputs_r+0x70>
 800679c:	4650      	mov	r0, sl
 800679e:	6921      	ldr	r1, [r4, #16]
 80067a0:	f7ff feca 	bl	8006538 <_free_r>
 80067a4:	e7c7      	b.n	8006736 <__ssputs_r+0x46>
	...

080067a8 <_svfiprintf_r>:
 80067a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ac:	4698      	mov	r8, r3
 80067ae:	898b      	ldrh	r3, [r1, #12]
 80067b0:	4607      	mov	r7, r0
 80067b2:	061b      	lsls	r3, r3, #24
 80067b4:	460d      	mov	r5, r1
 80067b6:	4614      	mov	r4, r2
 80067b8:	b09d      	sub	sp, #116	; 0x74
 80067ba:	d50e      	bpl.n	80067da <_svfiprintf_r+0x32>
 80067bc:	690b      	ldr	r3, [r1, #16]
 80067be:	b963      	cbnz	r3, 80067da <_svfiprintf_r+0x32>
 80067c0:	2140      	movs	r1, #64	; 0x40
 80067c2:	f7ff ff21 	bl	8006608 <_malloc_r>
 80067c6:	6028      	str	r0, [r5, #0]
 80067c8:	6128      	str	r0, [r5, #16]
 80067ca:	b920      	cbnz	r0, 80067d6 <_svfiprintf_r+0x2e>
 80067cc:	230c      	movs	r3, #12
 80067ce:	603b      	str	r3, [r7, #0]
 80067d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067d4:	e0d1      	b.n	800697a <_svfiprintf_r+0x1d2>
 80067d6:	2340      	movs	r3, #64	; 0x40
 80067d8:	616b      	str	r3, [r5, #20]
 80067da:	2300      	movs	r3, #0
 80067dc:	9309      	str	r3, [sp, #36]	; 0x24
 80067de:	2320      	movs	r3, #32
 80067e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80067e4:	2330      	movs	r3, #48	; 0x30
 80067e6:	f04f 0901 	mov.w	r9, #1
 80067ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80067ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006994 <_svfiprintf_r+0x1ec>
 80067f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80067f6:	4623      	mov	r3, r4
 80067f8:	469a      	mov	sl, r3
 80067fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067fe:	b10a      	cbz	r2, 8006804 <_svfiprintf_r+0x5c>
 8006800:	2a25      	cmp	r2, #37	; 0x25
 8006802:	d1f9      	bne.n	80067f8 <_svfiprintf_r+0x50>
 8006804:	ebba 0b04 	subs.w	fp, sl, r4
 8006808:	d00b      	beq.n	8006822 <_svfiprintf_r+0x7a>
 800680a:	465b      	mov	r3, fp
 800680c:	4622      	mov	r2, r4
 800680e:	4629      	mov	r1, r5
 8006810:	4638      	mov	r0, r7
 8006812:	f7ff ff6d 	bl	80066f0 <__ssputs_r>
 8006816:	3001      	adds	r0, #1
 8006818:	f000 80aa 	beq.w	8006970 <_svfiprintf_r+0x1c8>
 800681c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800681e:	445a      	add	r2, fp
 8006820:	9209      	str	r2, [sp, #36]	; 0x24
 8006822:	f89a 3000 	ldrb.w	r3, [sl]
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80a2 	beq.w	8006970 <_svfiprintf_r+0x1c8>
 800682c:	2300      	movs	r3, #0
 800682e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006836:	f10a 0a01 	add.w	sl, sl, #1
 800683a:	9304      	str	r3, [sp, #16]
 800683c:	9307      	str	r3, [sp, #28]
 800683e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006842:	931a      	str	r3, [sp, #104]	; 0x68
 8006844:	4654      	mov	r4, sl
 8006846:	2205      	movs	r2, #5
 8006848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800684c:	4851      	ldr	r0, [pc, #324]	; (8006994 <_svfiprintf_r+0x1ec>)
 800684e:	f7ff fac1 	bl	8005dd4 <memchr>
 8006852:	9a04      	ldr	r2, [sp, #16]
 8006854:	b9d8      	cbnz	r0, 800688e <_svfiprintf_r+0xe6>
 8006856:	06d0      	lsls	r0, r2, #27
 8006858:	bf44      	itt	mi
 800685a:	2320      	movmi	r3, #32
 800685c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006860:	0711      	lsls	r1, r2, #28
 8006862:	bf44      	itt	mi
 8006864:	232b      	movmi	r3, #43	; 0x2b
 8006866:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800686a:	f89a 3000 	ldrb.w	r3, [sl]
 800686e:	2b2a      	cmp	r3, #42	; 0x2a
 8006870:	d015      	beq.n	800689e <_svfiprintf_r+0xf6>
 8006872:	4654      	mov	r4, sl
 8006874:	2000      	movs	r0, #0
 8006876:	f04f 0c0a 	mov.w	ip, #10
 800687a:	9a07      	ldr	r2, [sp, #28]
 800687c:	4621      	mov	r1, r4
 800687e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006882:	3b30      	subs	r3, #48	; 0x30
 8006884:	2b09      	cmp	r3, #9
 8006886:	d94e      	bls.n	8006926 <_svfiprintf_r+0x17e>
 8006888:	b1b0      	cbz	r0, 80068b8 <_svfiprintf_r+0x110>
 800688a:	9207      	str	r2, [sp, #28]
 800688c:	e014      	b.n	80068b8 <_svfiprintf_r+0x110>
 800688e:	eba0 0308 	sub.w	r3, r0, r8
 8006892:	fa09 f303 	lsl.w	r3, r9, r3
 8006896:	4313      	orrs	r3, r2
 8006898:	46a2      	mov	sl, r4
 800689a:	9304      	str	r3, [sp, #16]
 800689c:	e7d2      	b.n	8006844 <_svfiprintf_r+0x9c>
 800689e:	9b03      	ldr	r3, [sp, #12]
 80068a0:	1d19      	adds	r1, r3, #4
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	9103      	str	r1, [sp, #12]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	bfbb      	ittet	lt
 80068aa:	425b      	neglt	r3, r3
 80068ac:	f042 0202 	orrlt.w	r2, r2, #2
 80068b0:	9307      	strge	r3, [sp, #28]
 80068b2:	9307      	strlt	r3, [sp, #28]
 80068b4:	bfb8      	it	lt
 80068b6:	9204      	strlt	r2, [sp, #16]
 80068b8:	7823      	ldrb	r3, [r4, #0]
 80068ba:	2b2e      	cmp	r3, #46	; 0x2e
 80068bc:	d10c      	bne.n	80068d8 <_svfiprintf_r+0x130>
 80068be:	7863      	ldrb	r3, [r4, #1]
 80068c0:	2b2a      	cmp	r3, #42	; 0x2a
 80068c2:	d135      	bne.n	8006930 <_svfiprintf_r+0x188>
 80068c4:	9b03      	ldr	r3, [sp, #12]
 80068c6:	3402      	adds	r4, #2
 80068c8:	1d1a      	adds	r2, r3, #4
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	9203      	str	r2, [sp, #12]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	bfb8      	it	lt
 80068d2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80068d6:	9305      	str	r3, [sp, #20]
 80068d8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006998 <_svfiprintf_r+0x1f0>
 80068dc:	2203      	movs	r2, #3
 80068de:	4650      	mov	r0, sl
 80068e0:	7821      	ldrb	r1, [r4, #0]
 80068e2:	f7ff fa77 	bl	8005dd4 <memchr>
 80068e6:	b140      	cbz	r0, 80068fa <_svfiprintf_r+0x152>
 80068e8:	2340      	movs	r3, #64	; 0x40
 80068ea:	eba0 000a 	sub.w	r0, r0, sl
 80068ee:	fa03 f000 	lsl.w	r0, r3, r0
 80068f2:	9b04      	ldr	r3, [sp, #16]
 80068f4:	3401      	adds	r4, #1
 80068f6:	4303      	orrs	r3, r0
 80068f8:	9304      	str	r3, [sp, #16]
 80068fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068fe:	2206      	movs	r2, #6
 8006900:	4826      	ldr	r0, [pc, #152]	; (800699c <_svfiprintf_r+0x1f4>)
 8006902:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006906:	f7ff fa65 	bl	8005dd4 <memchr>
 800690a:	2800      	cmp	r0, #0
 800690c:	d038      	beq.n	8006980 <_svfiprintf_r+0x1d8>
 800690e:	4b24      	ldr	r3, [pc, #144]	; (80069a0 <_svfiprintf_r+0x1f8>)
 8006910:	bb1b      	cbnz	r3, 800695a <_svfiprintf_r+0x1b2>
 8006912:	9b03      	ldr	r3, [sp, #12]
 8006914:	3307      	adds	r3, #7
 8006916:	f023 0307 	bic.w	r3, r3, #7
 800691a:	3308      	adds	r3, #8
 800691c:	9303      	str	r3, [sp, #12]
 800691e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006920:	4433      	add	r3, r6
 8006922:	9309      	str	r3, [sp, #36]	; 0x24
 8006924:	e767      	b.n	80067f6 <_svfiprintf_r+0x4e>
 8006926:	460c      	mov	r4, r1
 8006928:	2001      	movs	r0, #1
 800692a:	fb0c 3202 	mla	r2, ip, r2, r3
 800692e:	e7a5      	b.n	800687c <_svfiprintf_r+0xd4>
 8006930:	2300      	movs	r3, #0
 8006932:	f04f 0c0a 	mov.w	ip, #10
 8006936:	4619      	mov	r1, r3
 8006938:	3401      	adds	r4, #1
 800693a:	9305      	str	r3, [sp, #20]
 800693c:	4620      	mov	r0, r4
 800693e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006942:	3a30      	subs	r2, #48	; 0x30
 8006944:	2a09      	cmp	r2, #9
 8006946:	d903      	bls.n	8006950 <_svfiprintf_r+0x1a8>
 8006948:	2b00      	cmp	r3, #0
 800694a:	d0c5      	beq.n	80068d8 <_svfiprintf_r+0x130>
 800694c:	9105      	str	r1, [sp, #20]
 800694e:	e7c3      	b.n	80068d8 <_svfiprintf_r+0x130>
 8006950:	4604      	mov	r4, r0
 8006952:	2301      	movs	r3, #1
 8006954:	fb0c 2101 	mla	r1, ip, r1, r2
 8006958:	e7f0      	b.n	800693c <_svfiprintf_r+0x194>
 800695a:	ab03      	add	r3, sp, #12
 800695c:	9300      	str	r3, [sp, #0]
 800695e:	462a      	mov	r2, r5
 8006960:	4638      	mov	r0, r7
 8006962:	4b10      	ldr	r3, [pc, #64]	; (80069a4 <_svfiprintf_r+0x1fc>)
 8006964:	a904      	add	r1, sp, #16
 8006966:	f7fd ffcb 	bl	8004900 <_printf_float>
 800696a:	1c42      	adds	r2, r0, #1
 800696c:	4606      	mov	r6, r0
 800696e:	d1d6      	bne.n	800691e <_svfiprintf_r+0x176>
 8006970:	89ab      	ldrh	r3, [r5, #12]
 8006972:	065b      	lsls	r3, r3, #25
 8006974:	f53f af2c 	bmi.w	80067d0 <_svfiprintf_r+0x28>
 8006978:	9809      	ldr	r0, [sp, #36]	; 0x24
 800697a:	b01d      	add	sp, #116	; 0x74
 800697c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006980:	ab03      	add	r3, sp, #12
 8006982:	9300      	str	r3, [sp, #0]
 8006984:	462a      	mov	r2, r5
 8006986:	4638      	mov	r0, r7
 8006988:	4b06      	ldr	r3, [pc, #24]	; (80069a4 <_svfiprintf_r+0x1fc>)
 800698a:	a904      	add	r1, sp, #16
 800698c:	f7fe fa54 	bl	8004e38 <_printf_i>
 8006990:	e7eb      	b.n	800696a <_svfiprintf_r+0x1c2>
 8006992:	bf00      	nop
 8006994:	08007eb4 	.word	0x08007eb4
 8006998:	08007eba 	.word	0x08007eba
 800699c:	08007ebe 	.word	0x08007ebe
 80069a0:	08004901 	.word	0x08004901
 80069a4:	080066f1 	.word	0x080066f1

080069a8 <_sbrk_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	2300      	movs	r3, #0
 80069ac:	4d05      	ldr	r5, [pc, #20]	; (80069c4 <_sbrk_r+0x1c>)
 80069ae:	4604      	mov	r4, r0
 80069b0:	4608      	mov	r0, r1
 80069b2:	602b      	str	r3, [r5, #0]
 80069b4:	f7fb f9f4 	bl	8001da0 <_sbrk>
 80069b8:	1c43      	adds	r3, r0, #1
 80069ba:	d102      	bne.n	80069c2 <_sbrk_r+0x1a>
 80069bc:	682b      	ldr	r3, [r5, #0]
 80069be:	b103      	cbz	r3, 80069c2 <_sbrk_r+0x1a>
 80069c0:	6023      	str	r3, [r4, #0]
 80069c2:	bd38      	pop	{r3, r4, r5, pc}
 80069c4:	200002d4 	.word	0x200002d4

080069c8 <__assert_func>:
 80069c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069ca:	4614      	mov	r4, r2
 80069cc:	461a      	mov	r2, r3
 80069ce:	4b09      	ldr	r3, [pc, #36]	; (80069f4 <__assert_func+0x2c>)
 80069d0:	4605      	mov	r5, r0
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68d8      	ldr	r0, [r3, #12]
 80069d6:	b14c      	cbz	r4, 80069ec <__assert_func+0x24>
 80069d8:	4b07      	ldr	r3, [pc, #28]	; (80069f8 <__assert_func+0x30>)
 80069da:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069de:	9100      	str	r1, [sp, #0]
 80069e0:	462b      	mov	r3, r5
 80069e2:	4906      	ldr	r1, [pc, #24]	; (80069fc <__assert_func+0x34>)
 80069e4:	f000 f80e 	bl	8006a04 <fiprintf>
 80069e8:	f000 faaa 	bl	8006f40 <abort>
 80069ec:	4b04      	ldr	r3, [pc, #16]	; (8006a00 <__assert_func+0x38>)
 80069ee:	461c      	mov	r4, r3
 80069f0:	e7f3      	b.n	80069da <__assert_func+0x12>
 80069f2:	bf00      	nop
 80069f4:	20000040 	.word	0x20000040
 80069f8:	08007ec5 	.word	0x08007ec5
 80069fc:	08007ed2 	.word	0x08007ed2
 8006a00:	08007f00 	.word	0x08007f00

08006a04 <fiprintf>:
 8006a04:	b40e      	push	{r1, r2, r3}
 8006a06:	b503      	push	{r0, r1, lr}
 8006a08:	4601      	mov	r1, r0
 8006a0a:	ab03      	add	r3, sp, #12
 8006a0c:	4805      	ldr	r0, [pc, #20]	; (8006a24 <fiprintf+0x20>)
 8006a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a12:	6800      	ldr	r0, [r0, #0]
 8006a14:	9301      	str	r3, [sp, #4]
 8006a16:	f000 f895 	bl	8006b44 <_vfiprintf_r>
 8006a1a:	b002      	add	sp, #8
 8006a1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a20:	b003      	add	sp, #12
 8006a22:	4770      	bx	lr
 8006a24:	20000040 	.word	0x20000040

08006a28 <__ascii_mbtowc>:
 8006a28:	b082      	sub	sp, #8
 8006a2a:	b901      	cbnz	r1, 8006a2e <__ascii_mbtowc+0x6>
 8006a2c:	a901      	add	r1, sp, #4
 8006a2e:	b142      	cbz	r2, 8006a42 <__ascii_mbtowc+0x1a>
 8006a30:	b14b      	cbz	r3, 8006a46 <__ascii_mbtowc+0x1e>
 8006a32:	7813      	ldrb	r3, [r2, #0]
 8006a34:	600b      	str	r3, [r1, #0]
 8006a36:	7812      	ldrb	r2, [r2, #0]
 8006a38:	1e10      	subs	r0, r2, #0
 8006a3a:	bf18      	it	ne
 8006a3c:	2001      	movne	r0, #1
 8006a3e:	b002      	add	sp, #8
 8006a40:	4770      	bx	lr
 8006a42:	4610      	mov	r0, r2
 8006a44:	e7fb      	b.n	8006a3e <__ascii_mbtowc+0x16>
 8006a46:	f06f 0001 	mvn.w	r0, #1
 8006a4a:	e7f8      	b.n	8006a3e <__ascii_mbtowc+0x16>

08006a4c <memmove>:
 8006a4c:	4288      	cmp	r0, r1
 8006a4e:	b510      	push	{r4, lr}
 8006a50:	eb01 0402 	add.w	r4, r1, r2
 8006a54:	d902      	bls.n	8006a5c <memmove+0x10>
 8006a56:	4284      	cmp	r4, r0
 8006a58:	4623      	mov	r3, r4
 8006a5a:	d807      	bhi.n	8006a6c <memmove+0x20>
 8006a5c:	1e43      	subs	r3, r0, #1
 8006a5e:	42a1      	cmp	r1, r4
 8006a60:	d008      	beq.n	8006a74 <memmove+0x28>
 8006a62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a6a:	e7f8      	b.n	8006a5e <memmove+0x12>
 8006a6c:	4601      	mov	r1, r0
 8006a6e:	4402      	add	r2, r0
 8006a70:	428a      	cmp	r2, r1
 8006a72:	d100      	bne.n	8006a76 <memmove+0x2a>
 8006a74:	bd10      	pop	{r4, pc}
 8006a76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a7e:	e7f7      	b.n	8006a70 <memmove+0x24>

08006a80 <__malloc_lock>:
 8006a80:	4801      	ldr	r0, [pc, #4]	; (8006a88 <__malloc_lock+0x8>)
 8006a82:	f000 bc19 	b.w	80072b8 <__retarget_lock_acquire_recursive>
 8006a86:	bf00      	nop
 8006a88:	200002d8 	.word	0x200002d8

08006a8c <__malloc_unlock>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	; (8006a94 <__malloc_unlock+0x8>)
 8006a8e:	f000 bc14 	b.w	80072ba <__retarget_lock_release_recursive>
 8006a92:	bf00      	nop
 8006a94:	200002d8 	.word	0x200002d8

08006a98 <_realloc_r>:
 8006a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a9c:	4680      	mov	r8, r0
 8006a9e:	4614      	mov	r4, r2
 8006aa0:	460e      	mov	r6, r1
 8006aa2:	b921      	cbnz	r1, 8006aae <_realloc_r+0x16>
 8006aa4:	4611      	mov	r1, r2
 8006aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006aaa:	f7ff bdad 	b.w	8006608 <_malloc_r>
 8006aae:	b92a      	cbnz	r2, 8006abc <_realloc_r+0x24>
 8006ab0:	f7ff fd42 	bl	8006538 <_free_r>
 8006ab4:	4625      	mov	r5, r4
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006abc:	f000 fc64 	bl	8007388 <_malloc_usable_size_r>
 8006ac0:	4284      	cmp	r4, r0
 8006ac2:	4607      	mov	r7, r0
 8006ac4:	d802      	bhi.n	8006acc <_realloc_r+0x34>
 8006ac6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006aca:	d812      	bhi.n	8006af2 <_realloc_r+0x5a>
 8006acc:	4621      	mov	r1, r4
 8006ace:	4640      	mov	r0, r8
 8006ad0:	f7ff fd9a 	bl	8006608 <_malloc_r>
 8006ad4:	4605      	mov	r5, r0
 8006ad6:	2800      	cmp	r0, #0
 8006ad8:	d0ed      	beq.n	8006ab6 <_realloc_r+0x1e>
 8006ada:	42bc      	cmp	r4, r7
 8006adc:	4622      	mov	r2, r4
 8006ade:	4631      	mov	r1, r6
 8006ae0:	bf28      	it	cs
 8006ae2:	463a      	movcs	r2, r7
 8006ae4:	f7ff f984 	bl	8005df0 <memcpy>
 8006ae8:	4631      	mov	r1, r6
 8006aea:	4640      	mov	r0, r8
 8006aec:	f7ff fd24 	bl	8006538 <_free_r>
 8006af0:	e7e1      	b.n	8006ab6 <_realloc_r+0x1e>
 8006af2:	4635      	mov	r5, r6
 8006af4:	e7df      	b.n	8006ab6 <_realloc_r+0x1e>

08006af6 <__sfputc_r>:
 8006af6:	6893      	ldr	r3, [r2, #8]
 8006af8:	b410      	push	{r4}
 8006afa:	3b01      	subs	r3, #1
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	6093      	str	r3, [r2, #8]
 8006b00:	da07      	bge.n	8006b12 <__sfputc_r+0x1c>
 8006b02:	6994      	ldr	r4, [r2, #24]
 8006b04:	42a3      	cmp	r3, r4
 8006b06:	db01      	blt.n	8006b0c <__sfputc_r+0x16>
 8006b08:	290a      	cmp	r1, #10
 8006b0a:	d102      	bne.n	8006b12 <__sfputc_r+0x1c>
 8006b0c:	bc10      	pop	{r4}
 8006b0e:	f000 b949 	b.w	8006da4 <__swbuf_r>
 8006b12:	6813      	ldr	r3, [r2, #0]
 8006b14:	1c58      	adds	r0, r3, #1
 8006b16:	6010      	str	r0, [r2, #0]
 8006b18:	7019      	strb	r1, [r3, #0]
 8006b1a:	4608      	mov	r0, r1
 8006b1c:	bc10      	pop	{r4}
 8006b1e:	4770      	bx	lr

08006b20 <__sfputs_r>:
 8006b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b22:	4606      	mov	r6, r0
 8006b24:	460f      	mov	r7, r1
 8006b26:	4614      	mov	r4, r2
 8006b28:	18d5      	adds	r5, r2, r3
 8006b2a:	42ac      	cmp	r4, r5
 8006b2c:	d101      	bne.n	8006b32 <__sfputs_r+0x12>
 8006b2e:	2000      	movs	r0, #0
 8006b30:	e007      	b.n	8006b42 <__sfputs_r+0x22>
 8006b32:	463a      	mov	r2, r7
 8006b34:	4630      	mov	r0, r6
 8006b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b3a:	f7ff ffdc 	bl	8006af6 <__sfputc_r>
 8006b3e:	1c43      	adds	r3, r0, #1
 8006b40:	d1f3      	bne.n	8006b2a <__sfputs_r+0xa>
 8006b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b44 <_vfiprintf_r>:
 8006b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b48:	460d      	mov	r5, r1
 8006b4a:	4614      	mov	r4, r2
 8006b4c:	4698      	mov	r8, r3
 8006b4e:	4606      	mov	r6, r0
 8006b50:	b09d      	sub	sp, #116	; 0x74
 8006b52:	b118      	cbz	r0, 8006b5c <_vfiprintf_r+0x18>
 8006b54:	6983      	ldr	r3, [r0, #24]
 8006b56:	b90b      	cbnz	r3, 8006b5c <_vfiprintf_r+0x18>
 8006b58:	f000 fb10 	bl	800717c <__sinit>
 8006b5c:	4b89      	ldr	r3, [pc, #548]	; (8006d84 <_vfiprintf_r+0x240>)
 8006b5e:	429d      	cmp	r5, r3
 8006b60:	d11b      	bne.n	8006b9a <_vfiprintf_r+0x56>
 8006b62:	6875      	ldr	r5, [r6, #4]
 8006b64:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b66:	07d9      	lsls	r1, r3, #31
 8006b68:	d405      	bmi.n	8006b76 <_vfiprintf_r+0x32>
 8006b6a:	89ab      	ldrh	r3, [r5, #12]
 8006b6c:	059a      	lsls	r2, r3, #22
 8006b6e:	d402      	bmi.n	8006b76 <_vfiprintf_r+0x32>
 8006b70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b72:	f000 fba1 	bl	80072b8 <__retarget_lock_acquire_recursive>
 8006b76:	89ab      	ldrh	r3, [r5, #12]
 8006b78:	071b      	lsls	r3, r3, #28
 8006b7a:	d501      	bpl.n	8006b80 <_vfiprintf_r+0x3c>
 8006b7c:	692b      	ldr	r3, [r5, #16]
 8006b7e:	b9eb      	cbnz	r3, 8006bbc <_vfiprintf_r+0x78>
 8006b80:	4629      	mov	r1, r5
 8006b82:	4630      	mov	r0, r6
 8006b84:	f000 f96e 	bl	8006e64 <__swsetup_r>
 8006b88:	b1c0      	cbz	r0, 8006bbc <_vfiprintf_r+0x78>
 8006b8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b8c:	07dc      	lsls	r4, r3, #31
 8006b8e:	d50e      	bpl.n	8006bae <_vfiprintf_r+0x6a>
 8006b90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b94:	b01d      	add	sp, #116	; 0x74
 8006b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9a:	4b7b      	ldr	r3, [pc, #492]	; (8006d88 <_vfiprintf_r+0x244>)
 8006b9c:	429d      	cmp	r5, r3
 8006b9e:	d101      	bne.n	8006ba4 <_vfiprintf_r+0x60>
 8006ba0:	68b5      	ldr	r5, [r6, #8]
 8006ba2:	e7df      	b.n	8006b64 <_vfiprintf_r+0x20>
 8006ba4:	4b79      	ldr	r3, [pc, #484]	; (8006d8c <_vfiprintf_r+0x248>)
 8006ba6:	429d      	cmp	r5, r3
 8006ba8:	bf08      	it	eq
 8006baa:	68f5      	ldreq	r5, [r6, #12]
 8006bac:	e7da      	b.n	8006b64 <_vfiprintf_r+0x20>
 8006bae:	89ab      	ldrh	r3, [r5, #12]
 8006bb0:	0598      	lsls	r0, r3, #22
 8006bb2:	d4ed      	bmi.n	8006b90 <_vfiprintf_r+0x4c>
 8006bb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bb6:	f000 fb80 	bl	80072ba <__retarget_lock_release_recursive>
 8006bba:	e7e9      	b.n	8006b90 <_vfiprintf_r+0x4c>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8006bc0:	2320      	movs	r3, #32
 8006bc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bc6:	2330      	movs	r3, #48	; 0x30
 8006bc8:	f04f 0901 	mov.w	r9, #1
 8006bcc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bd0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006d90 <_vfiprintf_r+0x24c>
 8006bd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bd8:	4623      	mov	r3, r4
 8006bda:	469a      	mov	sl, r3
 8006bdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006be0:	b10a      	cbz	r2, 8006be6 <_vfiprintf_r+0xa2>
 8006be2:	2a25      	cmp	r2, #37	; 0x25
 8006be4:	d1f9      	bne.n	8006bda <_vfiprintf_r+0x96>
 8006be6:	ebba 0b04 	subs.w	fp, sl, r4
 8006bea:	d00b      	beq.n	8006c04 <_vfiprintf_r+0xc0>
 8006bec:	465b      	mov	r3, fp
 8006bee:	4622      	mov	r2, r4
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	f7ff ff94 	bl	8006b20 <__sfputs_r>
 8006bf8:	3001      	adds	r0, #1
 8006bfa:	f000 80aa 	beq.w	8006d52 <_vfiprintf_r+0x20e>
 8006bfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c00:	445a      	add	r2, fp
 8006c02:	9209      	str	r2, [sp, #36]	; 0x24
 8006c04:	f89a 3000 	ldrb.w	r3, [sl]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 80a2 	beq.w	8006d52 <_vfiprintf_r+0x20e>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c18:	f10a 0a01 	add.w	sl, sl, #1
 8006c1c:	9304      	str	r3, [sp, #16]
 8006c1e:	9307      	str	r3, [sp, #28]
 8006c20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c24:	931a      	str	r3, [sp, #104]	; 0x68
 8006c26:	4654      	mov	r4, sl
 8006c28:	2205      	movs	r2, #5
 8006c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c2e:	4858      	ldr	r0, [pc, #352]	; (8006d90 <_vfiprintf_r+0x24c>)
 8006c30:	f7ff f8d0 	bl	8005dd4 <memchr>
 8006c34:	9a04      	ldr	r2, [sp, #16]
 8006c36:	b9d8      	cbnz	r0, 8006c70 <_vfiprintf_r+0x12c>
 8006c38:	06d1      	lsls	r1, r2, #27
 8006c3a:	bf44      	itt	mi
 8006c3c:	2320      	movmi	r3, #32
 8006c3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c42:	0713      	lsls	r3, r2, #28
 8006c44:	bf44      	itt	mi
 8006c46:	232b      	movmi	r3, #43	; 0x2b
 8006c48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c4c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c50:	2b2a      	cmp	r3, #42	; 0x2a
 8006c52:	d015      	beq.n	8006c80 <_vfiprintf_r+0x13c>
 8006c54:	4654      	mov	r4, sl
 8006c56:	2000      	movs	r0, #0
 8006c58:	f04f 0c0a 	mov.w	ip, #10
 8006c5c:	9a07      	ldr	r2, [sp, #28]
 8006c5e:	4621      	mov	r1, r4
 8006c60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c64:	3b30      	subs	r3, #48	; 0x30
 8006c66:	2b09      	cmp	r3, #9
 8006c68:	d94e      	bls.n	8006d08 <_vfiprintf_r+0x1c4>
 8006c6a:	b1b0      	cbz	r0, 8006c9a <_vfiprintf_r+0x156>
 8006c6c:	9207      	str	r2, [sp, #28]
 8006c6e:	e014      	b.n	8006c9a <_vfiprintf_r+0x156>
 8006c70:	eba0 0308 	sub.w	r3, r0, r8
 8006c74:	fa09 f303 	lsl.w	r3, r9, r3
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	46a2      	mov	sl, r4
 8006c7c:	9304      	str	r3, [sp, #16]
 8006c7e:	e7d2      	b.n	8006c26 <_vfiprintf_r+0xe2>
 8006c80:	9b03      	ldr	r3, [sp, #12]
 8006c82:	1d19      	adds	r1, r3, #4
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	9103      	str	r1, [sp, #12]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	bfbb      	ittet	lt
 8006c8c:	425b      	neglt	r3, r3
 8006c8e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c92:	9307      	strge	r3, [sp, #28]
 8006c94:	9307      	strlt	r3, [sp, #28]
 8006c96:	bfb8      	it	lt
 8006c98:	9204      	strlt	r2, [sp, #16]
 8006c9a:	7823      	ldrb	r3, [r4, #0]
 8006c9c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c9e:	d10c      	bne.n	8006cba <_vfiprintf_r+0x176>
 8006ca0:	7863      	ldrb	r3, [r4, #1]
 8006ca2:	2b2a      	cmp	r3, #42	; 0x2a
 8006ca4:	d135      	bne.n	8006d12 <_vfiprintf_r+0x1ce>
 8006ca6:	9b03      	ldr	r3, [sp, #12]
 8006ca8:	3402      	adds	r4, #2
 8006caa:	1d1a      	adds	r2, r3, #4
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	9203      	str	r2, [sp, #12]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	bfb8      	it	lt
 8006cb4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006cb8:	9305      	str	r3, [sp, #20]
 8006cba:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006d94 <_vfiprintf_r+0x250>
 8006cbe:	2203      	movs	r2, #3
 8006cc0:	4650      	mov	r0, sl
 8006cc2:	7821      	ldrb	r1, [r4, #0]
 8006cc4:	f7ff f886 	bl	8005dd4 <memchr>
 8006cc8:	b140      	cbz	r0, 8006cdc <_vfiprintf_r+0x198>
 8006cca:	2340      	movs	r3, #64	; 0x40
 8006ccc:	eba0 000a 	sub.w	r0, r0, sl
 8006cd0:	fa03 f000 	lsl.w	r0, r3, r0
 8006cd4:	9b04      	ldr	r3, [sp, #16]
 8006cd6:	3401      	adds	r4, #1
 8006cd8:	4303      	orrs	r3, r0
 8006cda:	9304      	str	r3, [sp, #16]
 8006cdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ce0:	2206      	movs	r2, #6
 8006ce2:	482d      	ldr	r0, [pc, #180]	; (8006d98 <_vfiprintf_r+0x254>)
 8006ce4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ce8:	f7ff f874 	bl	8005dd4 <memchr>
 8006cec:	2800      	cmp	r0, #0
 8006cee:	d03f      	beq.n	8006d70 <_vfiprintf_r+0x22c>
 8006cf0:	4b2a      	ldr	r3, [pc, #168]	; (8006d9c <_vfiprintf_r+0x258>)
 8006cf2:	bb1b      	cbnz	r3, 8006d3c <_vfiprintf_r+0x1f8>
 8006cf4:	9b03      	ldr	r3, [sp, #12]
 8006cf6:	3307      	adds	r3, #7
 8006cf8:	f023 0307 	bic.w	r3, r3, #7
 8006cfc:	3308      	adds	r3, #8
 8006cfe:	9303      	str	r3, [sp, #12]
 8006d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d02:	443b      	add	r3, r7
 8006d04:	9309      	str	r3, [sp, #36]	; 0x24
 8006d06:	e767      	b.n	8006bd8 <_vfiprintf_r+0x94>
 8006d08:	460c      	mov	r4, r1
 8006d0a:	2001      	movs	r0, #1
 8006d0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d10:	e7a5      	b.n	8006c5e <_vfiprintf_r+0x11a>
 8006d12:	2300      	movs	r3, #0
 8006d14:	f04f 0c0a 	mov.w	ip, #10
 8006d18:	4619      	mov	r1, r3
 8006d1a:	3401      	adds	r4, #1
 8006d1c:	9305      	str	r3, [sp, #20]
 8006d1e:	4620      	mov	r0, r4
 8006d20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d24:	3a30      	subs	r2, #48	; 0x30
 8006d26:	2a09      	cmp	r2, #9
 8006d28:	d903      	bls.n	8006d32 <_vfiprintf_r+0x1ee>
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d0c5      	beq.n	8006cba <_vfiprintf_r+0x176>
 8006d2e:	9105      	str	r1, [sp, #20]
 8006d30:	e7c3      	b.n	8006cba <_vfiprintf_r+0x176>
 8006d32:	4604      	mov	r4, r0
 8006d34:	2301      	movs	r3, #1
 8006d36:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d3a:	e7f0      	b.n	8006d1e <_vfiprintf_r+0x1da>
 8006d3c:	ab03      	add	r3, sp, #12
 8006d3e:	9300      	str	r3, [sp, #0]
 8006d40:	462a      	mov	r2, r5
 8006d42:	4630      	mov	r0, r6
 8006d44:	4b16      	ldr	r3, [pc, #88]	; (8006da0 <_vfiprintf_r+0x25c>)
 8006d46:	a904      	add	r1, sp, #16
 8006d48:	f7fd fdda 	bl	8004900 <_printf_float>
 8006d4c:	4607      	mov	r7, r0
 8006d4e:	1c78      	adds	r0, r7, #1
 8006d50:	d1d6      	bne.n	8006d00 <_vfiprintf_r+0x1bc>
 8006d52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d54:	07d9      	lsls	r1, r3, #31
 8006d56:	d405      	bmi.n	8006d64 <_vfiprintf_r+0x220>
 8006d58:	89ab      	ldrh	r3, [r5, #12]
 8006d5a:	059a      	lsls	r2, r3, #22
 8006d5c:	d402      	bmi.n	8006d64 <_vfiprintf_r+0x220>
 8006d5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d60:	f000 faab 	bl	80072ba <__retarget_lock_release_recursive>
 8006d64:	89ab      	ldrh	r3, [r5, #12]
 8006d66:	065b      	lsls	r3, r3, #25
 8006d68:	f53f af12 	bmi.w	8006b90 <_vfiprintf_r+0x4c>
 8006d6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d6e:	e711      	b.n	8006b94 <_vfiprintf_r+0x50>
 8006d70:	ab03      	add	r3, sp, #12
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	462a      	mov	r2, r5
 8006d76:	4630      	mov	r0, r6
 8006d78:	4b09      	ldr	r3, [pc, #36]	; (8006da0 <_vfiprintf_r+0x25c>)
 8006d7a:	a904      	add	r1, sp, #16
 8006d7c:	f7fe f85c 	bl	8004e38 <_printf_i>
 8006d80:	e7e4      	b.n	8006d4c <_vfiprintf_r+0x208>
 8006d82:	bf00      	nop
 8006d84:	0800802c 	.word	0x0800802c
 8006d88:	0800804c 	.word	0x0800804c
 8006d8c:	0800800c 	.word	0x0800800c
 8006d90:	08007eb4 	.word	0x08007eb4
 8006d94:	08007eba 	.word	0x08007eba
 8006d98:	08007ebe 	.word	0x08007ebe
 8006d9c:	08004901 	.word	0x08004901
 8006da0:	08006b21 	.word	0x08006b21

08006da4 <__swbuf_r>:
 8006da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006da6:	460e      	mov	r6, r1
 8006da8:	4614      	mov	r4, r2
 8006daa:	4605      	mov	r5, r0
 8006dac:	b118      	cbz	r0, 8006db6 <__swbuf_r+0x12>
 8006dae:	6983      	ldr	r3, [r0, #24]
 8006db0:	b90b      	cbnz	r3, 8006db6 <__swbuf_r+0x12>
 8006db2:	f000 f9e3 	bl	800717c <__sinit>
 8006db6:	4b21      	ldr	r3, [pc, #132]	; (8006e3c <__swbuf_r+0x98>)
 8006db8:	429c      	cmp	r4, r3
 8006dba:	d12b      	bne.n	8006e14 <__swbuf_r+0x70>
 8006dbc:	686c      	ldr	r4, [r5, #4]
 8006dbe:	69a3      	ldr	r3, [r4, #24]
 8006dc0:	60a3      	str	r3, [r4, #8]
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	071a      	lsls	r2, r3, #28
 8006dc6:	d52f      	bpl.n	8006e28 <__swbuf_r+0x84>
 8006dc8:	6923      	ldr	r3, [r4, #16]
 8006dca:	b36b      	cbz	r3, 8006e28 <__swbuf_r+0x84>
 8006dcc:	6923      	ldr	r3, [r4, #16]
 8006dce:	6820      	ldr	r0, [r4, #0]
 8006dd0:	b2f6      	uxtb	r6, r6
 8006dd2:	1ac0      	subs	r0, r0, r3
 8006dd4:	6963      	ldr	r3, [r4, #20]
 8006dd6:	4637      	mov	r7, r6
 8006dd8:	4283      	cmp	r3, r0
 8006dda:	dc04      	bgt.n	8006de6 <__swbuf_r+0x42>
 8006ddc:	4621      	mov	r1, r4
 8006dde:	4628      	mov	r0, r5
 8006de0:	f000 f938 	bl	8007054 <_fflush_r>
 8006de4:	bb30      	cbnz	r0, 8006e34 <__swbuf_r+0x90>
 8006de6:	68a3      	ldr	r3, [r4, #8]
 8006de8:	3001      	adds	r0, #1
 8006dea:	3b01      	subs	r3, #1
 8006dec:	60a3      	str	r3, [r4, #8]
 8006dee:	6823      	ldr	r3, [r4, #0]
 8006df0:	1c5a      	adds	r2, r3, #1
 8006df2:	6022      	str	r2, [r4, #0]
 8006df4:	701e      	strb	r6, [r3, #0]
 8006df6:	6963      	ldr	r3, [r4, #20]
 8006df8:	4283      	cmp	r3, r0
 8006dfa:	d004      	beq.n	8006e06 <__swbuf_r+0x62>
 8006dfc:	89a3      	ldrh	r3, [r4, #12]
 8006dfe:	07db      	lsls	r3, r3, #31
 8006e00:	d506      	bpl.n	8006e10 <__swbuf_r+0x6c>
 8006e02:	2e0a      	cmp	r6, #10
 8006e04:	d104      	bne.n	8006e10 <__swbuf_r+0x6c>
 8006e06:	4621      	mov	r1, r4
 8006e08:	4628      	mov	r0, r5
 8006e0a:	f000 f923 	bl	8007054 <_fflush_r>
 8006e0e:	b988      	cbnz	r0, 8006e34 <__swbuf_r+0x90>
 8006e10:	4638      	mov	r0, r7
 8006e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e14:	4b0a      	ldr	r3, [pc, #40]	; (8006e40 <__swbuf_r+0x9c>)
 8006e16:	429c      	cmp	r4, r3
 8006e18:	d101      	bne.n	8006e1e <__swbuf_r+0x7a>
 8006e1a:	68ac      	ldr	r4, [r5, #8]
 8006e1c:	e7cf      	b.n	8006dbe <__swbuf_r+0x1a>
 8006e1e:	4b09      	ldr	r3, [pc, #36]	; (8006e44 <__swbuf_r+0xa0>)
 8006e20:	429c      	cmp	r4, r3
 8006e22:	bf08      	it	eq
 8006e24:	68ec      	ldreq	r4, [r5, #12]
 8006e26:	e7ca      	b.n	8006dbe <__swbuf_r+0x1a>
 8006e28:	4621      	mov	r1, r4
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f000 f81a 	bl	8006e64 <__swsetup_r>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	d0cb      	beq.n	8006dcc <__swbuf_r+0x28>
 8006e34:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006e38:	e7ea      	b.n	8006e10 <__swbuf_r+0x6c>
 8006e3a:	bf00      	nop
 8006e3c:	0800802c 	.word	0x0800802c
 8006e40:	0800804c 	.word	0x0800804c
 8006e44:	0800800c 	.word	0x0800800c

08006e48 <__ascii_wctomb>:
 8006e48:	4603      	mov	r3, r0
 8006e4a:	4608      	mov	r0, r1
 8006e4c:	b141      	cbz	r1, 8006e60 <__ascii_wctomb+0x18>
 8006e4e:	2aff      	cmp	r2, #255	; 0xff
 8006e50:	d904      	bls.n	8006e5c <__ascii_wctomb+0x14>
 8006e52:	228a      	movs	r2, #138	; 0x8a
 8006e54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e58:	601a      	str	r2, [r3, #0]
 8006e5a:	4770      	bx	lr
 8006e5c:	2001      	movs	r0, #1
 8006e5e:	700a      	strb	r2, [r1, #0]
 8006e60:	4770      	bx	lr
	...

08006e64 <__swsetup_r>:
 8006e64:	4b32      	ldr	r3, [pc, #200]	; (8006f30 <__swsetup_r+0xcc>)
 8006e66:	b570      	push	{r4, r5, r6, lr}
 8006e68:	681d      	ldr	r5, [r3, #0]
 8006e6a:	4606      	mov	r6, r0
 8006e6c:	460c      	mov	r4, r1
 8006e6e:	b125      	cbz	r5, 8006e7a <__swsetup_r+0x16>
 8006e70:	69ab      	ldr	r3, [r5, #24]
 8006e72:	b913      	cbnz	r3, 8006e7a <__swsetup_r+0x16>
 8006e74:	4628      	mov	r0, r5
 8006e76:	f000 f981 	bl	800717c <__sinit>
 8006e7a:	4b2e      	ldr	r3, [pc, #184]	; (8006f34 <__swsetup_r+0xd0>)
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	d10f      	bne.n	8006ea0 <__swsetup_r+0x3c>
 8006e80:	686c      	ldr	r4, [r5, #4]
 8006e82:	89a3      	ldrh	r3, [r4, #12]
 8006e84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e88:	0719      	lsls	r1, r3, #28
 8006e8a:	d42c      	bmi.n	8006ee6 <__swsetup_r+0x82>
 8006e8c:	06dd      	lsls	r5, r3, #27
 8006e8e:	d411      	bmi.n	8006eb4 <__swsetup_r+0x50>
 8006e90:	2309      	movs	r3, #9
 8006e92:	6033      	str	r3, [r6, #0]
 8006e94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e9c:	81a3      	strh	r3, [r4, #12]
 8006e9e:	e03e      	b.n	8006f1e <__swsetup_r+0xba>
 8006ea0:	4b25      	ldr	r3, [pc, #148]	; (8006f38 <__swsetup_r+0xd4>)
 8006ea2:	429c      	cmp	r4, r3
 8006ea4:	d101      	bne.n	8006eaa <__swsetup_r+0x46>
 8006ea6:	68ac      	ldr	r4, [r5, #8]
 8006ea8:	e7eb      	b.n	8006e82 <__swsetup_r+0x1e>
 8006eaa:	4b24      	ldr	r3, [pc, #144]	; (8006f3c <__swsetup_r+0xd8>)
 8006eac:	429c      	cmp	r4, r3
 8006eae:	bf08      	it	eq
 8006eb0:	68ec      	ldreq	r4, [r5, #12]
 8006eb2:	e7e6      	b.n	8006e82 <__swsetup_r+0x1e>
 8006eb4:	0758      	lsls	r0, r3, #29
 8006eb6:	d512      	bpl.n	8006ede <__swsetup_r+0x7a>
 8006eb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006eba:	b141      	cbz	r1, 8006ece <__swsetup_r+0x6a>
 8006ebc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ec0:	4299      	cmp	r1, r3
 8006ec2:	d002      	beq.n	8006eca <__swsetup_r+0x66>
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f7ff fb37 	bl	8006538 <_free_r>
 8006eca:	2300      	movs	r3, #0
 8006ecc:	6363      	str	r3, [r4, #52]	; 0x34
 8006ece:	89a3      	ldrh	r3, [r4, #12]
 8006ed0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ed4:	81a3      	strh	r3, [r4, #12]
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	6063      	str	r3, [r4, #4]
 8006eda:	6923      	ldr	r3, [r4, #16]
 8006edc:	6023      	str	r3, [r4, #0]
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	f043 0308 	orr.w	r3, r3, #8
 8006ee4:	81a3      	strh	r3, [r4, #12]
 8006ee6:	6923      	ldr	r3, [r4, #16]
 8006ee8:	b94b      	cbnz	r3, 8006efe <__swsetup_r+0x9a>
 8006eea:	89a3      	ldrh	r3, [r4, #12]
 8006eec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ef0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ef4:	d003      	beq.n	8006efe <__swsetup_r+0x9a>
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	4630      	mov	r0, r6
 8006efa:	f000 fa05 	bl	8007308 <__smakebuf_r>
 8006efe:	89a0      	ldrh	r0, [r4, #12]
 8006f00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f04:	f010 0301 	ands.w	r3, r0, #1
 8006f08:	d00a      	beq.n	8006f20 <__swsetup_r+0xbc>
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	60a3      	str	r3, [r4, #8]
 8006f0e:	6963      	ldr	r3, [r4, #20]
 8006f10:	425b      	negs	r3, r3
 8006f12:	61a3      	str	r3, [r4, #24]
 8006f14:	6923      	ldr	r3, [r4, #16]
 8006f16:	b943      	cbnz	r3, 8006f2a <__swsetup_r+0xc6>
 8006f18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f1c:	d1ba      	bne.n	8006e94 <__swsetup_r+0x30>
 8006f1e:	bd70      	pop	{r4, r5, r6, pc}
 8006f20:	0781      	lsls	r1, r0, #30
 8006f22:	bf58      	it	pl
 8006f24:	6963      	ldrpl	r3, [r4, #20]
 8006f26:	60a3      	str	r3, [r4, #8]
 8006f28:	e7f4      	b.n	8006f14 <__swsetup_r+0xb0>
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	e7f7      	b.n	8006f1e <__swsetup_r+0xba>
 8006f2e:	bf00      	nop
 8006f30:	20000040 	.word	0x20000040
 8006f34:	0800802c 	.word	0x0800802c
 8006f38:	0800804c 	.word	0x0800804c
 8006f3c:	0800800c 	.word	0x0800800c

08006f40 <abort>:
 8006f40:	2006      	movs	r0, #6
 8006f42:	b508      	push	{r3, lr}
 8006f44:	f000 fa50 	bl	80073e8 <raise>
 8006f48:	2001      	movs	r0, #1
 8006f4a:	f7fa feb6 	bl	8001cba <_exit>
	...

08006f50 <__sflush_r>:
 8006f50:	898a      	ldrh	r2, [r1, #12]
 8006f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f54:	4605      	mov	r5, r0
 8006f56:	0710      	lsls	r0, r2, #28
 8006f58:	460c      	mov	r4, r1
 8006f5a:	d457      	bmi.n	800700c <__sflush_r+0xbc>
 8006f5c:	684b      	ldr	r3, [r1, #4]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	dc04      	bgt.n	8006f6c <__sflush_r+0x1c>
 8006f62:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	dc01      	bgt.n	8006f6c <__sflush_r+0x1c>
 8006f68:	2000      	movs	r0, #0
 8006f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f6e:	2e00      	cmp	r6, #0
 8006f70:	d0fa      	beq.n	8006f68 <__sflush_r+0x18>
 8006f72:	2300      	movs	r3, #0
 8006f74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006f78:	682f      	ldr	r7, [r5, #0]
 8006f7a:	602b      	str	r3, [r5, #0]
 8006f7c:	d032      	beq.n	8006fe4 <__sflush_r+0x94>
 8006f7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006f80:	89a3      	ldrh	r3, [r4, #12]
 8006f82:	075a      	lsls	r2, r3, #29
 8006f84:	d505      	bpl.n	8006f92 <__sflush_r+0x42>
 8006f86:	6863      	ldr	r3, [r4, #4]
 8006f88:	1ac0      	subs	r0, r0, r3
 8006f8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006f8c:	b10b      	cbz	r3, 8006f92 <__sflush_r+0x42>
 8006f8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006f90:	1ac0      	subs	r0, r0, r3
 8006f92:	2300      	movs	r3, #0
 8006f94:	4602      	mov	r2, r0
 8006f96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f98:	4628      	mov	r0, r5
 8006f9a:	6a21      	ldr	r1, [r4, #32]
 8006f9c:	47b0      	blx	r6
 8006f9e:	1c43      	adds	r3, r0, #1
 8006fa0:	89a3      	ldrh	r3, [r4, #12]
 8006fa2:	d106      	bne.n	8006fb2 <__sflush_r+0x62>
 8006fa4:	6829      	ldr	r1, [r5, #0]
 8006fa6:	291d      	cmp	r1, #29
 8006fa8:	d82c      	bhi.n	8007004 <__sflush_r+0xb4>
 8006faa:	4a29      	ldr	r2, [pc, #164]	; (8007050 <__sflush_r+0x100>)
 8006fac:	40ca      	lsrs	r2, r1
 8006fae:	07d6      	lsls	r6, r2, #31
 8006fb0:	d528      	bpl.n	8007004 <__sflush_r+0xb4>
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	6062      	str	r2, [r4, #4]
 8006fb6:	6922      	ldr	r2, [r4, #16]
 8006fb8:	04d9      	lsls	r1, r3, #19
 8006fba:	6022      	str	r2, [r4, #0]
 8006fbc:	d504      	bpl.n	8006fc8 <__sflush_r+0x78>
 8006fbe:	1c42      	adds	r2, r0, #1
 8006fc0:	d101      	bne.n	8006fc6 <__sflush_r+0x76>
 8006fc2:	682b      	ldr	r3, [r5, #0]
 8006fc4:	b903      	cbnz	r3, 8006fc8 <__sflush_r+0x78>
 8006fc6:	6560      	str	r0, [r4, #84]	; 0x54
 8006fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fca:	602f      	str	r7, [r5, #0]
 8006fcc:	2900      	cmp	r1, #0
 8006fce:	d0cb      	beq.n	8006f68 <__sflush_r+0x18>
 8006fd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fd4:	4299      	cmp	r1, r3
 8006fd6:	d002      	beq.n	8006fde <__sflush_r+0x8e>
 8006fd8:	4628      	mov	r0, r5
 8006fda:	f7ff faad 	bl	8006538 <_free_r>
 8006fde:	2000      	movs	r0, #0
 8006fe0:	6360      	str	r0, [r4, #52]	; 0x34
 8006fe2:	e7c2      	b.n	8006f6a <__sflush_r+0x1a>
 8006fe4:	6a21      	ldr	r1, [r4, #32]
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	4628      	mov	r0, r5
 8006fea:	47b0      	blx	r6
 8006fec:	1c41      	adds	r1, r0, #1
 8006fee:	d1c7      	bne.n	8006f80 <__sflush_r+0x30>
 8006ff0:	682b      	ldr	r3, [r5, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0c4      	beq.n	8006f80 <__sflush_r+0x30>
 8006ff6:	2b1d      	cmp	r3, #29
 8006ff8:	d001      	beq.n	8006ffe <__sflush_r+0xae>
 8006ffa:	2b16      	cmp	r3, #22
 8006ffc:	d101      	bne.n	8007002 <__sflush_r+0xb2>
 8006ffe:	602f      	str	r7, [r5, #0]
 8007000:	e7b2      	b.n	8006f68 <__sflush_r+0x18>
 8007002:	89a3      	ldrh	r3, [r4, #12]
 8007004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007008:	81a3      	strh	r3, [r4, #12]
 800700a:	e7ae      	b.n	8006f6a <__sflush_r+0x1a>
 800700c:	690f      	ldr	r7, [r1, #16]
 800700e:	2f00      	cmp	r7, #0
 8007010:	d0aa      	beq.n	8006f68 <__sflush_r+0x18>
 8007012:	0793      	lsls	r3, r2, #30
 8007014:	bf18      	it	ne
 8007016:	2300      	movne	r3, #0
 8007018:	680e      	ldr	r6, [r1, #0]
 800701a:	bf08      	it	eq
 800701c:	694b      	ldreq	r3, [r1, #20]
 800701e:	1bf6      	subs	r6, r6, r7
 8007020:	600f      	str	r7, [r1, #0]
 8007022:	608b      	str	r3, [r1, #8]
 8007024:	2e00      	cmp	r6, #0
 8007026:	dd9f      	ble.n	8006f68 <__sflush_r+0x18>
 8007028:	4633      	mov	r3, r6
 800702a:	463a      	mov	r2, r7
 800702c:	4628      	mov	r0, r5
 800702e:	6a21      	ldr	r1, [r4, #32]
 8007030:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007034:	47e0      	blx	ip
 8007036:	2800      	cmp	r0, #0
 8007038:	dc06      	bgt.n	8007048 <__sflush_r+0xf8>
 800703a:	89a3      	ldrh	r3, [r4, #12]
 800703c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007044:	81a3      	strh	r3, [r4, #12]
 8007046:	e790      	b.n	8006f6a <__sflush_r+0x1a>
 8007048:	4407      	add	r7, r0
 800704a:	1a36      	subs	r6, r6, r0
 800704c:	e7ea      	b.n	8007024 <__sflush_r+0xd4>
 800704e:	bf00      	nop
 8007050:	20400001 	.word	0x20400001

08007054 <_fflush_r>:
 8007054:	b538      	push	{r3, r4, r5, lr}
 8007056:	690b      	ldr	r3, [r1, #16]
 8007058:	4605      	mov	r5, r0
 800705a:	460c      	mov	r4, r1
 800705c:	b913      	cbnz	r3, 8007064 <_fflush_r+0x10>
 800705e:	2500      	movs	r5, #0
 8007060:	4628      	mov	r0, r5
 8007062:	bd38      	pop	{r3, r4, r5, pc}
 8007064:	b118      	cbz	r0, 800706e <_fflush_r+0x1a>
 8007066:	6983      	ldr	r3, [r0, #24]
 8007068:	b90b      	cbnz	r3, 800706e <_fflush_r+0x1a>
 800706a:	f000 f887 	bl	800717c <__sinit>
 800706e:	4b14      	ldr	r3, [pc, #80]	; (80070c0 <_fflush_r+0x6c>)
 8007070:	429c      	cmp	r4, r3
 8007072:	d11b      	bne.n	80070ac <_fflush_r+0x58>
 8007074:	686c      	ldr	r4, [r5, #4]
 8007076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0ef      	beq.n	800705e <_fflush_r+0xa>
 800707e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007080:	07d0      	lsls	r0, r2, #31
 8007082:	d404      	bmi.n	800708e <_fflush_r+0x3a>
 8007084:	0599      	lsls	r1, r3, #22
 8007086:	d402      	bmi.n	800708e <_fflush_r+0x3a>
 8007088:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800708a:	f000 f915 	bl	80072b8 <__retarget_lock_acquire_recursive>
 800708e:	4628      	mov	r0, r5
 8007090:	4621      	mov	r1, r4
 8007092:	f7ff ff5d 	bl	8006f50 <__sflush_r>
 8007096:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007098:	4605      	mov	r5, r0
 800709a:	07da      	lsls	r2, r3, #31
 800709c:	d4e0      	bmi.n	8007060 <_fflush_r+0xc>
 800709e:	89a3      	ldrh	r3, [r4, #12]
 80070a0:	059b      	lsls	r3, r3, #22
 80070a2:	d4dd      	bmi.n	8007060 <_fflush_r+0xc>
 80070a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070a6:	f000 f908 	bl	80072ba <__retarget_lock_release_recursive>
 80070aa:	e7d9      	b.n	8007060 <_fflush_r+0xc>
 80070ac:	4b05      	ldr	r3, [pc, #20]	; (80070c4 <_fflush_r+0x70>)
 80070ae:	429c      	cmp	r4, r3
 80070b0:	d101      	bne.n	80070b6 <_fflush_r+0x62>
 80070b2:	68ac      	ldr	r4, [r5, #8]
 80070b4:	e7df      	b.n	8007076 <_fflush_r+0x22>
 80070b6:	4b04      	ldr	r3, [pc, #16]	; (80070c8 <_fflush_r+0x74>)
 80070b8:	429c      	cmp	r4, r3
 80070ba:	bf08      	it	eq
 80070bc:	68ec      	ldreq	r4, [r5, #12]
 80070be:	e7da      	b.n	8007076 <_fflush_r+0x22>
 80070c0:	0800802c 	.word	0x0800802c
 80070c4:	0800804c 	.word	0x0800804c
 80070c8:	0800800c 	.word	0x0800800c

080070cc <std>:
 80070cc:	2300      	movs	r3, #0
 80070ce:	b510      	push	{r4, lr}
 80070d0:	4604      	mov	r4, r0
 80070d2:	e9c0 3300 	strd	r3, r3, [r0]
 80070d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070da:	6083      	str	r3, [r0, #8]
 80070dc:	8181      	strh	r1, [r0, #12]
 80070de:	6643      	str	r3, [r0, #100]	; 0x64
 80070e0:	81c2      	strh	r2, [r0, #14]
 80070e2:	6183      	str	r3, [r0, #24]
 80070e4:	4619      	mov	r1, r3
 80070e6:	2208      	movs	r2, #8
 80070e8:	305c      	adds	r0, #92	; 0x5c
 80070ea:	f7fd fb63 	bl	80047b4 <memset>
 80070ee:	4b05      	ldr	r3, [pc, #20]	; (8007104 <std+0x38>)
 80070f0:	6224      	str	r4, [r4, #32]
 80070f2:	6263      	str	r3, [r4, #36]	; 0x24
 80070f4:	4b04      	ldr	r3, [pc, #16]	; (8007108 <std+0x3c>)
 80070f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80070f8:	4b04      	ldr	r3, [pc, #16]	; (800710c <std+0x40>)
 80070fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80070fc:	4b04      	ldr	r3, [pc, #16]	; (8007110 <std+0x44>)
 80070fe:	6323      	str	r3, [r4, #48]	; 0x30
 8007100:	bd10      	pop	{r4, pc}
 8007102:	bf00      	nop
 8007104:	08007421 	.word	0x08007421
 8007108:	08007443 	.word	0x08007443
 800710c:	0800747b 	.word	0x0800747b
 8007110:	0800749f 	.word	0x0800749f

08007114 <_cleanup_r>:
 8007114:	4901      	ldr	r1, [pc, #4]	; (800711c <_cleanup_r+0x8>)
 8007116:	f000 b8af 	b.w	8007278 <_fwalk_reent>
 800711a:	bf00      	nop
 800711c:	08007055 	.word	0x08007055

08007120 <__sfmoreglue>:
 8007120:	2268      	movs	r2, #104	; 0x68
 8007122:	b570      	push	{r4, r5, r6, lr}
 8007124:	1e4d      	subs	r5, r1, #1
 8007126:	4355      	muls	r5, r2
 8007128:	460e      	mov	r6, r1
 800712a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800712e:	f7ff fa6b 	bl	8006608 <_malloc_r>
 8007132:	4604      	mov	r4, r0
 8007134:	b140      	cbz	r0, 8007148 <__sfmoreglue+0x28>
 8007136:	2100      	movs	r1, #0
 8007138:	e9c0 1600 	strd	r1, r6, [r0]
 800713c:	300c      	adds	r0, #12
 800713e:	60a0      	str	r0, [r4, #8]
 8007140:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007144:	f7fd fb36 	bl	80047b4 <memset>
 8007148:	4620      	mov	r0, r4
 800714a:	bd70      	pop	{r4, r5, r6, pc}

0800714c <__sfp_lock_acquire>:
 800714c:	4801      	ldr	r0, [pc, #4]	; (8007154 <__sfp_lock_acquire+0x8>)
 800714e:	f000 b8b3 	b.w	80072b8 <__retarget_lock_acquire_recursive>
 8007152:	bf00      	nop
 8007154:	200002d9 	.word	0x200002d9

08007158 <__sfp_lock_release>:
 8007158:	4801      	ldr	r0, [pc, #4]	; (8007160 <__sfp_lock_release+0x8>)
 800715a:	f000 b8ae 	b.w	80072ba <__retarget_lock_release_recursive>
 800715e:	bf00      	nop
 8007160:	200002d9 	.word	0x200002d9

08007164 <__sinit_lock_acquire>:
 8007164:	4801      	ldr	r0, [pc, #4]	; (800716c <__sinit_lock_acquire+0x8>)
 8007166:	f000 b8a7 	b.w	80072b8 <__retarget_lock_acquire_recursive>
 800716a:	bf00      	nop
 800716c:	200002da 	.word	0x200002da

08007170 <__sinit_lock_release>:
 8007170:	4801      	ldr	r0, [pc, #4]	; (8007178 <__sinit_lock_release+0x8>)
 8007172:	f000 b8a2 	b.w	80072ba <__retarget_lock_release_recursive>
 8007176:	bf00      	nop
 8007178:	200002da 	.word	0x200002da

0800717c <__sinit>:
 800717c:	b510      	push	{r4, lr}
 800717e:	4604      	mov	r4, r0
 8007180:	f7ff fff0 	bl	8007164 <__sinit_lock_acquire>
 8007184:	69a3      	ldr	r3, [r4, #24]
 8007186:	b11b      	cbz	r3, 8007190 <__sinit+0x14>
 8007188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800718c:	f7ff bff0 	b.w	8007170 <__sinit_lock_release>
 8007190:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007194:	6523      	str	r3, [r4, #80]	; 0x50
 8007196:	4b13      	ldr	r3, [pc, #76]	; (80071e4 <__sinit+0x68>)
 8007198:	4a13      	ldr	r2, [pc, #76]	; (80071e8 <__sinit+0x6c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	62a2      	str	r2, [r4, #40]	; 0x28
 800719e:	42a3      	cmp	r3, r4
 80071a0:	bf08      	it	eq
 80071a2:	2301      	moveq	r3, #1
 80071a4:	4620      	mov	r0, r4
 80071a6:	bf08      	it	eq
 80071a8:	61a3      	streq	r3, [r4, #24]
 80071aa:	f000 f81f 	bl	80071ec <__sfp>
 80071ae:	6060      	str	r0, [r4, #4]
 80071b0:	4620      	mov	r0, r4
 80071b2:	f000 f81b 	bl	80071ec <__sfp>
 80071b6:	60a0      	str	r0, [r4, #8]
 80071b8:	4620      	mov	r0, r4
 80071ba:	f000 f817 	bl	80071ec <__sfp>
 80071be:	2200      	movs	r2, #0
 80071c0:	2104      	movs	r1, #4
 80071c2:	60e0      	str	r0, [r4, #12]
 80071c4:	6860      	ldr	r0, [r4, #4]
 80071c6:	f7ff ff81 	bl	80070cc <std>
 80071ca:	2201      	movs	r2, #1
 80071cc:	2109      	movs	r1, #9
 80071ce:	68a0      	ldr	r0, [r4, #8]
 80071d0:	f7ff ff7c 	bl	80070cc <std>
 80071d4:	2202      	movs	r2, #2
 80071d6:	2112      	movs	r1, #18
 80071d8:	68e0      	ldr	r0, [r4, #12]
 80071da:	f7ff ff77 	bl	80070cc <std>
 80071de:	2301      	movs	r3, #1
 80071e0:	61a3      	str	r3, [r4, #24]
 80071e2:	e7d1      	b.n	8007188 <__sinit+0xc>
 80071e4:	08007c94 	.word	0x08007c94
 80071e8:	08007115 	.word	0x08007115

080071ec <__sfp>:
 80071ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ee:	4607      	mov	r7, r0
 80071f0:	f7ff ffac 	bl	800714c <__sfp_lock_acquire>
 80071f4:	4b1e      	ldr	r3, [pc, #120]	; (8007270 <__sfp+0x84>)
 80071f6:	681e      	ldr	r6, [r3, #0]
 80071f8:	69b3      	ldr	r3, [r6, #24]
 80071fa:	b913      	cbnz	r3, 8007202 <__sfp+0x16>
 80071fc:	4630      	mov	r0, r6
 80071fe:	f7ff ffbd 	bl	800717c <__sinit>
 8007202:	3648      	adds	r6, #72	; 0x48
 8007204:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007208:	3b01      	subs	r3, #1
 800720a:	d503      	bpl.n	8007214 <__sfp+0x28>
 800720c:	6833      	ldr	r3, [r6, #0]
 800720e:	b30b      	cbz	r3, 8007254 <__sfp+0x68>
 8007210:	6836      	ldr	r6, [r6, #0]
 8007212:	e7f7      	b.n	8007204 <__sfp+0x18>
 8007214:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007218:	b9d5      	cbnz	r5, 8007250 <__sfp+0x64>
 800721a:	4b16      	ldr	r3, [pc, #88]	; (8007274 <__sfp+0x88>)
 800721c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007220:	60e3      	str	r3, [r4, #12]
 8007222:	6665      	str	r5, [r4, #100]	; 0x64
 8007224:	f000 f847 	bl	80072b6 <__retarget_lock_init_recursive>
 8007228:	f7ff ff96 	bl	8007158 <__sfp_lock_release>
 800722c:	2208      	movs	r2, #8
 800722e:	4629      	mov	r1, r5
 8007230:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007234:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007238:	6025      	str	r5, [r4, #0]
 800723a:	61a5      	str	r5, [r4, #24]
 800723c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007240:	f7fd fab8 	bl	80047b4 <memset>
 8007244:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007248:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800724c:	4620      	mov	r0, r4
 800724e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007250:	3468      	adds	r4, #104	; 0x68
 8007252:	e7d9      	b.n	8007208 <__sfp+0x1c>
 8007254:	2104      	movs	r1, #4
 8007256:	4638      	mov	r0, r7
 8007258:	f7ff ff62 	bl	8007120 <__sfmoreglue>
 800725c:	4604      	mov	r4, r0
 800725e:	6030      	str	r0, [r6, #0]
 8007260:	2800      	cmp	r0, #0
 8007262:	d1d5      	bne.n	8007210 <__sfp+0x24>
 8007264:	f7ff ff78 	bl	8007158 <__sfp_lock_release>
 8007268:	230c      	movs	r3, #12
 800726a:	603b      	str	r3, [r7, #0]
 800726c:	e7ee      	b.n	800724c <__sfp+0x60>
 800726e:	bf00      	nop
 8007270:	08007c94 	.word	0x08007c94
 8007274:	ffff0001 	.word	0xffff0001

08007278 <_fwalk_reent>:
 8007278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800727c:	4606      	mov	r6, r0
 800727e:	4688      	mov	r8, r1
 8007280:	2700      	movs	r7, #0
 8007282:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007286:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800728a:	f1b9 0901 	subs.w	r9, r9, #1
 800728e:	d505      	bpl.n	800729c <_fwalk_reent+0x24>
 8007290:	6824      	ldr	r4, [r4, #0]
 8007292:	2c00      	cmp	r4, #0
 8007294:	d1f7      	bne.n	8007286 <_fwalk_reent+0xe>
 8007296:	4638      	mov	r0, r7
 8007298:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800729c:	89ab      	ldrh	r3, [r5, #12]
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d907      	bls.n	80072b2 <_fwalk_reent+0x3a>
 80072a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072a6:	3301      	adds	r3, #1
 80072a8:	d003      	beq.n	80072b2 <_fwalk_reent+0x3a>
 80072aa:	4629      	mov	r1, r5
 80072ac:	4630      	mov	r0, r6
 80072ae:	47c0      	blx	r8
 80072b0:	4307      	orrs	r7, r0
 80072b2:	3568      	adds	r5, #104	; 0x68
 80072b4:	e7e9      	b.n	800728a <_fwalk_reent+0x12>

080072b6 <__retarget_lock_init_recursive>:
 80072b6:	4770      	bx	lr

080072b8 <__retarget_lock_acquire_recursive>:
 80072b8:	4770      	bx	lr

080072ba <__retarget_lock_release_recursive>:
 80072ba:	4770      	bx	lr

080072bc <__swhatbuf_r>:
 80072bc:	b570      	push	{r4, r5, r6, lr}
 80072be:	460e      	mov	r6, r1
 80072c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c4:	4614      	mov	r4, r2
 80072c6:	2900      	cmp	r1, #0
 80072c8:	461d      	mov	r5, r3
 80072ca:	b096      	sub	sp, #88	; 0x58
 80072cc:	da08      	bge.n	80072e0 <__swhatbuf_r+0x24>
 80072ce:	2200      	movs	r2, #0
 80072d0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80072d4:	602a      	str	r2, [r5, #0]
 80072d6:	061a      	lsls	r2, r3, #24
 80072d8:	d410      	bmi.n	80072fc <__swhatbuf_r+0x40>
 80072da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072de:	e00e      	b.n	80072fe <__swhatbuf_r+0x42>
 80072e0:	466a      	mov	r2, sp
 80072e2:	f000 f903 	bl	80074ec <_fstat_r>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	dbf1      	blt.n	80072ce <__swhatbuf_r+0x12>
 80072ea:	9a01      	ldr	r2, [sp, #4]
 80072ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80072f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80072f4:	425a      	negs	r2, r3
 80072f6:	415a      	adcs	r2, r3
 80072f8:	602a      	str	r2, [r5, #0]
 80072fa:	e7ee      	b.n	80072da <__swhatbuf_r+0x1e>
 80072fc:	2340      	movs	r3, #64	; 0x40
 80072fe:	2000      	movs	r0, #0
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	b016      	add	sp, #88	; 0x58
 8007304:	bd70      	pop	{r4, r5, r6, pc}
	...

08007308 <__smakebuf_r>:
 8007308:	898b      	ldrh	r3, [r1, #12]
 800730a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800730c:	079d      	lsls	r5, r3, #30
 800730e:	4606      	mov	r6, r0
 8007310:	460c      	mov	r4, r1
 8007312:	d507      	bpl.n	8007324 <__smakebuf_r+0x1c>
 8007314:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	6123      	str	r3, [r4, #16]
 800731c:	2301      	movs	r3, #1
 800731e:	6163      	str	r3, [r4, #20]
 8007320:	b002      	add	sp, #8
 8007322:	bd70      	pop	{r4, r5, r6, pc}
 8007324:	466a      	mov	r2, sp
 8007326:	ab01      	add	r3, sp, #4
 8007328:	f7ff ffc8 	bl	80072bc <__swhatbuf_r>
 800732c:	9900      	ldr	r1, [sp, #0]
 800732e:	4605      	mov	r5, r0
 8007330:	4630      	mov	r0, r6
 8007332:	f7ff f969 	bl	8006608 <_malloc_r>
 8007336:	b948      	cbnz	r0, 800734c <__smakebuf_r+0x44>
 8007338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800733c:	059a      	lsls	r2, r3, #22
 800733e:	d4ef      	bmi.n	8007320 <__smakebuf_r+0x18>
 8007340:	f023 0303 	bic.w	r3, r3, #3
 8007344:	f043 0302 	orr.w	r3, r3, #2
 8007348:	81a3      	strh	r3, [r4, #12]
 800734a:	e7e3      	b.n	8007314 <__smakebuf_r+0xc>
 800734c:	4b0d      	ldr	r3, [pc, #52]	; (8007384 <__smakebuf_r+0x7c>)
 800734e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007350:	89a3      	ldrh	r3, [r4, #12]
 8007352:	6020      	str	r0, [r4, #0]
 8007354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007358:	81a3      	strh	r3, [r4, #12]
 800735a:	9b00      	ldr	r3, [sp, #0]
 800735c:	6120      	str	r0, [r4, #16]
 800735e:	6163      	str	r3, [r4, #20]
 8007360:	9b01      	ldr	r3, [sp, #4]
 8007362:	b15b      	cbz	r3, 800737c <__smakebuf_r+0x74>
 8007364:	4630      	mov	r0, r6
 8007366:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800736a:	f000 f8d1 	bl	8007510 <_isatty_r>
 800736e:	b128      	cbz	r0, 800737c <__smakebuf_r+0x74>
 8007370:	89a3      	ldrh	r3, [r4, #12]
 8007372:	f023 0303 	bic.w	r3, r3, #3
 8007376:	f043 0301 	orr.w	r3, r3, #1
 800737a:	81a3      	strh	r3, [r4, #12]
 800737c:	89a0      	ldrh	r0, [r4, #12]
 800737e:	4305      	orrs	r5, r0
 8007380:	81a5      	strh	r5, [r4, #12]
 8007382:	e7cd      	b.n	8007320 <__smakebuf_r+0x18>
 8007384:	08007115 	.word	0x08007115

08007388 <_malloc_usable_size_r>:
 8007388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800738c:	1f18      	subs	r0, r3, #4
 800738e:	2b00      	cmp	r3, #0
 8007390:	bfbc      	itt	lt
 8007392:	580b      	ldrlt	r3, [r1, r0]
 8007394:	18c0      	addlt	r0, r0, r3
 8007396:	4770      	bx	lr

08007398 <_raise_r>:
 8007398:	291f      	cmp	r1, #31
 800739a:	b538      	push	{r3, r4, r5, lr}
 800739c:	4604      	mov	r4, r0
 800739e:	460d      	mov	r5, r1
 80073a0:	d904      	bls.n	80073ac <_raise_r+0x14>
 80073a2:	2316      	movs	r3, #22
 80073a4:	6003      	str	r3, [r0, #0]
 80073a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073aa:	bd38      	pop	{r3, r4, r5, pc}
 80073ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80073ae:	b112      	cbz	r2, 80073b6 <_raise_r+0x1e>
 80073b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073b4:	b94b      	cbnz	r3, 80073ca <_raise_r+0x32>
 80073b6:	4620      	mov	r0, r4
 80073b8:	f000 f830 	bl	800741c <_getpid_r>
 80073bc:	462a      	mov	r2, r5
 80073be:	4601      	mov	r1, r0
 80073c0:	4620      	mov	r0, r4
 80073c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073c6:	f000 b817 	b.w	80073f8 <_kill_r>
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d00a      	beq.n	80073e4 <_raise_r+0x4c>
 80073ce:	1c59      	adds	r1, r3, #1
 80073d0:	d103      	bne.n	80073da <_raise_r+0x42>
 80073d2:	2316      	movs	r3, #22
 80073d4:	6003      	str	r3, [r0, #0]
 80073d6:	2001      	movs	r0, #1
 80073d8:	e7e7      	b.n	80073aa <_raise_r+0x12>
 80073da:	2400      	movs	r4, #0
 80073dc:	4628      	mov	r0, r5
 80073de:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80073e2:	4798      	blx	r3
 80073e4:	2000      	movs	r0, #0
 80073e6:	e7e0      	b.n	80073aa <_raise_r+0x12>

080073e8 <raise>:
 80073e8:	4b02      	ldr	r3, [pc, #8]	; (80073f4 <raise+0xc>)
 80073ea:	4601      	mov	r1, r0
 80073ec:	6818      	ldr	r0, [r3, #0]
 80073ee:	f7ff bfd3 	b.w	8007398 <_raise_r>
 80073f2:	bf00      	nop
 80073f4:	20000040 	.word	0x20000040

080073f8 <_kill_r>:
 80073f8:	b538      	push	{r3, r4, r5, lr}
 80073fa:	2300      	movs	r3, #0
 80073fc:	4d06      	ldr	r5, [pc, #24]	; (8007418 <_kill_r+0x20>)
 80073fe:	4604      	mov	r4, r0
 8007400:	4608      	mov	r0, r1
 8007402:	4611      	mov	r1, r2
 8007404:	602b      	str	r3, [r5, #0]
 8007406:	f7fa fc48 	bl	8001c9a <_kill>
 800740a:	1c43      	adds	r3, r0, #1
 800740c:	d102      	bne.n	8007414 <_kill_r+0x1c>
 800740e:	682b      	ldr	r3, [r5, #0]
 8007410:	b103      	cbz	r3, 8007414 <_kill_r+0x1c>
 8007412:	6023      	str	r3, [r4, #0]
 8007414:	bd38      	pop	{r3, r4, r5, pc}
 8007416:	bf00      	nop
 8007418:	200002d4 	.word	0x200002d4

0800741c <_getpid_r>:
 800741c:	f7fa bc36 	b.w	8001c8c <_getpid>

08007420 <__sread>:
 8007420:	b510      	push	{r4, lr}
 8007422:	460c      	mov	r4, r1
 8007424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007428:	f000 f894 	bl	8007554 <_read_r>
 800742c:	2800      	cmp	r0, #0
 800742e:	bfab      	itete	ge
 8007430:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007432:	89a3      	ldrhlt	r3, [r4, #12]
 8007434:	181b      	addge	r3, r3, r0
 8007436:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800743a:	bfac      	ite	ge
 800743c:	6563      	strge	r3, [r4, #84]	; 0x54
 800743e:	81a3      	strhlt	r3, [r4, #12]
 8007440:	bd10      	pop	{r4, pc}

08007442 <__swrite>:
 8007442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007446:	461f      	mov	r7, r3
 8007448:	898b      	ldrh	r3, [r1, #12]
 800744a:	4605      	mov	r5, r0
 800744c:	05db      	lsls	r3, r3, #23
 800744e:	460c      	mov	r4, r1
 8007450:	4616      	mov	r6, r2
 8007452:	d505      	bpl.n	8007460 <__swrite+0x1e>
 8007454:	2302      	movs	r3, #2
 8007456:	2200      	movs	r2, #0
 8007458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800745c:	f000 f868 	bl	8007530 <_lseek_r>
 8007460:	89a3      	ldrh	r3, [r4, #12]
 8007462:	4632      	mov	r2, r6
 8007464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007468:	81a3      	strh	r3, [r4, #12]
 800746a:	4628      	mov	r0, r5
 800746c:	463b      	mov	r3, r7
 800746e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007476:	f000 b817 	b.w	80074a8 <_write_r>

0800747a <__sseek>:
 800747a:	b510      	push	{r4, lr}
 800747c:	460c      	mov	r4, r1
 800747e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007482:	f000 f855 	bl	8007530 <_lseek_r>
 8007486:	1c43      	adds	r3, r0, #1
 8007488:	89a3      	ldrh	r3, [r4, #12]
 800748a:	bf15      	itete	ne
 800748c:	6560      	strne	r0, [r4, #84]	; 0x54
 800748e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007492:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007496:	81a3      	strheq	r3, [r4, #12]
 8007498:	bf18      	it	ne
 800749a:	81a3      	strhne	r3, [r4, #12]
 800749c:	bd10      	pop	{r4, pc}

0800749e <__sclose>:
 800749e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a2:	f000 b813 	b.w	80074cc <_close_r>
	...

080074a8 <_write_r>:
 80074a8:	b538      	push	{r3, r4, r5, lr}
 80074aa:	4604      	mov	r4, r0
 80074ac:	4608      	mov	r0, r1
 80074ae:	4611      	mov	r1, r2
 80074b0:	2200      	movs	r2, #0
 80074b2:	4d05      	ldr	r5, [pc, #20]	; (80074c8 <_write_r+0x20>)
 80074b4:	602a      	str	r2, [r5, #0]
 80074b6:	461a      	mov	r2, r3
 80074b8:	f7fa fc26 	bl	8001d08 <_write>
 80074bc:	1c43      	adds	r3, r0, #1
 80074be:	d102      	bne.n	80074c6 <_write_r+0x1e>
 80074c0:	682b      	ldr	r3, [r5, #0]
 80074c2:	b103      	cbz	r3, 80074c6 <_write_r+0x1e>
 80074c4:	6023      	str	r3, [r4, #0]
 80074c6:	bd38      	pop	{r3, r4, r5, pc}
 80074c8:	200002d4 	.word	0x200002d4

080074cc <_close_r>:
 80074cc:	b538      	push	{r3, r4, r5, lr}
 80074ce:	2300      	movs	r3, #0
 80074d0:	4d05      	ldr	r5, [pc, #20]	; (80074e8 <_close_r+0x1c>)
 80074d2:	4604      	mov	r4, r0
 80074d4:	4608      	mov	r0, r1
 80074d6:	602b      	str	r3, [r5, #0]
 80074d8:	f7fa fc32 	bl	8001d40 <_close>
 80074dc:	1c43      	adds	r3, r0, #1
 80074de:	d102      	bne.n	80074e6 <_close_r+0x1a>
 80074e0:	682b      	ldr	r3, [r5, #0]
 80074e2:	b103      	cbz	r3, 80074e6 <_close_r+0x1a>
 80074e4:	6023      	str	r3, [r4, #0]
 80074e6:	bd38      	pop	{r3, r4, r5, pc}
 80074e8:	200002d4 	.word	0x200002d4

080074ec <_fstat_r>:
 80074ec:	b538      	push	{r3, r4, r5, lr}
 80074ee:	2300      	movs	r3, #0
 80074f0:	4d06      	ldr	r5, [pc, #24]	; (800750c <_fstat_r+0x20>)
 80074f2:	4604      	mov	r4, r0
 80074f4:	4608      	mov	r0, r1
 80074f6:	4611      	mov	r1, r2
 80074f8:	602b      	str	r3, [r5, #0]
 80074fa:	f7fa fc2c 	bl	8001d56 <_fstat>
 80074fe:	1c43      	adds	r3, r0, #1
 8007500:	d102      	bne.n	8007508 <_fstat_r+0x1c>
 8007502:	682b      	ldr	r3, [r5, #0]
 8007504:	b103      	cbz	r3, 8007508 <_fstat_r+0x1c>
 8007506:	6023      	str	r3, [r4, #0]
 8007508:	bd38      	pop	{r3, r4, r5, pc}
 800750a:	bf00      	nop
 800750c:	200002d4 	.word	0x200002d4

08007510 <_isatty_r>:
 8007510:	b538      	push	{r3, r4, r5, lr}
 8007512:	2300      	movs	r3, #0
 8007514:	4d05      	ldr	r5, [pc, #20]	; (800752c <_isatty_r+0x1c>)
 8007516:	4604      	mov	r4, r0
 8007518:	4608      	mov	r0, r1
 800751a:	602b      	str	r3, [r5, #0]
 800751c:	f7fa fc2a 	bl	8001d74 <_isatty>
 8007520:	1c43      	adds	r3, r0, #1
 8007522:	d102      	bne.n	800752a <_isatty_r+0x1a>
 8007524:	682b      	ldr	r3, [r5, #0]
 8007526:	b103      	cbz	r3, 800752a <_isatty_r+0x1a>
 8007528:	6023      	str	r3, [r4, #0]
 800752a:	bd38      	pop	{r3, r4, r5, pc}
 800752c:	200002d4 	.word	0x200002d4

08007530 <_lseek_r>:
 8007530:	b538      	push	{r3, r4, r5, lr}
 8007532:	4604      	mov	r4, r0
 8007534:	4608      	mov	r0, r1
 8007536:	4611      	mov	r1, r2
 8007538:	2200      	movs	r2, #0
 800753a:	4d05      	ldr	r5, [pc, #20]	; (8007550 <_lseek_r+0x20>)
 800753c:	602a      	str	r2, [r5, #0]
 800753e:	461a      	mov	r2, r3
 8007540:	f7fa fc22 	bl	8001d88 <_lseek>
 8007544:	1c43      	adds	r3, r0, #1
 8007546:	d102      	bne.n	800754e <_lseek_r+0x1e>
 8007548:	682b      	ldr	r3, [r5, #0]
 800754a:	b103      	cbz	r3, 800754e <_lseek_r+0x1e>
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	bd38      	pop	{r3, r4, r5, pc}
 8007550:	200002d4 	.word	0x200002d4

08007554 <_read_r>:
 8007554:	b538      	push	{r3, r4, r5, lr}
 8007556:	4604      	mov	r4, r0
 8007558:	4608      	mov	r0, r1
 800755a:	4611      	mov	r1, r2
 800755c:	2200      	movs	r2, #0
 800755e:	4d05      	ldr	r5, [pc, #20]	; (8007574 <_read_r+0x20>)
 8007560:	602a      	str	r2, [r5, #0]
 8007562:	461a      	mov	r2, r3
 8007564:	f7fa fbb3 	bl	8001cce <_read>
 8007568:	1c43      	adds	r3, r0, #1
 800756a:	d102      	bne.n	8007572 <_read_r+0x1e>
 800756c:	682b      	ldr	r3, [r5, #0]
 800756e:	b103      	cbz	r3, 8007572 <_read_r+0x1e>
 8007570:	6023      	str	r3, [r4, #0]
 8007572:	bd38      	pop	{r3, r4, r5, pc}
 8007574:	200002d4 	.word	0x200002d4

08007578 <_init>:
 8007578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800757a:	bf00      	nop
 800757c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800757e:	bc08      	pop	{r3}
 8007580:	469e      	mov	lr, r3
 8007582:	4770      	bx	lr

08007584 <_fini>:
 8007584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007586:	bf00      	nop
 8007588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800758a:	bc08      	pop	{r3}
 800758c:	469e      	mov	lr, r3
 800758e:	4770      	bx	lr
