/********************************************************************
*
* MCU_M4FSS0 BASEADDRESS. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_MCU_M4FSS0_BASEADDRESS_H_
#define CSLR_MCU_M4FSS0_BASEADDRESS_H_

#include <drivers/hw_include/cslr.h>
#include <drivers/hw_include/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* Auto-generated MCU_M4FSS0 Base Address File:
*/

#define CSL_MCU_M4FSS0_RAM0_BASE                                                                   (0x0UL)
#define CSL_MCU_M4FSS0_RAM0_SIZE                                                                   (0x30000UL)
#define CSL_MCU_M4FSS0_DRAM_BASE                                                                   (0x30000UL)
#define CSL_MCU_M4FSS0_DRAM_SIZE                                                                   (0x10000UL)
#define CSL_MCU_M4FSS0_RAT_CFG_BASE                                                                (0x44200000UL)
#define CSL_MCU_M4FSS0_RAT_CFG_SIZE                                                                (0x1000UL)
#define CSL_MCU_M4FSS0_ECC_AGGR_BASE                                                               (0x44201000UL)
#define CSL_MCU_M4FSS0_ECC_AGGR_SIZE                                                               (0x400UL)
#define CSL_MCU_M4FSS0_RAT_REGION0_BASE                                                            (0x60000000UL)
#define CSL_MCU_M4FSS0_RAT_REGION0_SIZE                                                            (0x80000000UL)
#define CSL_MCU_M4FSS0_ITM_BASE                                                                    (0xe0000000UL)
#define CSL_MCU_M4FSS0_ITM_SIZE                                                                    (0x1000UL)
#define CSL_MCU_M4FSS0_DWT_BASE                                                                    (0xe0001000UL)
#define CSL_MCU_M4FSS0_DWT_SIZE                                                                    (0x1000UL)
#define CSL_MCU_M4FSS0_FBP_BASE                                                                    (0xe0002000UL)
#define CSL_MCU_M4FSS0_FBP_SIZE                                                                    (0x1000UL)
#define CSL_MCU_M4FSS0_NVIC_BASE                                                                   (0xe000e000UL)
#define CSL_MCU_M4FSS0_NVIC_SIZE                                                                   (0x1000UL)
#define CSL_MCU_M4FSS0_MPU_BASE                                                                    (0xe000ed90UL)
#define CSL_MCU_M4FSS0_MPU_SIZE                                                                    (0x60UL)
#define CSL_MCU_M4FSS0_ETM_BASE                                                                    (0xe0041000UL)
#define CSL_MCU_M4FSS0_ETM_SIZE                                                                    (0x1000UL)
#define CSL_MCU_M4FSS0_CSCTI_BASE                                                                  (0xe0042000UL)
#define CSL_MCU_M4FSS0_CSCTI_SIZE                                                                  (0x1000UL)
#define CSL_MCU_M4FSS0_REVID_BASE                                                                  (0xe0043000UL)
#define CSL_MCU_M4FSS0_REVID_SIZE                                                                  (0x4UL)
#define CSL_MCU_M4FSS0_ROMTABLE_BASE                                                               (0xe00ff000UL)
#define CSL_MCU_M4FSS0_ROMTABLE_SIZE                                                               (0x1000UL)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_MCU_M4FSS0_BASEADDRESS_H_ */

