// WMMA (Tensor-Core) GEMM for F16 and BF16
//
// Uses nvcuda::wmma 16x16x16 fragments with F32 accumulation.
// Shared-memory staging of A and B tiles means global addresses never need
// to satisfy the fragment-alignment requirement (sidesteps the
// CUDA_ERROR_MISALIGNED_ADDRESS class of bug that float4 global loads hit).
//
// Warp tiling (128x128 block tile, 4x4 warp grid, 16 warps, 512 threads):
//   warp_row = warp_id / WARP_COLS  (0..3)
//   warp_col = warp_id % WARP_COLS  (0..3)
//   Each warp computes WARP_M×WARP_N = 2×2 fragments (32×32 outputs).
//   BLOCK_TILE_M = WARP_ROWS*WARP_M*16 = 4*2*16 = 128 ✓
//   BLOCK_TILE_N = WARP_COLS*WARP_N*16 = 4*2*16 = 128 ✓
//   16 warps × 32×32 = 128×128 block ✓
//
// Epilogue: per-warp float scratch in shared memory.
//   store_matrix_sync requires float* for a float accumulator fragment; we
//   cannot store an F32 fragment directly into an F16/BF16 global buffer.
//   Each warp stores its F32 fragment into a dedicated 16×16 float scratch
//   region, then each lane converts + writes elements to global C via STORE_FN
//   (float→HALF_T). No cross-warp collisions.
//
// Static smem (single-buffered, no inert double-buffer):
//   smem_A:   128 × 24 × 2 bytes = 6 144 bytes
//   smem_B:    16 × 136 × 2 bytes = 4 352 bytes
//   scratch:   16 warps × 256 × 4 bytes = 16 384 bytes = 16 KB
//   Total:    26 880 bytes ≈ 26.25 KB  (well within 48 KB)
//
// Scalar staging (bounds-checked zero-pad loops):
//   Each thread iterates over its share of tile elements with strided loops,
//   loading one element at a time with explicit bounds checks. Out-of-bounds
//   positions are zero-padded. This is deterministic and correct for all shapes.
//
// Caller must guarantee M, N, K are all multiples of 16 before dispatching here.
// FMA fallback handles all other shapes.
//
// cp.async double-buffering is DISABLED (documented nondeterminism dead-end).
// Do NOT enable it. The synchronous path is deterministic and correct.

#if __CUDA_ARCH__ >= 700

#include <mma.h>
#include <cuda_fp16.h>
#include <cuda_bf16.h>

using namespace nvcuda::wmma;

#define WMMA_M 16
#define WMMA_N 16
#define WMMA_K 16

// Warp grid: 4 rows × 4 cols = 16 warps = 512 threads.
#define WARP_ROWS 4
#define WARP_COLS 4

// Warp tile: each warp computes WARP_M × WARP_N fragments.
// WARP_M=2, WARP_N=2 → 4 mma_syncs/warp/K-step.
#define WARP_M 2
#define WARP_N 2

// NOTE: BLOCK_K=16. BLOCK_K=32 was tried for fewer K-loop iterations on
// large-K projections but introduced a correctness regression on the real
// workload (reranker 5-query recall@10 1.000→0.400) that the synthetic K-tail
// parity tests (K=48/80) did NOT catch. Reverted; not worth broken recall.
#define BLOCK_K   16

// Block tile:
//   BLOCK_TILE_M = WARP_ROWS * WARP_M * WMMA_M = 4 * 2 * 16 = 128 ✓
//   BLOCK_TILE_N = WARP_COLS * WARP_N * WMMA_N = 4 * 2 * 16 = 128 ✓
#define BLOCK_TILE_M  (WARP_ROWS * WARP_M * WMMA_M)   // 128
#define BLOCK_TILE_N  (WARP_COLS * WARP_N * WMMA_N)   // 128

// Smem strides with +8 padding to avoid 32-bank conflicts.
#define SMEM_STRIDE_A (BLOCK_K       + 8)   // 24 halves
#define SMEM_STRIDE_B (BLOCK_TILE_N  + 8)   // 136 halves

// ---------------------------------------------------------------------------
// Kernel body macro — instantiated for F16 (non-batched), F16 (batched),
// BF16 (non-batched), BF16 (batched).
//
// HALF_T  : __half | __nv_bfloat16
// ZERO    : __float2half(0.0f) | __float2bfloat16(0.0f)
// STORE   : __float2half | __float2bfloat16
//
// For the batched variant, the caller sets up A_ptr/B_ptr/C_ptr from the
// batch-slice offset before entering WMMA_KERNEL_BODY.
// ---------------------------------------------------------------------------

#define WMMA_KERNEL_BODY(HALF_T, ZERO_EXPR, STORE_FN, A_ptr, B_ptr, C_ptr) \
{                                                                            \
    const unsigned int warp_id  = threadIdx.x / 32;                         \
    const unsigned int warp_row = warp_id / WARP_COLS;                      \
    const unsigned int warp_col = warp_id % WARP_COLS;                      \
    const unsigned int block_row = blockIdx.y * BLOCK_TILE_M;               \
    const unsigned int block_col = blockIdx.x * BLOCK_TILE_N;               \
    const unsigned int num_threads = blockDim.x;                            \
    const unsigned int tid = threadIdx.x;                                    \
                                                                             \
    /* Single-buffered smem — no inert double-buffer. */                    \
    __shared__ HALF_T smem_A[BLOCK_TILE_M * SMEM_STRIDE_A];                 \
    __shared__ HALF_T smem_B[BLOCK_K      * SMEM_STRIDE_B];                 \
    /* Per-warp F32 epilogue scratch: 16 warps × 16×16 floats = 16 KB.      \
       Each warp owns scratch[warp_id][256]; no cross-warp collision. */    \
    __shared__ float smem_scratch[(WARP_ROWS * WARP_COLS) * WMMA_M * WMMA_N]; \
                                                                             \
    /* Warp-tiled accumulators: WARP_M × WARP_N fragments per warp. */      \
    fragment<accumulator, WMMA_M, WMMA_N, WMMA_K, float> frag_c[WARP_M][WARP_N]; \
    for (unsigned int wi = 0; wi < WARP_M; wi++) {                          \
        for (unsigned int wj = 0; wj < WARP_N; wj++) {                      \
            fill_fragment(frag_c[wi][wj], 0.0f);                            \
        }                                                                    \
    }                                                                        \
                                                                             \
    const unsigned int num_k_tiles = (K + BLOCK_K - 1) / BLOCK_K;          \
                                                                             \
    for (unsigned int bk = 0; bk < num_k_tiles; bk++) {                     \
        const unsigned int k_off = bk * BLOCK_K;                            \
                                                                             \
        /* Stage A tile [BLOCK_TILE_M × BLOCK_K] to smem.                  \
           Scalar bounds-checked zero-pad loop. */                          \
        for (unsigned int idx = tid;                                         \
             idx < BLOCK_TILE_M * BLOCK_K; idx += num_threads) {            \
            unsigned int r  = idx / BLOCK_K;                                 \
            unsigned int c  = idx % BLOCK_K;                                 \
            unsigned int gr = block_row + r;                                 \
            unsigned int gc = k_off + c;                                     \
            HALF_T val = ZERO_EXPR;                                          \
            if (gr < M && gc < K) val = (A_ptr)[gr * K + gc];               \
            smem_A[r * SMEM_STRIDE_A + c] = val;                             \
        }                                                                    \
        /* Stage B tile [BLOCK_K × BLOCK_TILE_N] to smem.                  \
           Scalar bounds-checked zero-pad loop. */                          \
        for (unsigned int idx = tid;                                         \
             idx < BLOCK_K * BLOCK_TILE_N; idx += num_threads) {            \
            unsigned int r  = idx / BLOCK_TILE_N;                            \
            unsigned int c  = idx % BLOCK_TILE_N;                            \
            unsigned int gr = k_off + r;                                     \
            unsigned int gc = block_col + c;                                 \
            HALF_T val = ZERO_EXPR;                                          \
            if (gr < K && gc < N) val = (B_ptr)[gr * N + gc];               \
            smem_B[r * SMEM_STRIDE_B + c] = val;                             \
        }                                                                    \
        __syncthreads();                                                     \
                                                                             \
        /* WMMA compute: load frag_a[WARP_M] and frag_b[WARP_N], then      \
           WARP_M × WARP_N = 4 mma_syncs. */                                \
        for (unsigned int k = 0; k < BLOCK_K; k += WMMA_K) {               \
            fragment<matrix_a, WMMA_M, WMMA_N, WMMA_K, HALF_T, row_major>  \
                frag_a[WARP_M];                                              \
            fragment<matrix_b, WMMA_M, WMMA_N, WMMA_K, HALF_T, row_major>  \
                frag_b[WARP_N];                                              \
                                                                             \
            /* Load WARP_M A fragments (one per M-row of this warp). */     \
            for (unsigned int wi = 0; wi < WARP_M; wi++) {                  \
                unsigned int row = (warp_row * WARP_M + wi) * WMMA_M;       \
                const HALF_T* a_ptr = smem_A + row * SMEM_STRIDE_A + k;     \
                load_matrix_sync(frag_a[wi], a_ptr, SMEM_STRIDE_A);         \
            }                                                                \
            /* Load WARP_N B fragments (one per N-col of this warp). */     \
            for (unsigned int wj = 0; wj < WARP_N; wj++) {                  \
                unsigned int col = (warp_col * WARP_N + wj) * WMMA_N;       \
                const HALF_T* b_ptr = smem_B + k * SMEM_STRIDE_B + col;     \
                load_matrix_sync(frag_b[wj], b_ptr, SMEM_STRIDE_B);         \
            }                                                                \
            for (unsigned int wi = 0; wi < WARP_M; wi++) {                  \
                for (unsigned int wj = 0; wj < WARP_N; wj++) {              \
                    mma_sync(frag_c[wi][wj], frag_a[wi], frag_b[wj],        \
                             frag_c[wi][wj]);                                \
                }                                                            \
            }                                                                \
        }                                                                    \
                                                                             \
        /* Barrier: prevent staging loop from overwriting smem before all   \
           warps finish load_matrix_sync reads from it. */                   \
        __syncthreads();                                                     \
    }                                                                        \
                                                                             \
    /* Epilogue: F32 frag → per-warp float scratch → STORE_FN → global C.   \
       store_matrix_sync requires float* for a float accumulator fragment;  \
       we cannot pass C_ptr (HALF_T*) directly. Each warp uses its own      \
       16×16 scratch region (indexed by warp_id) so warps never collide.    \
       __syncwarp() orders the warp-collective store vs the per-lane reads  \
       (and again after the per-lane writes before scratch is reused). */   \
    float* warp_scratch = smem_scratch + warp_id * (WMMA_M * WMMA_N);       \
    const unsigned int lane = threadIdx.x % 32;                             \
    for (unsigned int wi = 0; wi < WARP_M; wi++) {                          \
        for (unsigned int wj = 0; wj < WARP_N; wj++) {                      \
            unsigned int gr = block_row                                      \
                + (warp_row * WARP_M + wi) * WMMA_M;                        \
            unsigned int gc = block_col                                      \
                + (warp_col * WARP_N + wj) * WMMA_N;                        \
            /* Store F32 fragment into warp's float scratch (stride=16). */ \
            store_matrix_sync(warp_scratch, frag_c[wi][wj],                 \
                              WMMA_N, mem_row_major);                        \
            __syncwarp();                                                    \
            /* Each lane converts and writes its share of 256 elements. */  \
            for (unsigned int idx = lane; idx < WMMA_M * WMMA_N; idx += 32) { \
                unsigned int r = idx / WMMA_N;                              \
                unsigned int c = idx % WMMA_N;                              \
                if ((gr + r) < M && (gc + c) < N) {                         \
                    (C_ptr)[(gr + r) * N + (gc + c)] =                      \
                        STORE_FN(warp_scratch[r * WMMA_N + c]);              \
                }                                                            \
            }                                                                \
            __syncwarp();   /* before reusing scratch for next fragment */   \
        }                                                                    \
    }                                                                        \
}

// ---------------------------------------------------------------------------
// cp.async double-buffering is DISABLED: it has a data race that corrupts GEMM
// output nondeterministically (observed as reranker recall@10 flipping 0.0<->1.0
// run-to-run). A WAR barrier fix (sync before buf swap) was necessary but NOT
// sufficient — at least one more hazard remains in the async path. The synchronous
// path is deterministic AND equally fast here, so we use it on all arches. Do NOT
// re-enable the async path until the race is fully fixed and verified by REPEATED-RUN
// determinism on the real workload (parity tests with clean shapes did not catch it).
// ---------------------------------------------------------------------------

// ---------------------------------------------------------------------------
// F16 non-batched
// ---------------------------------------------------------------------------

extern "C" __global__ void matmul_wmma_f16(
    const __half* __restrict__ A,
    const __half* __restrict__ B,
    __half*       __restrict__ C,
    unsigned int M,
    unsigned int N,
    unsigned int K
) {
    WMMA_KERNEL_BODY(__half, __float2half(0.0f), __float2half, A, B, C)
}

// ---------------------------------------------------------------------------
// F16 batched
// ---------------------------------------------------------------------------

extern "C" __global__ void matmul_wmma_batched_f16(
    const __half* __restrict__ A,
    const __half* __restrict__ B,
    __half*       __restrict__ C,
    unsigned int batch,
    unsigned int M,
    unsigned int N,
    unsigned int K,
    unsigned int a_batch_count,
    unsigned int b_batch_count
) {
    const unsigned int b = blockIdx.z;
    if (b >= batch) return;
    const __half* A_b = A + (b % a_batch_count) * (M * K);
    const __half* B_b = B + (b % b_batch_count) * (K * N);
    __half*       C_b = C + b * (M * N);
    WMMA_KERNEL_BODY(__half, __float2half(0.0f), __float2half, A_b, B_b, C_b)
}

// ---------------------------------------------------------------------------
// BF16 non-batched
// ---------------------------------------------------------------------------

extern "C" __global__ void matmul_wmma_bf16(
    const __nv_bfloat16* __restrict__ A,
    const __nv_bfloat16* __restrict__ B,
    __nv_bfloat16*       __restrict__ C,
    unsigned int M,
    unsigned int N,
    unsigned int K
) {
    WMMA_KERNEL_BODY(__nv_bfloat16, __float2bfloat16(0.0f), __float2bfloat16, A, B, C)
}

// ---------------------------------------------------------------------------
// BF16 batched
// ---------------------------------------------------------------------------

extern "C" __global__ void matmul_wmma_batched_bf16(
    const __nv_bfloat16* __restrict__ A,
    const __nv_bfloat16* __restrict__ B,
    __nv_bfloat16*       __restrict__ C,
    unsigned int batch,
    unsigned int M,
    unsigned int N,
    unsigned int K,
    unsigned int a_batch_count,
    unsigned int b_batch_count
) {
    const unsigned int b = blockIdx.z;
    if (b >= batch) return;
    const __nv_bfloat16* A_b = A + (b % a_batch_count) * (M * K);
    const __nv_bfloat16* B_b = B + (b % b_batch_count) * (K * N);
    __nv_bfloat16*       C_b = C + b * (M * N);
    WMMA_KERNEL_BODY(__nv_bfloat16, __float2bfloat16(0.0f), __float2bfloat16, A_b, B_b, C_b)
}

#endif  // __CUDA_ARCH__ >= 700
