#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 16 10:41:01 2021
# Process ID: 17380
# Current directory: C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17240 C:\Users\83462\Desktop\CPU_start_from_0\Projects\CPU_START_FROM_0\CPU_START_FROM_0.xpr
# Log file: C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/vivado.log
# Journal file: C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yufan lu/OneDrive/Vivado Projects/CPU_START_FROM_0' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/programs.coe', nor could it be found using path 'C:/Users/yufan lu/OneDrive/Vivado Projects/CPU_START_FROM_0/programs.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 849.688 ; gain = 200.410
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/programs.coe] -no_script -reset -force -quiet
remove_files  C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/programs.coe
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-3
Top: CPU
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
WARNING: [Synth 8-6901] identifier 'R' is used before its declaration [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1365.457 ; gain = 237.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
	Parameter INSTRUCTION_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MemoryPart' [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/MemoryPart.v:23]
	Parameter ADDR_LEN bound to: 4 - type: integer 
	Parameter INSTRUCTION_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ProgramMemory' [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/.Xil/Vivado-17380-LAPTOP-LDSDD942/realtime/ProgramMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ProgramMemory' (1#1) [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/.Xil/Vivado-17380-LAPTOP-LDSDD942/realtime/ProgramMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemoryPart' (2#1) [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/MemoryPart.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'IR' does not match port width (11) of module 'MemoryPart' [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:248]
INFO: [Synth 8-6157] synthesizing module 'CalPart' [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/RF.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (3#1) [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/ALU.v:23]
	Parameter REGISTER_LEN bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CalPart' (5#1) [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (6#1) [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.117 ; gain = 287.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.117 ; gain = 287.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.117 ; gain = 287.074
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/ip/ProgramMemory/ProgramMemory.dcp' for cell 'memory_inst/ProgramMemory_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1423.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100MHz'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'clk_100MHz'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc:8]
Finished Parsing XDC File [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/constrs_1/new/bb.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1536.078 ; gain = 408.035
22 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1536.078 ; gain = 654.555
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 16 10:44:24 2021...
