library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
 
entity DFF is 
    Port ( clk   : in  std_logic; 
           reset : in  std_logic; 
           D     : in  std_logic; 
           Q     : out std_logic); 
end DFF; 
 
architecture Behavioral of DFF is 
begin 
    process(clk, reset) 
    begin 
        if reset = '1' then           -- Reset as√≠ncrono activo en alto 
            Q <= '0'; 
        elsif rising_edge(clk) then   -- Captura D en el flanco ascendente 
            Q <= D; 
        end if; 
    end process; 
end Behavioral;
