arch                         	circuit                      	script_params                                      	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                	vpr_compiled       	hostname 	rundir                                                                                                                                                                                                                                    	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	2.17                 	     	0.00           	5056        	1        	0.00          	-1          	-1          	33344      	-1      	-1         	1      	2     	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal_--route_chan_width_60       	17736      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.00             	0.571526      	-0.946421           	-0.571526           	0.571526                                                     	6.529e-06                        	3.651e-06            	4.4168e-05                      	2.8785e-05          	-1            	2                	3                                     	53894                 	53894                	12370.0                          	1374.45                             	0.00                     	0.000133798                              	8.9656e-05                   	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	2.17                 	     	0.00           	5016        	1        	0.01          	-1          	-1          	33540      	-1      	-1         	1      	2     	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route_--route_chan_width_60       	17628      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.00             	0.526189      	-0.94819            	-0.526189           	0.526189                                                     	6.697e-06                        	3.806e-06            	4.6154e-05                      	3.01e-05            	-1            	4                	2                                     	53894                 	53894                	14028.3                          	1558.70                             	0.00                     	0.00031213                               	0.000268575                  	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal_--route_chan_width_60	4.92                 	     	0.21           	54128       	2        	1.02          	-1          	-1          	54128      	-1      	-1         	155    	5     	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal_--route_chan_width_60                	22580      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.03     	22                   	0.10      	0.00             	1.10064       	-11.4028            	-1.10064            	1.10064                                                      	0.000164142                      	0.000143902          	0.00873563                      	0.0076383           	-1            	38               	4                                     	9.10809e+06           	8.35357e+06          	828754.                          	3683.35                             	0.00                     	0.0117656                                	0.0104674                    	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route_--route_chan_width_60	4.88                 	     	0.21           	54128       	2        	1.03          	-1          	-1          	53872      	-1      	-1         	155    	5     	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route_--route_chan_width_60                	22592      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.03     	25                   	0.12      	0.00             	1.08173       	-11.7171            	-1.08173            	1.08173                                                      	0.000151742                      	0.000132747          	0.0105557                       	0.00919997          	-1            	53               	5                                     	9.10809e+06           	8.35357e+06          	858153.                          	3814.01                             	0.01                     	0.0138526                                	0.0122684                    	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	2.16                 	     	0.01           	5480        	1        	0.00          	-1          	-1          	33056      	-1      	-1         	1      	2     	0           	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal_--route_chan_width_60	21820      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.00             	0.571526      	-0.946421           	-0.571526           	0.571526                                                     	5.359e-06                        	2.777e-06            	4.3366e-05                      	2.8297e-05          	-1            	2                	3                                     	53894                 	53894                	12370.0                          	1374.45                             	0.00                     	0.000133538                              	9.0261e-05                   	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	2.12                 	     	0.01           	5640        	1        	0.01          	-1          	-1          	33532      	-1      	-1         	1      	2     	0           	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route_--route_chan_width_60	21816      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.00             	0.526189      	-0.94819            	-0.526189           	0.526189                                                     	6.632e-06                        	3.782e-06            	5.3476e-05                      	3.6471e-05          	-1            	4                	2                                     	53894                 	53894                	14028.3                          	1558.70                             	0.00                     	0.00014541                               	0.000100282                  	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal_--route_chan_width_60	6.68                 	     	0.09           	16596       	2        	0.09          	-1          	-1          	37576      	-1      	-1         	32     	311   	15          	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal_--route_chan_width_60         	46500      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.37     	8018                 	1.81      	0.01             	3.83829       	-4111.97            	-3.83829            	3.83829                                                      	0.00268208                       	0.00224874           	0.401769                        	0.336002            	-1            	12414            	17                                    	4.25198e+07           	9.94461e+06          	2.96205e+06                      	3778.13                             	0.81                     	0.535741                                 	0.457522                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route_--route_chan_width_60	6.74                 	     	0.09           	16496       	2        	0.07          	-1          	-1          	37260      	-1      	-1         	32     	311   	15          	0       	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run013/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route_--route_chan_width_60         	46668      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.38     	8012                 	1.76      	0.01             	4.15843       	-3579.44            	-4.15843            	4.15843                                                      	0.00267                          	0.00223568           	0.391158                        	0.328634            	-1            	12768            	17                                    	4.25198e+07           	9.94461e+06          	3.02951e+06                      	3864.17                             	0.91                     	0.52447                                  	0.449532                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	14             	939            
