#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e0bf30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e0c0c0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1df6d50 .functor NOT 1, L_0x1e46780, C4<0>, C4<0>, C4<0>;
L_0x1e46560 .functor XOR 10, L_0x1e462d0, L_0x1e46490, C4<0000000000>, C4<0000000000>;
L_0x1e46670 .functor XOR 10, L_0x1e46560, L_0x1e465d0, C4<0000000000>, C4<0000000000>;
v0x1e43700_0 .net *"_ivl_10", 9 0, L_0x1e46560;  1 drivers
v0x1e43800_0 .net *"_ivl_12", 9 0, L_0x1e465d0;  1 drivers
v0x1e438e0_0 .net *"_ivl_14", 9 0, L_0x1e46670;  1 drivers
v0x1e439a0_0 .net *"_ivl_4", 9 0, L_0x1e46230;  1 drivers
v0x1e43a80_0 .net *"_ivl_6", 9 0, L_0x1e462d0;  1 drivers
v0x1e43bb0_0 .net *"_ivl_8", 9 0, L_0x1e46490;  1 drivers
v0x1e43c90_0 .var "clk", 0 0;
v0x1e43d30_0 .net "in", 3 0, v0x1e41cb0_0;  1 drivers
v0x1e43dd0_0 .net "out_any_dut", 3 1, L_0x1e46140;  1 drivers
v0x1e43eb0_0 .net "out_any_ref", 3 1, L_0x1df7310;  1 drivers
v0x1e43f70_0 .net "out_both_dut", 2 0, L_0x1e0ce90;  1 drivers
v0x1e44040_0 .net "out_both_ref", 2 0, L_0x1df7040;  1 drivers
v0x1e44110_0 .net "out_different_dut", 3 0, L_0x1e46030;  1 drivers
v0x1e441e0_0 .net "out_different_ref", 3 0, L_0x1df7560;  1 drivers
v0x1e442b0_0 .var/2u "stats1", 287 0;
v0x1e44370_0 .var/2u "strobe", 0 0;
v0x1e44430_0 .net "tb_match", 0 0, L_0x1e46780;  1 drivers
v0x1e44610_0 .net "tb_mismatch", 0 0, L_0x1df6d50;  1 drivers
v0x1e446b0_0 .net "wavedrom_enable", 0 0, v0x1e41e10_0;  1 drivers
v0x1e44780_0 .net "wavedrom_title", 511 0, v0x1e41eb0_0;  1 drivers
E_0x1e05eb0/0 .event negedge, v0x1e41bf0_0;
E_0x1e05eb0/1 .event posedge, v0x1e41bf0_0;
E_0x1e05eb0 .event/or E_0x1e05eb0/0, E_0x1e05eb0/1;
L_0x1e46140 .part L_0x1e45b50, 0, 3;
L_0x1e46230 .concat [ 4 3 3 0], L_0x1df7560, L_0x1df7310, L_0x1df7040;
L_0x1e462d0 .concat [ 4 3 3 0], L_0x1df7560, L_0x1df7310, L_0x1df7040;
L_0x1e46490 .concat [ 4 3 3 0], L_0x1e46030, L_0x1e46140, L_0x1e0ce90;
L_0x1e465d0 .concat [ 4 3 3 0], L_0x1df7560, L_0x1df7310, L_0x1df7040;
L_0x1e46780 .cmp/eeq 10, L_0x1e46230, L_0x1e46670;
S_0x1e0c250 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1e0c0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1df7040 .functor AND 3, L_0x1e44880, L_0x1e44920, C4<111>, C4<111>;
L_0x1df7310 .functor OR 3, L_0x1e44ab0, L_0x1e44b50, C4<000>, C4<000>;
L_0x1df7560 .functor XOR 4, v0x1e41cb0_0, L_0x1e44fa0, C4<0000>, C4<0000>;
v0x1df6540_0 .net *"_ivl_1", 2 0, L_0x1e44880;  1 drivers
v0x1df6880_0 .net *"_ivl_13", 0 0, L_0x1e44d10;  1 drivers
v0x1df6b50_0 .net *"_ivl_15", 2 0, L_0x1e44ec0;  1 drivers
v0x1df6e60_0 .net *"_ivl_16", 3 0, L_0x1e44fa0;  1 drivers
v0x1df7150_0 .net *"_ivl_3", 2 0, L_0x1e44920;  1 drivers
v0x1df7420_0 .net *"_ivl_7", 2 0, L_0x1e44ab0;  1 drivers
v0x1df7630_0 .net *"_ivl_9", 2 0, L_0x1e44b50;  1 drivers
v0x1e40fc0_0 .net "in", 3 0, v0x1e41cb0_0;  alias, 1 drivers
v0x1e410a0_0 .net "out_any", 3 1, L_0x1df7310;  alias, 1 drivers
v0x1e41210_0 .net "out_both", 2 0, L_0x1df7040;  alias, 1 drivers
v0x1e412f0_0 .net "out_different", 3 0, L_0x1df7560;  alias, 1 drivers
L_0x1e44880 .part v0x1e41cb0_0, 0, 3;
L_0x1e44920 .part v0x1e41cb0_0, 1, 3;
L_0x1e44ab0 .part v0x1e41cb0_0, 0, 3;
L_0x1e44b50 .part v0x1e41cb0_0, 1, 3;
L_0x1e44d10 .part v0x1e41cb0_0, 0, 1;
L_0x1e44ec0 .part v0x1e41cb0_0, 1, 3;
L_0x1e44fa0 .concat [ 3 1 0 0], L_0x1e44ec0, L_0x1e44d10;
S_0x1e41450 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1e0c0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1e41bf0_0 .net "clk", 0 0, v0x1e43c90_0;  1 drivers
v0x1e41cb0_0 .var "in", 3 0;
v0x1e41d70_0 .net "tb_match", 0 0, L_0x1e46780;  alias, 1 drivers
v0x1e41e10_0 .var "wavedrom_enable", 0 0;
v0x1e41eb0_0 .var "wavedrom_title", 511 0;
E_0x1e05a40 .event posedge, v0x1e41bf0_0;
E_0x1e06330 .event negedge, v0x1e41bf0_0;
S_0x1e416f0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1e41450;
 .timescale -12 -12;
v0x1e418f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e419f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1e41450;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e42080 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1e0c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 4 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1e0ce90 .functor AND 3, L_0x1e45180, L_0x1e45220, C4<111>, C4<111>;
L_0x1e1a0d0 .functor OR 1, L_0x1e453b0, L_0x1e45450, C4<0>, C4<0>;
L_0x1e1a140 .functor OR 1, L_0x1e455c0, L_0x1e45660, C4<0>, C4<0>;
L_0x1e45970 .functor OR 1, L_0x1e457e0, L_0x1e45880, C4<0>, C4<0>;
L_0x1e46030 .functor XOR 4, v0x1e41cb0_0, L_0x1e45f40, C4<0000>, C4<0000>;
v0x1e422f0_0 .net *"_ivl_1", 2 0, L_0x1e45180;  1 drivers
v0x1e423d0_0 .net *"_ivl_10", 0 0, L_0x1e1a0d0;  1 drivers
v0x1e424b0_0 .net *"_ivl_13", 0 0, L_0x1e455c0;  1 drivers
v0x1e425a0_0 .net *"_ivl_15", 0 0, L_0x1e45660;  1 drivers
v0x1e42680_0 .net *"_ivl_16", 0 0, L_0x1e1a140;  1 drivers
v0x1e427b0_0 .net *"_ivl_19", 0 0, L_0x1e457e0;  1 drivers
v0x1e42890_0 .net *"_ivl_21", 0 0, L_0x1e45880;  1 drivers
v0x1e42970_0 .net *"_ivl_22", 0 0, L_0x1e45970;  1 drivers
v0x1e42a50_0 .net *"_ivl_25", 0 0, L_0x1e45ab0;  1 drivers
v0x1e42bc0_0 .net *"_ivl_29", 2 0, L_0x1e45d90;  1 drivers
v0x1e42ca0_0 .net *"_ivl_3", 2 0, L_0x1e45220;  1 drivers
v0x1e42d80_0 .net *"_ivl_31", 0 0, L_0x1e45e30;  1 drivers
v0x1e42e60_0 .net *"_ivl_32", 3 0, L_0x1e45f40;  1 drivers
v0x1e42f40_0 .net *"_ivl_7", 0 0, L_0x1e453b0;  1 drivers
v0x1e43020_0 .net *"_ivl_9", 0 0, L_0x1e45450;  1 drivers
v0x1e43100_0 .net "in", 3 0, v0x1e41cb0_0;  alias, 1 drivers
v0x1e431c0_0 .net "out_any", 3 0, L_0x1e45b50;  1 drivers
v0x1e432a0_0 .net "out_both", 2 0, L_0x1e0ce90;  alias, 1 drivers
v0x1e43380_0 .net "out_different", 3 0, L_0x1e46030;  alias, 1 drivers
L_0x1e45180 .part v0x1e41cb0_0, 0, 3;
L_0x1e45220 .part v0x1e41cb0_0, 1, 3;
L_0x1e453b0 .part v0x1e41cb0_0, 3, 1;
L_0x1e45450 .part v0x1e41cb0_0, 2, 1;
L_0x1e455c0 .part v0x1e41cb0_0, 2, 1;
L_0x1e45660 .part v0x1e41cb0_0, 1, 1;
L_0x1e457e0 .part v0x1e41cb0_0, 1, 1;
L_0x1e45880 .part v0x1e41cb0_0, 0, 1;
L_0x1e45ab0 .part v0x1e41cb0_0, 3, 1;
L_0x1e45b50 .concat [ 1 1 1 1], L_0x1e45ab0, L_0x1e45970, L_0x1e1a140, L_0x1e1a0d0;
L_0x1e45d90 .part v0x1e41cb0_0, 1, 3;
L_0x1e45e30 .part v0x1e41cb0_0, 0, 1;
L_0x1e45f40 .concat [ 1 3 0 0], L_0x1e45e30, L_0x1e45d90;
S_0x1e434e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1e0c0c0;
 .timescale -12 -12;
E_0x1defa20 .event anyedge, v0x1e44370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e44370_0;
    %nor/r;
    %assign/vec4 v0x1e44370_0, 0;
    %wait E_0x1defa20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e41450;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %wait E_0x1e06330;
    %wait E_0x1e05a40;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %wait E_0x1e05a40;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %wait E_0x1e05a40;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %wait E_0x1e05a40;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %wait E_0x1e05a40;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %wait E_0x1e06330;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e419f0;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e06330;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %wait E_0x1e05a40;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1e41cb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e0c0c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e43c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e44370_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e0c0c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e43c90_0;
    %inv;
    %store/vec4 v0x1e43c90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e0c0c0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e41bf0_0, v0x1e44610_0, v0x1e43d30_0, v0x1e44040_0, v0x1e43f70_0, v0x1e43eb0_0, v0x1e43dd0_0, v0x1e441e0_0, v0x1e44110_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e0c0c0;
T_7 ;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e0c0c0;
T_8 ;
    %wait E_0x1e05eb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e442b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
    %load/vec4 v0x1e44430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e442b0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e44040_0;
    %load/vec4 v0x1e44040_0;
    %load/vec4 v0x1e43f70_0;
    %xor;
    %load/vec4 v0x1e44040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1e43eb0_0;
    %load/vec4 v0x1e43eb0_0;
    %load/vec4 v0x1e43dd0_0;
    %xor;
    %load/vec4 v0x1e43eb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1e441e0_0;
    %load/vec4 v0x1e441e0_0;
    %load/vec4 v0x1e44110_0;
    %xor;
    %load/vec4 v0x1e441e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1e442b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e442b0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/gatesv/iter0/response18/top_module.sv";
