{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent\/Equatable-Implementations"},"metadata":{"modules":[{"name":"VHDLParsing"}],"roleHeading":"API Collection","title":"Equatable Implementations","role":"collectionGroup"},"sections":[],"variants":[{"paths":["\/documentation\/vhdlparsing\/includecomponent\/equatable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"article","schemaVersion":{"patch":0,"major":0,"minor":3},"topicSections":[{"title":"Operators","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent\/!=(_:_:)"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent":{"url":"\/documentation\/vhdlparsing\/includecomponent","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"IncludeComponent","kind":"identifier"}],"type":"topic","title":"IncludeComponent","kind":"symbol","navigatorTitle":[{"text":"IncludeComponent","kind":"identifier"}],"abstract":[{"text":"A type for describing individual components in a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" use-statement.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent/!=(_:_:)":{"url":"\/documentation\/vhdlparsing\/includecomponent\/!=(_:_:)","abstract":[],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent\/!=(_:_:)","title":"!=(_:_:)","type":"topic","role":"symbol"}}}