<stg><name>forward</name>


<trans_list>

<trans id="574" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="4" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="114" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i19 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %icmp_ln498 = icmp eq i19 %i_0, -212288

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %i = add i19 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln498, label %.preheader.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="19">
<![CDATA[
:0  %zext_ln500 = zext i19 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln500"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mpool_max_addr = getelementptr [312000 x i2]* %mpool_max, i64 0, i64 %zext_ln500

]]></Node>
<StgValue><ssdm name="mpool_max_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="2" op_1_bw="19">
<![CDATA[
:2  store i2 -1, i2* %mpool_max_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln500"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten = phi i15 [ %add_ln503, %._crit_edge.12 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %j_0 = phi i9 [ %select_ln506_1, %._crit_edge.12 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %i1_0 = phi i7 [ %i_12, %._crit_edge.12 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:4  %icmp_ln503 = icmp eq i15 %indvar_flatten, -8768

]]></Node>
<StgValue><ssdm name="icmp_ln503"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:5  %add_ln503 = add i15 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln503"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:6  br i1 %icmp_ln503, label %16, label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln503"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln508 = icmp eq i7 %i1_0, -53

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:2  %select_ln506 = select i1 %icmp_ln508, i7 0, i7 %i1_0

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %add_ln503_1 = add i9 1, %j_0

]]></Node>
<StgValue><ssdm name="add_ln503_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader:4  %select_ln506_1 = select i1 %icmp_ln508, i9 %add_ln503_1, i9 %j_0

]]></Node>
<StgValue><ssdm name="select_ln506_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="9">
<![CDATA[
.preheader:5  %zext_ln506 = zext i9 %select_ln506_1 to i19

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:6  %mul_ln506 = mul i19 975, %zext_ln506

]]></Node>
<StgValue><ssdm name="mul_ln506"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:6  %mul_ln506 = mul i19 975, %zext_ln506

]]></Node>
<StgValue><ssdm name="mul_ln506"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="9">
<![CDATA[
.preheader:7  %zext_ln506_1 = zext i9 %select_ln506_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln506_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:8  %mul_ln506_1 = mul i15 75, %zext_ln506_1

]]></Node>
<StgValue><ssdm name="mul_ln506_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="7">
<![CDATA[
.preheader:10  %i1_0_cast1 = zext i7 %select_ln506 to i15

]]></Node>
<StgValue><ssdm name="i1_0_cast1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="7">
<![CDATA[
.preheader:11  %i1_0_cast = zext i7 %select_ln506 to i12

]]></Node>
<StgValue><ssdm name="i1_0_cast"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:12  %begin = mul i12 13, %i1_0_cast

]]></Node>
<StgValue><ssdm name="begin"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge.12:3  %add_ln525 = add i15 %i1_0_cast1, %mul_ln506_1

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:6  %mul_ln506 = mul i19 975, %zext_ln506

]]></Node>
<StgValue><ssdm name="mul_ln506"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:12  %begin = mul i12 13, %i1_0_cast

]]></Node>
<StgValue><ssdm name="begin"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:6  %mul_ln506 = mul i19 975, %zext_ln506

]]></Node>
<StgValue><ssdm name="mul_ln506"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:12  %begin = mul i12 13, %i1_0_cast

]]></Node>
<StgValue><ssdm name="begin"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="12">
<![CDATA[
.preheader:13  %zext_ln510 = zext i12 %begin to i19

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:14  %add_ln517 = add i19 %mul_ln506, %zext_ln510

]]></Node>
<StgValue><ssdm name="add_ln517"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="154" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader:14  %add_ln517 = add i19 %mul_ln506, %zext_ln510

]]></Node>
<StgValue><ssdm name="add_ln517"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="19">
<![CDATA[
.preheader:15  %zext_ln517 = zext i19 %add_ln517 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16  %in_addr = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="19">
<![CDATA[
.preheader:17  %in_load = load float* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="19">
<![CDATA[
.preheader:17  %in_load = load float* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.0:2  %add_ln517_1 = add i19 1, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.0:3  %zext_ln517_1 = zext i19 %add_ln517_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_1"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4  %in_addr_1 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_1

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.0:5  %in_load_1 = load float* %in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.1:2  %add_ln517_2 = add i19 2, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_2"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.1:3  %zext_ln517_2 = zext i19 %add_ln517_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:4  %in_addr_2 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_2

]]></Node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.1:5  %in_load_2 = load float* %in_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="167" st_id="10" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_3_41 = fcmp ogt float %in_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_41"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.0:5  %in_load_1 = load float* %in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.1:5  %in_load_2 = load float* %in_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.2:2  %add_ln517_3 = add i19 3, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_3"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.2:3  %zext_ln517_3 = zext i19 %add_ln517_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_3"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:4  %in_addr_3 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_3

]]></Node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.2:5  %in_load_3 = load float* %in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.3:2  %add_ln517_4 = add i19 4, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_4"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.3:3  %zext_ln517_4 = zext i19 %add_ln517_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_4"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:4  %in_addr_4 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_4

]]></Node>
<StgValue><ssdm name="in_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.3:5  %in_load_4 = load float* %in_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.preheader:18  %bitcast_ln517 = bitcast float %in_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:19  %tmp_1_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1_40"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="32">
<![CDATA[
.preheader:20  %trunc_ln517 = trunc i32 %bitcast_ln517 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:21  %icmp_ln517 = icmp ne i8 %tmp_1_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:22  %icmp_ln517_1 = icmp eq i23 %trunc_ln517, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23  %or_ln517 = or i1 %icmp_ln517_1, %icmp_ln517

]]></Node>
<StgValue><ssdm name="or_ln517"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_3_41 = fcmp ogt float %in_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_41"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:25  %and_ln517 = and i1 %or_ln517, %tmp_3_41

]]></Node>
<StgValue><ssdm name="and_ln517"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:26  br i1 %and_ln517, label %3, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.2:5  %in_load_3 = load float* %in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.3:5  %in_load_4 = load float* %in_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.4:2  %add_ln517_5 = add i19 5, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_5"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.4:3  %zext_ln517_5 = zext i19 %add_ln517_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_5"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:4  %in_addr_5 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_5

]]></Node>
<StgValue><ssdm name="in_addr_5"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.4:5  %in_load_5 = load float* %in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.5:2  %add_ln517_6 = add i19 6, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_6"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.5:3  %zext_ln517_6 = zext i19 %add_ln517_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_6"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:4  %in_addr_6 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_6

]]></Node>
<StgValue><ssdm name="in_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.5:5  %in_load_6 = load float* %in_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="200" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.4:5  %in_load_5 = load float* %in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.5:5  %in_load_6 = load float* %in_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.6:2  %add_ln517_7 = add i19 7, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_7"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.6:3  %zext_ln517_7 = zext i19 %add_ln517_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_7"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:4  %in_addr_7 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_7

]]></Node>
<StgValue><ssdm name="in_addr_7"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.6:5  %in_load_7 = load float* %in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.7:2  %add_ln517_8 = add i19 8, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_8"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.7:3  %zext_ln517_8 = zext i19 %add_ln517_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_8"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:4  %in_addr_8 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_8

]]></Node>
<StgValue><ssdm name="in_addr_8"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.7:5  %in_load_8 = load float* %in_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.0:0  %tmp_1_0 = phi i32 [ %tmp_2, %3 ], [ 0, %.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_1_0"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_1 = sitofp i32 %tmp_1_0 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.6:5  %in_load_7 = load float* %in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.7:5  %in_load_8 = load float* %in_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.8:2  %add_ln517_9 = add i19 9, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_9"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.8:3  %zext_ln517_9 = zext i19 %add_ln517_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_9"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:4  %in_addr_9 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_9

]]></Node>
<StgValue><ssdm name="in_addr_9"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.8:5  %in_load_9 = load float* %in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.9:2  %add_ln517_10 = add i19 10, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_10"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.9:3  %zext_ln517_10 = zext i19 %add_ln517_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_10"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:4  %in_addr_10 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_10

]]></Node>
<StgValue><ssdm name="in_addr_10"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.9:5  %in_load_10 = load float* %in_addr_10, align 4

]]></Node>
<StgValue><ssdm name="in_load_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="224" st_id="14" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_1 = sitofp i32 %tmp_1_0 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.8:5  %in_load_9 = load float* %in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.9:5  %in_load_10 = load float* %in_addr_10, align 4

]]></Node>
<StgValue><ssdm name="in_load_10"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.10:2  %add_ln517_11 = add i19 11, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_11"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.10:3  %zext_ln517_11 = zext i19 %add_ln517_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_11"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:4  %in_addr_11 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_11

]]></Node>
<StgValue><ssdm name="in_addr_11"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.10:5  %in_load_11 = load float* %in_addr_11, align 4

]]></Node>
<StgValue><ssdm name="in_load_11"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge.11:2  %add_ln517_12 = add i19 12, %add_ln517

]]></Node>
<StgValue><ssdm name="add_ln517_12"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.11:3  %zext_ln517_12 = zext i19 %add_ln517_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln517_12"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:4  %in_addr_12 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_12

]]></Node>
<StgValue><ssdm name="in_addr_12"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.11:5  %in_load_12 = load float* %in_addr_12, align 4

]]></Node>
<StgValue><ssdm name="in_load_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="235" st_id="15" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_1 = sitofp i32 %tmp_1_0 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.10:5  %in_load_11 = load float* %in_addr_11, align 4

]]></Node>
<StgValue><ssdm name="in_load_11"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="19">
<![CDATA[
._crit_edge.11:5  %in_load_12 = load float* %in_addr_12, align 4

]]></Node>
<StgValue><ssdm name="in_load_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="238" st_id="16" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_1 = sitofp i32 %tmp_1_0 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="239" st_id="17" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_1 = sitofp i32 %tmp_1_0 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:10  %bitcast_ln517_2 = bitcast float %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_2"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:11  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:12  %trunc_ln517_2 = trunc i32 %bitcast_ln517_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_2"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:16  %icmp_ln517_4 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_4"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:17  %icmp_ln517_5 = icmp eq i23 %trunc_ln517_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_5"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:20  %tmp_6 = fcmp ogt float %in_load_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.0:1  %num_1_0 = phi i19 [ %add_ln517, %3 ], [ 0, %.preheader ]

]]></Node>
<StgValue><ssdm name="num_1_0"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:7  %bitcast_ln517_1 = bitcast float %in_load_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_1"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:8  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:9  %trunc_ln517_1 = trunc i32 %bitcast_ln517_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_1"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:13  %icmp_ln517_2 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_2"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:14  %icmp_ln517_3 = icmp eq i23 %trunc_ln517_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_3"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:15  %or_ln517_1 = or i1 %icmp_ln517_3, %icmp_ln517_2

]]></Node>
<StgValue><ssdm name="or_ln517_1"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:18  %or_ln517_2 = or i1 %icmp_ln517_5, %icmp_ln517_4

]]></Node>
<StgValue><ssdm name="or_ln517_2"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:19  %and_ln517_1 = and i1 %or_ln517_1, %or_ln517_2

]]></Node>
<StgValue><ssdm name="and_ln517_1"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:20  %tmp_6 = fcmp ogt float %in_load_1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:21  %and_ln517_2 = and i1 %and_ln517_1, %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln517_2"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:22  br i1 %and_ln517_2, label %4, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_1 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_1)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="259" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_1 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_1)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.1:0  %tmp_1_1 = phi i32 [ %tmp_2_1, %4 ], [ %tmp_1_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.1:1  %num_1_1 = phi i19 [ %add_ln517_1, %4 ], [ %num_1_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="num_1_1"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:6  %tmp_2_29 = sitofp i32 %tmp_1_1 to float

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="264" st_id="22" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:6  %tmp_2_29 = sitofp i32 %tmp_1_1 to float

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="265" st_id="23" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:6  %tmp_2_29 = sitofp i32 %tmp_1_1 to float

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="266" st_id="24" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:6  %tmp_2_29 = sitofp i32 %tmp_1_1 to float

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="267" st_id="25" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:6  %tmp_2_29 = sitofp i32 %tmp_1_1 to float

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:10  %bitcast_ln517_4 = bitcast float %tmp_2_29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_4"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1:11  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1:12  %trunc_ln517_4 = trunc i32 %bitcast_ln517_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_4"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1:16  %icmp_ln517_8 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_8"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1:17  %icmp_ln517_9 = icmp eq i23 %trunc_ln517_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_9"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:20  %tmp_9 = fcmp ogt float %in_load_2, %tmp_2_29

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:7  %bitcast_ln517_3 = bitcast float %in_load_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_3"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1:8  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1:9  %trunc_ln517_3 = trunc i32 %bitcast_ln517_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_3"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1:13  %icmp_ln517_6 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_6"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1:14  %icmp_ln517_7 = icmp eq i23 %trunc_ln517_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_7"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:15  %or_ln517_3 = or i1 %icmp_ln517_7, %icmp_ln517_6

]]></Node>
<StgValue><ssdm name="or_ln517_3"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:18  %or_ln517_4 = or i1 %icmp_ln517_9, %icmp_ln517_8

]]></Node>
<StgValue><ssdm name="or_ln517_4"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:19  %and_ln517_3 = and i1 %or_ln517_3, %or_ln517_4

]]></Node>
<StgValue><ssdm name="and_ln517_3"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:20  %tmp_9 = fcmp ogt float %in_load_2, %tmp_2_29

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:21  %and_ln517_4 = and i1 %and_ln517_3, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln517_4"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:22  br i1 %and_ln517_4, label %5, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_2)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="286" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_2)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="288" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.2:0  %tmp_1_2 = phi i32 [ %tmp_2_2, %5 ], [ %tmp_1_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.2:1  %num_1_2 = phi i19 [ %add_ln517_2, %5 ], [ %num_1_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="num_1_2"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:6  %tmp_3 = sitofp i32 %tmp_1_2 to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="291" st_id="30" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:6  %tmp_3 = sitofp i32 %tmp_1_2 to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="292" st_id="31" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:6  %tmp_3 = sitofp i32 %tmp_1_2 to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="293" st_id="32" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:6  %tmp_3 = sitofp i32 %tmp_1_2 to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="294" st_id="33" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:6  %tmp_3 = sitofp i32 %tmp_1_2 to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:10  %bitcast_ln517_6 = bitcast float %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_6"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2:11  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2:12  %trunc_ln517_6 = trunc i32 %bitcast_ln517_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_6"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2:16  %icmp_ln517_12 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_12"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2:17  %icmp_ln517_13 = icmp eq i23 %trunc_ln517_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_13"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:20  %tmp_11 = fcmp ogt float %in_load_3, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:7  %bitcast_ln517_5 = bitcast float %in_load_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_5"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2:8  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2:9  %trunc_ln517_5 = trunc i32 %bitcast_ln517_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_5"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2:13  %icmp_ln517_10 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_10"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2:14  %icmp_ln517_11 = icmp eq i23 %trunc_ln517_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_11"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:15  %or_ln517_5 = or i1 %icmp_ln517_11, %icmp_ln517_10

]]></Node>
<StgValue><ssdm name="or_ln517_5"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:18  %or_ln517_6 = or i1 %icmp_ln517_13, %icmp_ln517_12

]]></Node>
<StgValue><ssdm name="or_ln517_6"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:19  %and_ln517_5 = and i1 %or_ln517_5, %or_ln517_6

]]></Node>
<StgValue><ssdm name="and_ln517_5"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:20  %tmp_11 = fcmp ogt float %in_load_3, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:21  %and_ln517_6 = and i1 %and_ln517_5, %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln517_6"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:22  br i1 %and_ln517_6, label %6, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_3 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_3)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="313" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_3 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_3)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.3:0  %tmp_1_3 = phi i32 [ %tmp_2_3, %6 ], [ %tmp_1_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.3:1  %num_1_3 = phi i19 [ %add_ln517_3, %6 ], [ %num_1_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="num_1_3"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:6  %tmp_4_30 = sitofp i32 %tmp_1_3 to float

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="318" st_id="38" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:6  %tmp_4_30 = sitofp i32 %tmp_1_3 to float

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="319" st_id="39" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:6  %tmp_4_30 = sitofp i32 %tmp_1_3 to float

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="320" st_id="40" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:6  %tmp_4_30 = sitofp i32 %tmp_1_3 to float

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="321" st_id="41" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:6  %tmp_4_30 = sitofp i32 %tmp_1_3 to float

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="322" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:10  %bitcast_ln517_8 = bitcast float %tmp_4_30 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_8"/></StgValue>
</operation>

<operation id="323" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3:11  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="324" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3:12  %trunc_ln517_8 = trunc i32 %bitcast_ln517_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_8"/></StgValue>
</operation>

<operation id="325" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3:16  %icmp_ln517_16 = icmp ne i8 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_16"/></StgValue>
</operation>

<operation id="326" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3:17  %icmp_ln517_17 = icmp eq i23 %trunc_ln517_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_17"/></StgValue>
</operation>

<operation id="327" st_id="42" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:20  %tmp_14 = fcmp ogt float %in_load_4, %tmp_4_30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="328" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:7  %bitcast_ln517_7 = bitcast float %in_load_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_7"/></StgValue>
</operation>

<operation id="329" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3:8  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="330" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3:9  %trunc_ln517_7 = trunc i32 %bitcast_ln517_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_7"/></StgValue>
</operation>

<operation id="331" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3:13  %icmp_ln517_14 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_14"/></StgValue>
</operation>

<operation id="332" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3:14  %icmp_ln517_15 = icmp eq i23 %trunc_ln517_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_15"/></StgValue>
</operation>

<operation id="333" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:15  %or_ln517_7 = or i1 %icmp_ln517_15, %icmp_ln517_14

]]></Node>
<StgValue><ssdm name="or_ln517_7"/></StgValue>
</operation>

<operation id="334" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:18  %or_ln517_8 = or i1 %icmp_ln517_17, %icmp_ln517_16

]]></Node>
<StgValue><ssdm name="or_ln517_8"/></StgValue>
</operation>

<operation id="335" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:19  %and_ln517_7 = and i1 %or_ln517_7, %or_ln517_8

]]></Node>
<StgValue><ssdm name="and_ln517_7"/></StgValue>
</operation>

<operation id="336" st_id="43" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:20  %tmp_14 = fcmp ogt float %in_load_4, %tmp_4_30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="337" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:21  %and_ln517_8 = and i1 %and_ln517_7, %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln517_8"/></StgValue>
</operation>

<operation id="338" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:22  br i1 %and_ln517_8, label %7, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="339" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_4 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_4)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="340" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_4 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_4)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="341" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="342" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.4:0  %tmp_1_4 = phi i32 [ %tmp_2_4, %7 ], [ %tmp_1_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="343" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.4:1  %num_1_4 = phi i19 [ %add_ln517_4, %7 ], [ %num_1_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="num_1_4"/></StgValue>
</operation>

<operation id="344" st_id="45" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:6  %tmp_5_31 = sitofp i32 %tmp_1_4 to float

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="345" st_id="46" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:6  %tmp_5_31 = sitofp i32 %tmp_1_4 to float

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="346" st_id="47" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:6  %tmp_5_31 = sitofp i32 %tmp_1_4 to float

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="347" st_id="48" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:6  %tmp_5_31 = sitofp i32 %tmp_1_4 to float

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="348" st_id="49" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:6  %tmp_5_31 = sitofp i32 %tmp_1_4 to float

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="349" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:10  %bitcast_ln517_10 = bitcast float %tmp_5_31 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_10"/></StgValue>
</operation>

<operation id="350" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4:11  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="351" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4:12  %trunc_ln517_10 = trunc i32 %bitcast_ln517_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_10"/></StgValue>
</operation>

<operation id="352" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4:16  %icmp_ln517_20 = icmp ne i8 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_20"/></StgValue>
</operation>

<operation id="353" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4:17  %icmp_ln517_21 = icmp eq i23 %trunc_ln517_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_21"/></StgValue>
</operation>

<operation id="354" st_id="50" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4:20  %tmp_17 = fcmp ogt float %in_load_5, %tmp_5_31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="355" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:7  %bitcast_ln517_9 = bitcast float %in_load_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_9"/></StgValue>
</operation>

<operation id="356" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4:8  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="357" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4:9  %trunc_ln517_9 = trunc i32 %bitcast_ln517_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_9"/></StgValue>
</operation>

<operation id="358" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4:13  %icmp_ln517_18 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_18"/></StgValue>
</operation>

<operation id="359" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4:14  %icmp_ln517_19 = icmp eq i23 %trunc_ln517_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_19"/></StgValue>
</operation>

<operation id="360" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:15  %or_ln517_9 = or i1 %icmp_ln517_19, %icmp_ln517_18

]]></Node>
<StgValue><ssdm name="or_ln517_9"/></StgValue>
</operation>

<operation id="361" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:18  %or_ln517_10 = or i1 %icmp_ln517_21, %icmp_ln517_20

]]></Node>
<StgValue><ssdm name="or_ln517_10"/></StgValue>
</operation>

<operation id="362" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:19  %and_ln517_9 = and i1 %or_ln517_9, %or_ln517_10

]]></Node>
<StgValue><ssdm name="and_ln517_9"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4:20  %tmp_17 = fcmp ogt float %in_load_5, %tmp_5_31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:21  %and_ln517_10 = and i1 %and_ln517_9, %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln517_10"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:22  br i1 %and_ln517_10, label %8, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="366" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_5 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_5)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="367" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_5 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_5)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="368" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="369" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.5:0  %tmp_1_5 = phi i32 [ %tmp_2_5, %8 ], [ %tmp_1_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="370" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.5:1  %num_1_5 = phi i19 [ %add_ln517_5, %8 ], [ %num_1_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="num_1_5"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:6  %tmp_6_32 = sitofp i32 %tmp_1_5 to float

]]></Node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="372" st_id="54" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:6  %tmp_6_32 = sitofp i32 %tmp_1_5 to float

]]></Node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="373" st_id="55" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:6  %tmp_6_32 = sitofp i32 %tmp_1_5 to float

]]></Node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="374" st_id="56" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:6  %tmp_6_32 = sitofp i32 %tmp_1_5 to float

]]></Node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="375" st_id="57" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:6  %tmp_6_32 = sitofp i32 %tmp_1_5 to float

]]></Node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="376" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:10  %bitcast_ln517_12 = bitcast float %tmp_6_32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_12"/></StgValue>
</operation>

<operation id="377" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5:11  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="378" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5:12  %trunc_ln517_12 = trunc i32 %bitcast_ln517_12 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_12"/></StgValue>
</operation>

<operation id="379" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5:16  %icmp_ln517_24 = icmp ne i8 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_24"/></StgValue>
</operation>

<operation id="380" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5:17  %icmp_ln517_25 = icmp eq i23 %trunc_ln517_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_25"/></StgValue>
</operation>

<operation id="381" st_id="58" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5:20  %tmp_20 = fcmp ogt float %in_load_6, %tmp_6_32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="382" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:7  %bitcast_ln517_11 = bitcast float %in_load_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_11"/></StgValue>
</operation>

<operation id="383" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5:8  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="384" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5:9  %trunc_ln517_11 = trunc i32 %bitcast_ln517_11 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_11"/></StgValue>
</operation>

<operation id="385" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5:13  %icmp_ln517_22 = icmp ne i8 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_22"/></StgValue>
</operation>

<operation id="386" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5:14  %icmp_ln517_23 = icmp eq i23 %trunc_ln517_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_23"/></StgValue>
</operation>

<operation id="387" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:15  %or_ln517_11 = or i1 %icmp_ln517_23, %icmp_ln517_22

]]></Node>
<StgValue><ssdm name="or_ln517_11"/></StgValue>
</operation>

<operation id="388" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:18  %or_ln517_12 = or i1 %icmp_ln517_25, %icmp_ln517_24

]]></Node>
<StgValue><ssdm name="or_ln517_12"/></StgValue>
</operation>

<operation id="389" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:19  %and_ln517_11 = and i1 %or_ln517_11, %or_ln517_12

]]></Node>
<StgValue><ssdm name="and_ln517_11"/></StgValue>
</operation>

<operation id="390" st_id="59" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5:20  %tmp_20 = fcmp ogt float %in_load_6, %tmp_6_32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="391" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:21  %and_ln517_12 = and i1 %and_ln517_11, %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln517_12"/></StgValue>
</operation>

<operation id="392" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:22  br i1 %and_ln517_12, label %9, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="393" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_6 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_6)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="394" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_6 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_6)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="395" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="396" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.6:0  %tmp_1_6 = phi i32 [ %tmp_2_6, %9 ], [ %tmp_1_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.6:1  %num_1_6 = phi i19 [ %add_ln517_6, %9 ], [ %num_1_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="num_1_6"/></StgValue>
</operation>

<operation id="398" st_id="61" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:6  %tmp_7_33 = sitofp i32 %tmp_1_6 to float

]]></Node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="399" st_id="62" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:6  %tmp_7_33 = sitofp i32 %tmp_1_6 to float

]]></Node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="400" st_id="63" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:6  %tmp_7_33 = sitofp i32 %tmp_1_6 to float

]]></Node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="401" st_id="64" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:6  %tmp_7_33 = sitofp i32 %tmp_1_6 to float

]]></Node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="402" st_id="65" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:6  %tmp_7_33 = sitofp i32 %tmp_1_6 to float

]]></Node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="403" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:10  %bitcast_ln517_14 = bitcast float %tmp_7_33 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_14"/></StgValue>
</operation>

<operation id="404" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6:11  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="405" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6:12  %trunc_ln517_14 = trunc i32 %bitcast_ln517_14 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_14"/></StgValue>
</operation>

<operation id="406" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6:16  %icmp_ln517_28 = icmp ne i8 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_28"/></StgValue>
</operation>

<operation id="407" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6:17  %icmp_ln517_29 = icmp eq i23 %trunc_ln517_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_29"/></StgValue>
</operation>

<operation id="408" st_id="66" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6:20  %tmp_23 = fcmp ogt float %in_load_7, %tmp_7_33

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="409" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:7  %bitcast_ln517_13 = bitcast float %in_load_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_13"/></StgValue>
</operation>

<operation id="410" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6:8  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="411" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6:9  %trunc_ln517_13 = trunc i32 %bitcast_ln517_13 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_13"/></StgValue>
</operation>

<operation id="412" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6:13  %icmp_ln517_26 = icmp ne i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_26"/></StgValue>
</operation>

<operation id="413" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6:14  %icmp_ln517_27 = icmp eq i23 %trunc_ln517_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_27"/></StgValue>
</operation>

<operation id="414" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:15  %or_ln517_13 = or i1 %icmp_ln517_27, %icmp_ln517_26

]]></Node>
<StgValue><ssdm name="or_ln517_13"/></StgValue>
</operation>

<operation id="415" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:18  %or_ln517_14 = or i1 %icmp_ln517_29, %icmp_ln517_28

]]></Node>
<StgValue><ssdm name="or_ln517_14"/></StgValue>
</operation>

<operation id="416" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:19  %and_ln517_13 = and i1 %or_ln517_13, %or_ln517_14

]]></Node>
<StgValue><ssdm name="and_ln517_13"/></StgValue>
</operation>

<operation id="417" st_id="67" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6:20  %tmp_23 = fcmp ogt float %in_load_7, %tmp_7_33

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="418" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:21  %and_ln517_14 = and i1 %and_ln517_13, %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln517_14"/></StgValue>
</operation>

<operation id="419" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:22  br i1 %and_ln517_14, label %10, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="420" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_7 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_7)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="421" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_7 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_7)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="422" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="423" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.7:0  %tmp_1_7 = phi i32 [ %tmp_2_7, %10 ], [ %tmp_1_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="424" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.7:1  %num_1_7 = phi i19 [ %add_ln517_7, %10 ], [ %num_1_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="num_1_7"/></StgValue>
</operation>

<operation id="425" st_id="69" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:6  %tmp_8_34 = sitofp i32 %tmp_1_7 to float

]]></Node>
<StgValue><ssdm name="tmp_8_34"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="426" st_id="70" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:6  %tmp_8_34 = sitofp i32 %tmp_1_7 to float

]]></Node>
<StgValue><ssdm name="tmp_8_34"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="427" st_id="71" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:6  %tmp_8_34 = sitofp i32 %tmp_1_7 to float

]]></Node>
<StgValue><ssdm name="tmp_8_34"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="428" st_id="72" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:6  %tmp_8_34 = sitofp i32 %tmp_1_7 to float

]]></Node>
<StgValue><ssdm name="tmp_8_34"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="429" st_id="73" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:6  %tmp_8_34 = sitofp i32 %tmp_1_7 to float

]]></Node>
<StgValue><ssdm name="tmp_8_34"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="430" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:10  %bitcast_ln517_16 = bitcast float %tmp_8_34 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_16"/></StgValue>
</operation>

<operation id="431" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7:11  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_16, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="432" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7:12  %trunc_ln517_16 = trunc i32 %bitcast_ln517_16 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_16"/></StgValue>
</operation>

<operation id="433" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7:16  %icmp_ln517_32 = icmp ne i8 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_32"/></StgValue>
</operation>

<operation id="434" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7:17  %icmp_ln517_33 = icmp eq i23 %trunc_ln517_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_33"/></StgValue>
</operation>

<operation id="435" st_id="74" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7:20  %tmp_26 = fcmp ogt float %in_load_8, %tmp_8_34

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="436" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:7  %bitcast_ln517_15 = bitcast float %in_load_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_15"/></StgValue>
</operation>

<operation id="437" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7:8  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_15, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="438" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7:9  %trunc_ln517_15 = trunc i32 %bitcast_ln517_15 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_15"/></StgValue>
</operation>

<operation id="439" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7:13  %icmp_ln517_30 = icmp ne i8 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_30"/></StgValue>
</operation>

<operation id="440" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7:14  %icmp_ln517_31 = icmp eq i23 %trunc_ln517_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_31"/></StgValue>
</operation>

<operation id="441" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:15  %or_ln517_15 = or i1 %icmp_ln517_31, %icmp_ln517_30

]]></Node>
<StgValue><ssdm name="or_ln517_15"/></StgValue>
</operation>

<operation id="442" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:18  %or_ln517_16 = or i1 %icmp_ln517_33, %icmp_ln517_32

]]></Node>
<StgValue><ssdm name="or_ln517_16"/></StgValue>
</operation>

<operation id="443" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:19  %and_ln517_15 = and i1 %or_ln517_15, %or_ln517_16

]]></Node>
<StgValue><ssdm name="and_ln517_15"/></StgValue>
</operation>

<operation id="444" st_id="75" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7:20  %tmp_26 = fcmp ogt float %in_load_8, %tmp_8_34

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="445" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:21  %and_ln517_16 = and i1 %and_ln517_15, %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln517_16"/></StgValue>
</operation>

<operation id="446" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:22  br i1 %and_ln517_16, label %11, label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="447" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_8 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_8)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="448" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_8 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_8)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="449" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="450" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.8:0  %tmp_1_8 = phi i32 [ %tmp_2_8, %11 ], [ %tmp_1_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.8:1  %num_1_8 = phi i19 [ %add_ln517_8, %11 ], [ %num_1_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="num_1_8"/></StgValue>
</operation>

<operation id="452" st_id="77" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:6  %tmp_9_35 = sitofp i32 %tmp_1_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9_35"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="453" st_id="78" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:6  %tmp_9_35 = sitofp i32 %tmp_1_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9_35"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="454" st_id="79" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:6  %tmp_9_35 = sitofp i32 %tmp_1_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9_35"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="455" st_id="80" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:6  %tmp_9_35 = sitofp i32 %tmp_1_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9_35"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="456" st_id="81" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:6  %tmp_9_35 = sitofp i32 %tmp_1_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9_35"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="457" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:10  %bitcast_ln517_18 = bitcast float %tmp_9_35 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_18"/></StgValue>
</operation>

<operation id="458" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8:11  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_18, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="459" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8:12  %trunc_ln517_18 = trunc i32 %bitcast_ln517_18 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_18"/></StgValue>
</operation>

<operation id="460" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8:16  %icmp_ln517_36 = icmp ne i8 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_36"/></StgValue>
</operation>

<operation id="461" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8:17  %icmp_ln517_37 = icmp eq i23 %trunc_ln517_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_37"/></StgValue>
</operation>

<operation id="462" st_id="82" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8:20  %tmp_29 = fcmp ogt float %in_load_9, %tmp_9_35

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="463" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:7  %bitcast_ln517_17 = bitcast float %in_load_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_17"/></StgValue>
</operation>

<operation id="464" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8:8  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_17, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="465" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8:9  %trunc_ln517_17 = trunc i32 %bitcast_ln517_17 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_17"/></StgValue>
</operation>

<operation id="466" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8:13  %icmp_ln517_34 = icmp ne i8 %tmp_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_34"/></StgValue>
</operation>

<operation id="467" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8:14  %icmp_ln517_35 = icmp eq i23 %trunc_ln517_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_35"/></StgValue>
</operation>

<operation id="468" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:15  %or_ln517_17 = or i1 %icmp_ln517_35, %icmp_ln517_34

]]></Node>
<StgValue><ssdm name="or_ln517_17"/></StgValue>
</operation>

<operation id="469" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:18  %or_ln517_18 = or i1 %icmp_ln517_37, %icmp_ln517_36

]]></Node>
<StgValue><ssdm name="or_ln517_18"/></StgValue>
</operation>

<operation id="470" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:19  %and_ln517_17 = and i1 %or_ln517_17, %or_ln517_18

]]></Node>
<StgValue><ssdm name="and_ln517_17"/></StgValue>
</operation>

<operation id="471" st_id="83" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8:20  %tmp_29 = fcmp ogt float %in_load_9, %tmp_9_35

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="472" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:21  %and_ln517_18 = and i1 %and_ln517_17, %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln517_18"/></StgValue>
</operation>

<operation id="473" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.8:22  br i1 %and_ln517_18, label %12, label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="474" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_9 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_9)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="475" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_9 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_9)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="476" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="477" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.9:0  %tmp_1_9 = phi i32 [ %tmp_2_9, %12 ], [ %tmp_1_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="478" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.9:1  %num_1_9 = phi i19 [ %add_ln517_9, %12 ], [ %num_1_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="num_1_9"/></StgValue>
</operation>

<operation id="479" st_id="85" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:6  %tmp_s_36 = sitofp i32 %tmp_1_9 to float

]]></Node>
<StgValue><ssdm name="tmp_s_36"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="480" st_id="86" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:6  %tmp_s_36 = sitofp i32 %tmp_1_9 to float

]]></Node>
<StgValue><ssdm name="tmp_s_36"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="481" st_id="87" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:6  %tmp_s_36 = sitofp i32 %tmp_1_9 to float

]]></Node>
<StgValue><ssdm name="tmp_s_36"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="482" st_id="88" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:6  %tmp_s_36 = sitofp i32 %tmp_1_9 to float

]]></Node>
<StgValue><ssdm name="tmp_s_36"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="483" st_id="89" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:6  %tmp_s_36 = sitofp i32 %tmp_1_9 to float

]]></Node>
<StgValue><ssdm name="tmp_s_36"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="484" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:10  %bitcast_ln517_20 = bitcast float %tmp_s_36 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_20"/></StgValue>
</operation>

<operation id="485" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9:11  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_20, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="486" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9:12  %trunc_ln517_20 = trunc i32 %bitcast_ln517_20 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_20"/></StgValue>
</operation>

<operation id="487" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9:16  %icmp_ln517_40 = icmp ne i8 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_40"/></StgValue>
</operation>

<operation id="488" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9:17  %icmp_ln517_41 = icmp eq i23 %trunc_ln517_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_41"/></StgValue>
</operation>

<operation id="489" st_id="90" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9:20  %tmp_32 = fcmp ogt float %in_load_10, %tmp_s_36

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="490" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:7  %bitcast_ln517_19 = bitcast float %in_load_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_19"/></StgValue>
</operation>

<operation id="491" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9:8  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_19, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="492" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9:9  %trunc_ln517_19 = trunc i32 %bitcast_ln517_19 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_19"/></StgValue>
</operation>

<operation id="493" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9:13  %icmp_ln517_38 = icmp ne i8 %tmp_30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_38"/></StgValue>
</operation>

<operation id="494" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9:14  %icmp_ln517_39 = icmp eq i23 %trunc_ln517_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_39"/></StgValue>
</operation>

<operation id="495" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:15  %or_ln517_19 = or i1 %icmp_ln517_39, %icmp_ln517_38

]]></Node>
<StgValue><ssdm name="or_ln517_19"/></StgValue>
</operation>

<operation id="496" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:18  %or_ln517_20 = or i1 %icmp_ln517_41, %icmp_ln517_40

]]></Node>
<StgValue><ssdm name="or_ln517_20"/></StgValue>
</operation>

<operation id="497" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:19  %and_ln517_19 = and i1 %or_ln517_19, %or_ln517_20

]]></Node>
<StgValue><ssdm name="and_ln517_19"/></StgValue>
</operation>

<operation id="498" st_id="91" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9:20  %tmp_32 = fcmp ogt float %in_load_10, %tmp_s_36

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="499" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:21  %and_ln517_20 = and i1 %and_ln517_19, %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln517_20"/></StgValue>
</operation>

<operation id="500" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.9:22  br i1 %and_ln517_20, label %13, label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="501" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_s = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_10)

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="502" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_s = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_10)

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="503" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="504" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.10:0  %tmp_1_10 = phi i32 [ %tmp_2_s, %13 ], [ %tmp_1_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="tmp_1_10"/></StgValue>
</operation>

<operation id="505" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.10:1  %num_1_10 = phi i19 [ %add_ln517_10, %13 ], [ %num_1_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="num_1_10"/></StgValue>
</operation>

<operation id="506" st_id="93" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:6  %tmp_10_37 = sitofp i32 %tmp_1_10 to float

]]></Node>
<StgValue><ssdm name="tmp_10_37"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="507" st_id="94" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:6  %tmp_10_37 = sitofp i32 %tmp_1_10 to float

]]></Node>
<StgValue><ssdm name="tmp_10_37"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="508" st_id="95" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:6  %tmp_10_37 = sitofp i32 %tmp_1_10 to float

]]></Node>
<StgValue><ssdm name="tmp_10_37"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="509" st_id="96" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:6  %tmp_10_37 = sitofp i32 %tmp_1_10 to float

]]></Node>
<StgValue><ssdm name="tmp_10_37"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="510" st_id="97" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:6  %tmp_10_37 = sitofp i32 %tmp_1_10 to float

]]></Node>
<StgValue><ssdm name="tmp_10_37"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="511" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:10  %bitcast_ln517_22 = bitcast float %tmp_10_37 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_22"/></StgValue>
</operation>

<operation id="512" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10:11  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_22, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="513" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10:12  %trunc_ln517_22 = trunc i32 %bitcast_ln517_22 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_22"/></StgValue>
</operation>

<operation id="514" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10:16  %icmp_ln517_44 = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_44"/></StgValue>
</operation>

<operation id="515" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10:17  %icmp_ln517_45 = icmp eq i23 %trunc_ln517_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_45"/></StgValue>
</operation>

<operation id="516" st_id="98" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10:20  %tmp_35 = fcmp ogt float %in_load_11, %tmp_10_37

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="517" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:7  %bitcast_ln517_21 = bitcast float %in_load_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_21"/></StgValue>
</operation>

<operation id="518" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10:8  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_21, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="519" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10:9  %trunc_ln517_21 = trunc i32 %bitcast_ln517_21 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_21"/></StgValue>
</operation>

<operation id="520" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10:13  %icmp_ln517_42 = icmp ne i8 %tmp_33, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_42"/></StgValue>
</operation>

<operation id="521" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10:14  %icmp_ln517_43 = icmp eq i23 %trunc_ln517_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_43"/></StgValue>
</operation>

<operation id="522" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:15  %or_ln517_21 = or i1 %icmp_ln517_43, %icmp_ln517_42

]]></Node>
<StgValue><ssdm name="or_ln517_21"/></StgValue>
</operation>

<operation id="523" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:18  %or_ln517_22 = or i1 %icmp_ln517_45, %icmp_ln517_44

]]></Node>
<StgValue><ssdm name="or_ln517_22"/></StgValue>
</operation>

<operation id="524" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:19  %and_ln517_21 = and i1 %or_ln517_21, %or_ln517_22

]]></Node>
<StgValue><ssdm name="and_ln517_21"/></StgValue>
</operation>

<operation id="525" st_id="99" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10:20  %tmp_35 = fcmp ogt float %in_load_11, %tmp_10_37

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="526" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:21  %and_ln517_22 = and i1 %and_ln517_21, %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln517_22"/></StgValue>
</operation>

<operation id="527" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.10:22  br i1 %and_ln517_22, label %14, label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="528" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_10 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_11)

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="529" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_10 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_11)

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="530" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="531" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.11:0  %tmp_1_11 = phi i32 [ %tmp_2_10, %14 ], [ %tmp_1_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>

<operation id="532" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.11:1  %num_1_11 = phi i19 [ %add_ln517_11, %14 ], [ %num_1_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="num_1_11"/></StgValue>
</operation>

<operation id="533" st_id="101" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:6  %tmp_11_38 = sitofp i32 %tmp_1_11 to float

]]></Node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="534" st_id="102" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:6  %tmp_11_38 = sitofp i32 %tmp_1_11 to float

]]></Node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="535" st_id="103" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:6  %tmp_11_38 = sitofp i32 %tmp_1_11 to float

]]></Node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="536" st_id="104" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:6  %tmp_11_38 = sitofp i32 %tmp_1_11 to float

]]></Node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="537" st_id="105" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:6  %tmp_11_38 = sitofp i32 %tmp_1_11 to float

]]></Node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="538" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:10  %bitcast_ln517_24 = bitcast float %tmp_11_38 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_24"/></StgValue>
</operation>

<operation id="539" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11:11  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="540" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11:12  %trunc_ln517_24 = trunc i32 %bitcast_ln517_24 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_24"/></StgValue>
</operation>

<operation id="541" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11:16  %icmp_ln517_48 = icmp ne i8 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_48"/></StgValue>
</operation>

<operation id="542" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11:17  %icmp_ln517_49 = icmp eq i23 %trunc_ln517_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_49"/></StgValue>
</operation>

<operation id="543" st_id="106" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11:20  %tmp_38 = fcmp ogt float %in_load_12, %tmp_11_38

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="544" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:7  %bitcast_ln517_23 = bitcast float %in_load_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln517_23"/></StgValue>
</operation>

<operation id="545" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11:8  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="546" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11:9  %trunc_ln517_23 = trunc i32 %bitcast_ln517_23 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln517_23"/></StgValue>
</operation>

<operation id="547" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11:13  %icmp_ln517_46 = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln517_46"/></StgValue>
</operation>

<operation id="548" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11:14  %icmp_ln517_47 = icmp eq i23 %trunc_ln517_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln517_47"/></StgValue>
</operation>

<operation id="549" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:15  %or_ln517_23 = or i1 %icmp_ln517_47, %icmp_ln517_46

]]></Node>
<StgValue><ssdm name="or_ln517_23"/></StgValue>
</operation>

<operation id="550" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:18  %or_ln517_24 = or i1 %icmp_ln517_49, %icmp_ln517_48

]]></Node>
<StgValue><ssdm name="or_ln517_24"/></StgValue>
</operation>

<operation id="551" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:19  %and_ln517_23 = and i1 %or_ln517_23, %or_ln517_24

]]></Node>
<StgValue><ssdm name="and_ln517_23"/></StgValue>
</operation>

<operation id="552" st_id="107" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11:20  %tmp_38 = fcmp ogt float %in_load_12, %tmp_11_38

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="553" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:21  %and_ln517_24 = and i1 %and_ln517_23, %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln517_24"/></StgValue>
</operation>

<operation id="554" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.11:22  br i1 %and_ln517_24, label %15, label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="555" st_id="107" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_11 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_12)

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="556" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_11 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_12)

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="557" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
<literal name="and_ln517_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="558" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.12:0  %tmp_1_12 = phi i32 [ %tmp_2_11, %15 ], [ %tmp_1_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>

<operation id="559" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
._crit_edge.12:1  %num_1_12 = phi i19 [ %add_ln517_12, %15 ], [ %num_1_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="num_1_12"/></StgValue>
</operation>

<operation id="560" st_id="109" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12:2  %tmp = sitofp i32 %tmp_1_12 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="561" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge.12:7  %zext_ln526 = zext i19 %num_1_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln526"/></StgValue>
</operation>

<operation id="562" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="19" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:8  %mpool_max_addr_1 = getelementptr [312000 x i2]* %mpool_max, i64 0, i64 %zext_ln526

]]></Node>
<StgValue><ssdm name="mpool_max_addr_1"/></StgValue>
</operation>

<operation id="563" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="2" op_1_bw="19">
<![CDATA[
._crit_edge.12:9  store i2 1, i2* %mpool_max_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="564" st_id="110" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12:2  %tmp = sitofp i32 %tmp_1_12 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="565" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.12:10  %i_12 = add i7 %select_ln506, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="566" st_id="111" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12:2  %tmp = sitofp i32 %tmp_1_12 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="567" st_id="112" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12:2  %tmp = sitofp i32 %tmp_1_12 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="568" st_id="113" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12:2  %tmp = sitofp i32 %tmp_1_12 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="569" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge.12:4  %zext_ln525 = zext i15 %add_ln525 to i64

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="570" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:5  %in_addr_13 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="in_addr_13"/></StgValue>
</operation>

<operation id="571" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.12:6  store float %tmp, float* %in_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="572" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.12:11  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="573" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln531"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
