<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Publications on Ritchie Zhao</title>
    <link>http://example.com/publication/</link>
    <description>Recent content in Publications on Ritchie Zhao</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <copyright>&amp;copy; 2018 Ritchie Zhao</copyright>
    <lastBuildDate>Fri, 20 Apr 2018 00:00:00 +0000</lastBuildDate>
    
	<atom:link href="http://example.com/publication/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Serving DNNs in Real Time at Datacenter Scale with Project Brainwave</title>
      <link>http://example.com/publication/brainwave_ieee_micro2017/</link>
      <pubDate>Fri, 20 Apr 2018 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/brainwave_ieee_micro2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips</title>
      <link>http://example.com/publication/celerity_ieee_micro2017/</link>
      <pubDate>Fri, 20 Apr 2018 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/celerity_ieee_micro2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs</title>
      <link>http://example.com/publication/rosetta_fpga2018/</link>
      <pubDate>Sun, 25 Feb 2018 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/rosetta_fpga2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration</title>
      <link>http://example.com/publication/separable_cvprw2017/</link>
      <pubDate>Fri, 21 Jul 2017 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/separable_cvprw2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Parallel Bandit-Based Approach for Autotuning FPGA Compilation</title>
      <link>http://example.com/publication/datuner_fpga2017/</link>
      <pubDate>Wed, 22 Feb 2017 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/datuner_fpga2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs</title>
      <link>http://example.com/publication/bnn_fpga2017/</link>
      <pubDate>Wed, 22 Feb 2017 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/bnn_fpga2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Improving High-Level Synthesis with Decoupled Data Structure Optimization</title>
      <link>http://example.com/publication/decoupled_dac2016/</link>
      <pubDate>Sun, 05 Jun 2016 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/decoupled_dac2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>ElasticFlow: A Complexity-Effective Approach for Pipelining Irregular Loop Nests</title>
      <link>http://example.com/publication/elasticflow_iccad2015/</link>
      <pubDate>Thu, 05 Nov 2015 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/elasticflow_iccad2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Area-Efficient Pipelining for FPGA-Targeted High-Level Synthesis</title>
      <link>http://example.com/publication/pipelining_dac2015/</link>
      <pubDate>Sun, 07 Jun 2015 00:00:00 +0000</pubDate>
      
      <guid>http://example.com/publication/pipelining_dac2015/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>