{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643928629188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643928629192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 14:50:28 2022 " "Processing started: Thu Feb 03 14:50:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643928629192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928629192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928629192 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928632818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643928632882 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "top.qsys " "Elaborating Platform Designer system entity \"top.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928641051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:44 Progress: Loading rtl_design/top.qsys " "2022.02.03.14:50:44 Progress: Loading rtl_design/top.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928644183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:44 Progress: Reading input file " "2022.02.03.14:50:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928644647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:44 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2022.02.03.14:50:44 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928644726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:45 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2022.02.03.14:50:45 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928645894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:45 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2022.02.03.14:50:45 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928645895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:45 Progress: Parameterizing module TERASIC_CAMERA_0 " "2022.02.03.14:50:45 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928645927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:45 Progress: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\] " "2022.02.03.14:50:45 Progress: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928645928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:45 Progress: Parameterizing module alt_vip_cl_vfb_0 " "2022.02.03.14:50:45 Progress: Parameterizing module alt_vip_cl_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928645980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:45 Progress: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\] " "2022.02.03.14:50:45 Progress: Adding alt_xcvr_reconfig_0 \[alt_xcvr_reconfig 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928645981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module alt_xcvr_reconfig_0 " "2022.02.03.14:50:46 Progress: Parameterizing module alt_xcvr_reconfig_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.02.03.14:50:46 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module clk_0 " "2022.02.03.14:50:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding csr_regmap \[altera_avalon_onchip_memory2 18.1\] " "2022.02.03.14:50:46 Progress: Adding csr_regmap \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module csr_regmap " "2022.02.03.14:50:46 Progress: Parameterizing module csr_regmap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding ddr3_status \[altera_avalon_pio 18.1\] " "2022.02.03.14:50:46 Progress: Adding ddr3_status \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module ddr3_status " "2022.02.03.14:50:46 Progress: Parameterizing module ddr3_status" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding fifo_0 \[altera_avalon_fifo 18.1\] " "2022.02.03.14:50:46 Progress: Adding fifo_0 \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module fifo_0 " "2022.02.03.14:50:46 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2022.02.03.14:50:46 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module i2c_opencores_camera " "2022.02.03.14:50:46 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2022.02.03.14:50:46 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module i2c_opencores_mipi " "2022.02.03.14:50:46 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.02.03.14:50:46 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module jtag_uart_0 " "2022.02.03.14:50:46 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 18.1\] " "2022.02.03.14:50:46 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module mem_if_ddr3_emif_0 " "2022.02.03.14:50:46 Progress: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\] " "2022.02.03.14:50:46 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module mipi_pwdn_n " "2022.02.03.14:50:46 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\] " "2022.02.03.14:50:46 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module mipi_reset_n " "2022.02.03.14:50:46 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.02.03.14:50:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module nios2_gen2_0 " "2022.02.03.14:50:46 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding nios_ram \[altera_avalon_onchip_memory2 18.1\] " "2022.02.03.14:50:46 Progress: Adding nios_ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module nios_ram " "2022.02.03.14:50:46 Progress: Parameterizing module nios_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding ocm_256k_dma \[altera_avalon_onchip_memory2 18.1\] " "2022.02.03.14:50:46 Progress: Adding ocm_256k_dma \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Parameterizing module ocm_256k_dma " "2022.02.03.14:50:46 Progress: Parameterizing module ocm_256k_dma" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:46 Progress: Adding pcie_256_dma \[altera_pcie_256_hip_avmm 18.1\] " "2022.02.03.14:50:46 Progress: Adding pcie_256_dma \[altera_pcie_256_hip_avmm 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928646857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module pcie_256_dma " "2022.02.03.14:50:47 Progress: Parameterizing module pcie_256_dma" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Adding pcie_reconfig_driver_0 \[altera_pcie_reconfig_driver 18.1\] " "2022.02.03.14:50:47 Progress: Adding pcie_reconfig_driver_0 \[altera_pcie_reconfig_driver 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module pcie_reconfig_driver_0 " "2022.02.03.14:50:47 Progress: Parameterizing module pcie_reconfig_driver_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Adding pio_button \[altera_avalon_pio 18.1\] " "2022.02.03.14:50:47 Progress: Adding pio_button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module pio_button " "2022.02.03.14:50:47 Progress: Parameterizing module pio_button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Adding pio_led \[altera_avalon_pio 18.1\] " "2022.02.03.14:50:47 Progress: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module pio_led " "2022.02.03.14:50:47 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Adding pll_0 \[altera_pll 18.1\] " "2022.02.03.14:50:47 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module pll_0 " "2022.02.03.14:50:47 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Adding sdram_vfb \[altera_avalon_new_sdram_controller 18.1\] " "2022.02.03.14:50:47 Progress: Adding sdram_vfb \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module sdram_vfb " "2022.02.03.14:50:47 Progress: Parameterizing module sdram_vfb" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.02.03.14:50:47 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module sysid_qsys_0 " "2022.02.03.14:50:47 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.02.03.14:50:47 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing module timer_0 " "2022.02.03.14:50:47 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Building connections " "2022.02.03.14:50:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Parameterizing connections " "2022.02.03.14:50:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:47 Progress: Validating " "2022.02.03.14:50:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928647563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:50:54 Progress: Done reading input file " "2022.02.03.14:50:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928654584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180) " "Top.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits " "Top.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits " "Top.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Top.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658004 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "Top.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver " "Top.pcie_256_dma: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: The application clock frequency (pld_clk) is 125 Mhz " "Top.pcie_256_dma: The application clock frequency (pld_clk) is 125 Mhz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Hard Reset Controller is enabled " "Top.pcie_256_dma: Hard Reset Controller is enabled" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: BAR1 is disabled as BAR0 is set to 64-bit prefetchable memory " "Top.pcie_256_dma: BAR1 is disabled as BAR0 is set to 64-bit prefetchable memory" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: BAR3 is disabled as BAR2 is set to 64-bit prefetchable memory " "Top.pcie_256_dma: BAR3 is disabled as BAR2 is set to 64-bit prefetchable memory" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Family: Cyclone V " "Top.pcie_256_dma: Family: Cyclone V" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma:  BAR 2 size mask is 31 " "Top.pcie_256_dma:  BAR 2 size mask is 31" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Credit allocation in the 6K bytes receive buffer: " "Top.pcie_256_dma: Credit allocation in the 6K bytes receive buffer:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Posted    : header=16  data=16 " "Top.pcie_256_dma: Posted    : header=16  data=16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Non posted: header=16  data=0 " "Top.pcie_256_dma: Non posted: header=16  data=0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pcie_256_dma: Completion: header=67 data=269 " "Top.pcie_256_dma: Completion: header=67 data=269" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Top.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Top.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.pll_0: Able to implement PLL with user settings " "Top.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.sdram_vfb: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Top.sdram_vfb: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Top.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Top.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.rd_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.rd_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master. " "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.rd_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.rd_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658006 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.wr_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.wr_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master. " "Top.pcie_256_dma.dma_rd_master/pcie_256_dma.wr_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.wr_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_cl_vfb_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.. " "Top.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_cl_vfb_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658007 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.alt_xcvr_reconfig_0: alt_xcvr_reconfig_0.reconfig_busy must be exported, or connected to a matching conduit. " "Top.alt_xcvr_reconfig_0: alt_xcvr_reconfig_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit. " "Top.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.INTX_Interface must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.INTX_Interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.MSI_Interface must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.MSI_Interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.MSIX_Interface must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.MSIX_Interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.hip_status must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.hip_status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_256_dma: pcie_256_dma.config_tl must be exported, or connected to a matching conduit. " "Top.pcie_256_dma: pcie_256_dma.config_tl must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.reconfig_busy must be exported, or connected to a matching conduit. " "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658010 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.hip_status_drv must be exported, or connected to a matching conduit. " "Top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.hip_status_drv must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top: Generating top \"top\" for QUARTUS_SYNTH " "Top: Generating top \"top\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928658988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has address signal 64 bit wide, but the slave is 3 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has address signal 64 bit wide, but the slave is 3 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928662729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928662729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928662729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928662729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master pcie_reconfig_driver_0.reconfig_mgmt and slave alt_xcvr_reconfig_0.reconfig_mgmt because they have different clock source. " "Interconnect is inserted between master pcie_reconfig_driver_0.reconfig_mgmt and slave alt_xcvr_reconfig_0.reconfig_mgmt because they have different clock source." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928668534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928668599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928668624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928669257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0 " "Avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928669516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928669523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928669556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"top\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"top\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928676771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"top\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"top\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928676780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_vfb_0: \"top\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\" " "Alt_vip_cl_vfb_0: \"top\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928677825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Use qsys-generate for a simpler command-line interface for generating IP. " "Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs. " "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:21 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys " "2022.02.03.14:51:21 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:21 Progress: Reading input file " "2022.02.03.14:51:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:22 Progress: Adding clk_0 \[clock_source 12.0\] " "2022.02.03.14:51:22 Progress: Adding clk_0 \[clock_source 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 12.0) " "Clk_0: Used clock_source 18.1 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:22 Progress: Parameterizing module clk_0 " "2022.02.03.14:51:22 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:22 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\] " "2022.02.03.14:51:22 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0) " "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:22 Progress: Parameterizing module reconfig_cpu " "2022.02.03.14:51:22 Progress: Parameterizing module reconfig_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:22 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\] " "2022.02.03.14:51:22 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:23 Progress: Parameterizing module reconfig_mem " "2022.02.03.14:51:23 Progress: Parameterizing module reconfig_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:23 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\] " "2022.02.03.14:51:23 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:23 Progress: Parameterizing module reconfig_ctrl " "2022.02.03.14:51:23 Progress: Parameterizing module reconfig_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:23 Progress: Building connections " "2022.02.03.14:51:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:23 Progress: Parameterizing connections " "2022.02.03.14:51:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:23 Progress: Validating " "2022.02.03.14:51:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.03.14:51:23 Progress: Done reading input file " "2022.02.03.14:51:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects " "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs " "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH " "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4373913887962770040.dir/0002_reconfig_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4373913887962770040.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Reconfig_cpu:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_4373913887962770040.dir/0002_reconfig_cpu_gen/ --quartus_bindir=C:/intelfpga/18.1/quartus/bin64 --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_4373913887962770040.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:26 (*) Starting Nios II generation " "Reconfig_cpu: # 2022.02.03 14:51:26 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:26 (*)   Checking for plaintext license. " "Reconfig_cpu: # 2022.02.03 14:51:26 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Plaintext license not found. " "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   No license required to generate encrypted Nios II/e. " "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Elaborating CPU configuration settings " "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Creating all objects for CPU " "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Generating RTL from CPU objects " "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Creating plain-text RTL " "Reconfig_cpu: # 2022.02.03 14:51:27 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.03 14:51:28 (*) Done Nios II generation " "Reconfig_cpu: # 2022.02.03 14:51:28 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\" " "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\" " "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\" " "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\" " "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\" " "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\" " "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files " "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc " "Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0004_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_0: \"top\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\" " "Alt_xcvr_reconfig_0: \"top\" instantiated alt_xcvr_reconfig \"alt_xcvr_reconfig_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap: Starting RTL generation for module 'top_csr_regmap' " "Csr_regmap: Starting RTL generation for module 'top_csr_regmap'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_csr_regmap --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0005_csr_regmap_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0005_csr_regmap_gen//top_csr_regmap_component_configuration.pl  --do_build_sim=0  \] " "Csr_regmap:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_csr_regmap --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0005_csr_regmap_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0005_csr_regmap_gen//top_csr_regmap_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928691881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap: Done RTL generation for module 'top_csr_regmap' " "Csr_regmap: Done RTL generation for module 'top_csr_regmap'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap: \"top\" instantiated altera_avalon_onchip_memory2 \"csr_regmap\" " "Csr_regmap: \"top\" instantiated altera_avalon_onchip_memory2 \"csr_regmap\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status: Starting RTL generation for module 'top_ddr3_status' " "Ddr3_status: Starting RTL generation for module 'top_ddr3_status'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_ddr3_status --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0006_ddr3_status_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0006_ddr3_status_gen//top_ddr3_status_component_configuration.pl  --do_build_sim=0  \] " "Ddr3_status:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_ddr3_status --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0006_ddr3_status_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0006_ddr3_status_gen//top_ddr3_status_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status: Done RTL generation for module 'top_ddr3_status' " "Ddr3_status: Done RTL generation for module 'top_ddr3_status'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ddr3_status: \"top\" instantiated altera_avalon_pio \"ddr3_status\" " "Ddr3_status: \"top\" instantiated altera_avalon_pio \"ddr3_status\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Starting RTL generation for module 'top_fifo_0' " "Fifo_0: Starting RTL generation for module 'top_fifo_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=top_fifo_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0007_fifo_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0007_fifo_0_gen//top_fifo_0_component_configuration.pl  --do_build_sim=0  \] " "Fifo_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=top_fifo_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0007_fifo_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0007_fifo_0_gen//top_fifo_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Done RTL generation for module 'top_fifo_0' " "Fifo_0: Done RTL generation for module 'top_fifo_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: \"top\" instantiated altera_avalon_fifo \"fifo_0\" " "Fifo_0: \"top\" instantiated altera_avalon_fifo \"fifo_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"top\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"top\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'top_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=top_jtag_uart_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0009_jtag_uart_0_gen//top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=top_jtag_uart_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0009_jtag_uart_0_gen//top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'top_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928692845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0: \"top\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\" " "Mem_if_ddr3_emif_0: \"top\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'top_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'top_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_mipi_pwdn_n --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0010_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0010_mipi_pwdn_n_gen//top_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_mipi_pwdn_n --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0010_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0010_mipi_pwdn_n_gen//top_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'top_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'top_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"top\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"top\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram: Starting RTL generation for module 'top_nios_ram' " "Nios_ram: Starting RTL generation for module 'top_nios_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_nios_ram --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0011_nios_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0011_nios_ram_gen//top_nios_ram_component_configuration.pl  --do_build_sim=0  \] " "Nios_ram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_nios_ram --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0011_nios_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0011_nios_ram_gen//top_nios_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram: Done RTL generation for module 'top_nios_ram' " "Nios_ram: Done RTL generation for module 'top_nios_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_ram: \"top\" instantiated altera_avalon_onchip_memory2 \"nios_ram\" " "Nios_ram: \"top\" instantiated altera_avalon_onchip_memory2 \"nios_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma: Starting RTL generation for module 'top_ocm_256k_dma' " "Ocm_256k_dma: Starting RTL generation for module 'top_ocm_256k_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_ocm_256k_dma --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0012_ocm_256k_dma_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0012_ocm_256k_dma_gen//top_ocm_256k_dma_component_configuration.pl  --do_build_sim=0  \] " "Ocm_256k_dma:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_ocm_256k_dma --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0012_ocm_256k_dma_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0012_ocm_256k_dma_gen//top_ocm_256k_dma_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928695906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma: Done RTL generation for module 'top_ocm_256k_dma' " "Ocm_256k_dma: Done RTL generation for module 'top_ocm_256k_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ocm_256k_dma: \"top\" instantiated altera_avalon_onchip_memory2 \"ocm_256k_dma\" " "Ocm_256k_dma: \"top\" instantiated altera_avalon_onchip_memory2 \"ocm_256k_dma\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "Pcie_256_dma: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv " "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv " "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv " "Pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv " "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv " "Pcie_256_dma: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv " "Pcie_256_dma: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v " "Pcie_256_dma: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv " "Pcie_256_dma: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv " "Pcie_256_dma: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv " "Pcie_256_dma: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv " "Pcie_256_dma: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928696999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv " "Pcie_256_dma: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv " "Pcie_256_dma: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv " "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv " "Pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv " "Pcie_256_dma: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv " "Pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma: \"top\" instantiated altera_pcie_256_hip_avmm \"pcie_256_dma\" " "Pcie_256_dma: \"top\" instantiated altera_pcie_256_hip_avmm \"pcie_256_dma\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_xcvr_functions.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_resync.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wait_generate.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_h.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_basic.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697114 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Overwriting different file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/plain_files.txt " "Overwriting different file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/plain_files.txt" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_reconfig_driver_0: \"top\" instantiated altera_pcie_reconfig_driver \"pcie_reconfig_driver_0\" " "Pcie_reconfig_driver_0: \"top\" instantiated altera_pcie_reconfig_driver \"pcie_reconfig_driver_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_h.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button: Starting RTL generation for module 'top_pio_button' " "Pio_button: Starting RTL generation for module 'top_pio_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_button --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0015_pio_button_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0015_pio_button_gen//top_pio_button_component_configuration.pl  --do_build_sim=0  \] " "Pio_button:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_button --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0015_pio_button_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0015_pio_button_gen//top_pio_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button: Done RTL generation for module 'top_pio_button' " "Pio_button: Done RTL generation for module 'top_pio_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button: \"top\" instantiated altera_avalon_pio \"pio_button\" " "Pio_button: \"top\" instantiated altera_avalon_pio \"pio_button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'top_pio_led' " "Pio_led: Starting RTL generation for module 'top_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_led --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0016_pio_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0016_pio_led_gen//top_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_led --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0016_pio_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0016_pio_led_gen//top_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'top_pio_led' " "Pio_led: Done RTL generation for module 'top_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"top\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"top\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"top\" instantiated altera_pll \"pll_0\" " "Pll_0: \"top\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb: Starting RTL generation for module 'top_sdram_vfb' " "Sdram_vfb: Starting RTL generation for module 'top_sdram_vfb'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=top_sdram_vfb --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0018_sdram_vfb_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0018_sdram_vfb_gen//top_sdram_vfb_component_configuration.pl  --do_build_sim=0  \] " "Sdram_vfb:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=top_sdram_vfb --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0018_sdram_vfb_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0018_sdram_vfb_gen//top_sdram_vfb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb: Done RTL generation for module 'top_sdram_vfb' " "Sdram_vfb: Done RTL generation for module 'top_sdram_vfb'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_vfb: \"top\" instantiated altera_avalon_new_sdram_controller \"sdram_vfb\" " "Sdram_vfb: \"top\" instantiated altera_avalon_new_sdram_controller \"sdram_vfb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"top\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"top\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'top_timer_0' " "Timer_0: Starting RTL generation for module 'top_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=top_timer_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0020_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0020_timer_0_gen//top_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=top_timer_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0020_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0020_timer_0_gen//top_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928697902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'top_timer_0' " "Timer_0: Done RTL generation for module 'top_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928698121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"top\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"top\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928698129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928698884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928704967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928705210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928705455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928705698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928705938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928706244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928706487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928706723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928706960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928707201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928707440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928707682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928707922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928708167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928708413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928708654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928708891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928709129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928713916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928715745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928715979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928716215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928717283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928718530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_3: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_3\" " "Mm_interconnect_3: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928719033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928720261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_4: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_4\" " "Mm_interconnect_4: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928720758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928721731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_5: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_5\" " "Mm_interconnect_5: \"top\" instantiated altera_mm_interconnect \"mm_interconnect_5\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928722250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"top\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"top\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928722253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928722695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"top\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"top\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"top\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_synchronizer.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\" " "Video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\" " "Wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\" " "Pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\" " "Rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_out: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_output_bridge \"video_out\" " "Video_out: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_output_bridge \"video_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\" " "Sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928723832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating top_mem_if_ddr3_emif_0_p0_altdqdqs " "P0: Generating top_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928724421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the top_mem_if_ddr3_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the top_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928729247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928738058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928751238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\" " "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\" " "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928760557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928761281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'top_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928761291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_nios2_gen2_0_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0034_cpu_gen//top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_nios2_gen2_0_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9026_431551667803676625.dir/0034_cpu_gen//top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928761292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:41 (*) Starting Nios II generation " "Cpu: # 2022.02.03 14:52:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:41 (*)   Checking for plaintext license. " "Cpu: # 2022.02.03 14:52:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:42 (*)   Plaintext license not found. " "Cpu: # 2022.02.03 14:52:42 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:42 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.02.03 14:52:42 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.02.03 14:52:43 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.02.03 14:52:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)   Creating all objects for CPU " "Cpu: # 2022.02.03 14:52:43 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)     Testbench " "Cpu: # 2022.02.03 14:52:43 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)     Instruction decoding " "Cpu: # 2022.02.03 14:52:43 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)       Instruction fields " "Cpu: # 2022.02.03 14:52:43 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)       Instruction decodes " "Cpu: # 2022.02.03 14:52:43 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.02.03 14:52:43 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)       Instruction controls " "Cpu: # 2022.02.03 14:52:43 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)     Pipeline frontend " "Cpu: # 2022.02.03 14:52:43 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:43 (*)     Pipeline backend " "Cpu: # 2022.02.03 14:52:43 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:45 (*)   Generating RTL from CPU objects " "Cpu: # 2022.02.03 14:52:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:47 (*)   Creating encrypted RTL " "Cpu: # 2022.02.03 14:52:47 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.03 14:52:47 (*) Done Nios II generation " "Cpu: # 2022.02.03 14:52:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'top_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_256_dma_Rxm_BAR2_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_256_dma_Rxm_BAR2_translator\" " "Pcie_256_dma_Rxm_BAR2_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_256_dma_Rxm_BAR2_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_translator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_regmap_s2_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"csr_regmap_s2_translator\" " "Csr_regmap_s2_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"csr_regmap_s2_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_translator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera_avalon_slave_0_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"i2c_opencores_camera_avalon_slave_0_burst_adapter\" " "I2c_opencores_camera_avalon_slave_0_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"i2c_opencores_camera_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_cmd_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_0_cmd_width_adapter\" " "Mem_if_ddr3_emif_0_avl_0_cmd_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_0_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_pipeline: \"mm_interconnect_1\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\" " "Limiter_pipeline: \"mm_interconnect_1\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928767920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928768378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928768830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928769870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_4\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_4\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_4\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_4\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_4\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_4\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_5\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_5\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_5\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_5\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_5\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_5\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Async_fifo: \"mm_interconnect_5\" instantiated altera_avalon_dc_fifo \"async_fifo\" " "Async_fifo: \"mm_interconnect_5\" instantiated altera_avalon_dc_fifo \"async_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Data_format_adapter_0: \"avalon_st_adapter_001\" instantiated data_format_adapter \"data_format_adapter_0\" " "Data_format_adapter_0: \"avalon_st_adapter_001\" instantiated data_format_adapter \"data_format_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\" " "Vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\" " "Vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928770995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top: Done \"top\" with 125 modules, 403 files " "Top: Done \"top\" with 125 modules, 403 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928771035 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "top.qsys " "Finished elaborating Platform Designer system entity \"top.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928772773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/top/submodules/bayer2rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/top/submodules/bayer_linebuffer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/top/submodules/camera_bayer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/top/submodules/camera_rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_vcm_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_vcm_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "db/ip/top/submodules/i2c_vcm_config.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_vcm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_vcm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/terasic_auto_focus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/terasic_auto_focus.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "db/ip/top/submodules/terasic_auto_focus.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_auto_focus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "terasic_camera.v(233) " "Verilog HDL information at terasic_camera.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643928779848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "db/ip/top/submodules/add2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/top/submodules/add4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "db/ip/top/submodules/alt_arbiter_acq.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "db/ip/top/submodules/alt_reset_ctrl_lego.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "db/ip/top/submodules/alt_xcvr_arbiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "db/ip/top/submodules/alt_xcvr_csr_common.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (top) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/alt_xcvr_csr_common_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (top) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "db/ip/top/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779898 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "db/ip/top/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779898 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "db/ip/top/submodules/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "db/ip/top/submodules/alt_xcvr_m2s.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "db/ip/top/submodules/alt_xcvr_mgmt2dec.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779978 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779983 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779989 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928779991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779995 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928779999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928779999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780022 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780022 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (top) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "db/ip/top/submodules/alt_xcvr_resync.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "db/ip/top/submodules/alt_xreconf_basic_acq.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "db/ip/top/submodules/alt_xreconf_cif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "db/ip/top/submodules/alt_xreconf_uif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/top/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/top/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/top/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780215 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780215 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780215 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780215 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780215 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780215 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/top/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/top/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/top/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/top/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/top/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/top/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780315 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780315 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780362 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780362 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/top/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780408 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780432 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780432 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780432 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780432 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/top/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/top/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/top/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780482 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/top/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/top/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/top/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/top/submodules/altera_reset_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/top/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/top/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "db/ip/top/submodules/altera_wait_generate.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/top/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/top/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (top) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/altera_xcvr_functions.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rxm_2_dma_controller_decode " "Found entity 1: altpcie_rxm_2_dma_controller_decode" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780565 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_256_hip_avmm_hwtcl " "Found entity 2: altpcie_256_hip_avmm_hwtcl" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_128bit_atom " "Found entity 1: altpcie_av_hip_128bit_atom" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780594 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_tl_cfg_pipe " "Found entity 2: altpcie_tl_cfg_pipe" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780594 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_av_hd_dpcmn_bitsync " "Found entity 3: altpcie_av_hd_dpcmn_bitsync" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780594 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_av_hd_dpcmn_bitsync2 " "Found entity 4: altpcie_av_hd_dpcmn_bitsync2" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_ast_hwtcl " "Found entity 1: altpcie_av_hip_ast_hwtcl" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_ast_hwtcl " "Found entity 1: altpcie_cv_hip_ast_hwtcl" {  } { { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DTS_IDLE dts_idle altpcie_dynamic_control.sv(77) " "Verilog HDL Declaration information at altpcie_dynamic_control.sv(77): object \"DTS_IDLE\" differs only in case from object \"dts_idle\" in the same scope" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_dynamic_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_dynamic_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_dynamic_control " "Found entity 1: altpcie_dynamic_control" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_fifo " "Found entity 1: altpcie_fifo" {  } { { "db/ip/top/submodules/altpcie_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_reconfig_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_reconfig_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_driver " "Found entity 1: altpcie_reconfig_driver" {  } { { "db/ip/top/submodules/altpcie_reconfig_driver.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_reconfig_driver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "db/ip/top/submodules/altpcie_rs_hip.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "db/ip/top/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr " "Found entity 1: altpcieav128_dma_wr" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr_readmem " "Found entity 1: altpcieav128_dma_wr_readmem" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tlpgen_arb_req TLPGEN_ARB_REQ altpcieav128_dma_wr_tlpgen.sv(82) " "Verilog HDL Declaration information at altpcieav128_dma_wr_tlpgen.sv(82): object \"tlpgen_arb_req\" differs only in case from object \"TLPGEN_ARB_REQ\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr_tlpgen " "Found entity 1: altpcieav128_dma_wr_tlpgen" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 altpcieav128_dma_wr_wdalign.sv(317) " "Verilog HDL Expression warning at altpcieav128_dma_wr_wdalign.sv(317): truncated literal to match 7 bits" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 317 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 1 0 "Analysis & Synthesis" 0 -1 1643928780697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav128_dma_wr_wdalign " "Found entity 1: altpcieav128_dma_wr_wdalign" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_256_app.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_256_app.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_256_app " "Found entity 1: altpcieav_256_app" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_arbiter " "Found entity 1: altpcieav_arbiter" {  } { { "db/ip/top/submodules/altpcieav_arbiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_arbiter.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_cra.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_cra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_cra " "Found entity 1: altpcieav_cra" {  } { { "db/ip/top/submodules/altpcieav_cra.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_cra.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm " "Found entity 1: altpcieav_dma_hprxm" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm_cpl " "Found entity 1: altpcieav_dma_hprxm_cpl" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_cpl.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcieav_dma_hprxm_rdwr.sv(455) " "Verilog HDL information at altpcieav_dma_hprxm_rdwr.sv(455): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 455 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643928780745 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcieav_dma_hprxm_rdwr.sv(562) " "Verilog HDL information at altpcieav_dma_hprxm_rdwr.sv(562): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 562 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643928780745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXM_RDSPLIT_SEND_FIRST rxm_rdsplit_send_first altpcieav_dma_hprxm_rdwr.sv(75) " "Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(75): object \"RXM_RDSPLIT_SEND_FIRST\" differs only in case from object \"rxm_rdsplit_send_first\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXM_RDSPLIT_SEND_MAX rxm_rdsplit_send_max altpcieav_dma_hprxm_rdwr.sv(76) " "Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(76): object \"RXM_RDSPLIT_SEND_MAX\" differs only in case from object \"rxm_rdsplit_send_max\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXM_RDSPLIT_SEND_LAST rxm_rdsplit_send_last altpcieav_dma_hprxm_rdwr.sv(77) " "Verilog HDL Declaration information at altpcieav_dma_hprxm_rdwr.sv(77): object \"RXM_RDSPLIT_SEND_LAST\" differs only in case from object \"rxm_rdsplit_send_last\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm_rdwr " "Found entity 1: altpcieav_dma_hprxm_rdwr" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_rdwr.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_hprxm_txctrl " "Found entity 1: altpcieav_dma_hprxm_txctrl" {  } { { "db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_hprxm_txctrl.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_rd " "Found entity 1: altpcieav_dma_rd" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_rxm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_rxm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_rxm " "Found entity 1: altpcieav_dma_rxm" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_txs.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_txs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_txs " "Found entity 1: altpcieav_dma_txs" {  } { { "db/ip/top/submodules/altpcieav_dma_txs.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_txs.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/top/submodules/altpcieav_dma_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr " "Found entity 1: altpcieav_dma_wr" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780808 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcieav_dma_wr_readmem " "Found entity 2: altpcieav_dma_wr_readmem" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780808 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcieav_dma_wr_wdalign " "Found entity 3: altpcieav_dma_wr_wdalign" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780808 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcieav_dma_wr_tlpgen " "Found entity 4: altpcieav_dma_wr_tlpgen" {  } { { "db/ip/top/submodules/altpcieav_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr.sv" 1425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_2 " "Found entity 1: altpcieav_dma_wr_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_readmem_2 " "Found entity 1: altpcieav_dma_wr_readmem_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_readmem_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tlpgen_arb_req TLPGEN_ARB_REQ altpcieav_dma_wr_tlpgen_2.sv(77) " "Verilog HDL Declaration information at altpcieav_dma_wr_tlpgen_2.sv(77): object \"tlpgen_arb_req\" differs only in case from object \"TLPGEN_ARB_REQ\" in the same scope" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928780826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_tlpgen_2 " "Found entity 1: altpcieav_dma_wr_tlpgen_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_tlpgen_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_dma_wr_wdalign_2 " "Found entity 1: altpcieav_dma_wr_wdalign_2" {  } { { "db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_wr_wdalign_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_hip_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_hip_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_hip_interface " "Found entity 1: altpcieav_hip_interface" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcieav_sriov_vf_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcieav_sriov_vf_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcieav_sriov_vf_mux " "Found entity 1: altpcieav_sriov_vf_mux" {  } { { "db/ip/top/submodules/altpcieav_sriov_vf_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_sriov_vf_mux.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/altpcierd_hip_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/altpcierd_hip_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_hip_rs " "Found entity 1: altpcierd_hip_rs" {  } { { "db/ip/top/submodules/altpcierd_hip_rs.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcierd_hip_rs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "db/ip/top/submodules/av_pcs.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928780994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928780994 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643928780997 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643928780998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "db/ip/top/submodules/av_rx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "db/ip/top/submodules/av_xcvr_avmm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "db/ip/top/submodules/av_xcvr_avmm_csr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "db/ip/top/submodules/av_xcvr_data_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_emsip_adapter " "Found entity 1: av_xcvr_emsip_adapter" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (top) " "Found design unit 1: av_xcvr_h (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/av_xcvr_h.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_pipe_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_pipe_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_pipe_native " "Found entity 1: av_xcvr_pipe_native" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_pipe_native_hip " "Found entity 1: av_xcvr_pipe_native_hip" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "db/ip/top/submodules/av_xcvr_plls.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_mif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_pll.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_addr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "db/ip/top/submodules/av_xrbasic_lif.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "db/ip/top/submodules/av_xrbasic_lif_csr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/top/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (top) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (top)" {  } { { "db/ip/top/submodules/common/alt_vip_common_pkg.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/dma_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/dma_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_control " "Found entity 1: dma_control" {  } { { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/top/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/top/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/top/submodules/i2c_master_top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/top/submodules/i2c_opencores.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_clock_crossing_bridge_grey " "Found entity 1: alt_vip_common_clock_crossing_bridge_grey" {  } { { "db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_dc_mixed_widths_fifo " "Found entity 1: alt_vip_common_dc_mixed_widths_fifo" {  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_delay " "Found entity 1: alt_vip_common_delay" {  } { { "db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928781966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928781966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/top/submodules/rgb_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/top/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/top/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/top/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/top/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/top/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/top/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer " "Found entity 1: alt_vip_packet_transfer" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_pack_proc " "Found entity 1: alt_vip_packet_transfer_pack_proc" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928782869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928782869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_read_proc " "Found entity 1: alt_vip_packet_transfer_read_proc" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928783020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928783020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram " "Found entity 1: alt_vip_packet_transfer_twofold_ram" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928783104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928783104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram_reversed " "Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928783198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928783198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_write_proc " "Found entity 1: alt_vip_packet_transfer_write_proc" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928783565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928783565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_rd_ctrl " "Found entity 1: alt_vip_vfb_rd_ctrl" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928783844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928783844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_sync_ctrl " "Found entity 1: alt_vip_vfb_sync_ctrl" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_wr_ctrl " "Found entity 1: alt_vip_vfb_wr_ctrl" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_merger.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784544 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643928784546 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643928784546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_alt_vip_cl_vfb_0 " "Found entity 1: top_alt_vip_cl_vfb_0" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_alt_vip_cl_vfb_0_video_in " "Found entity 1: top_alt_vip_cl_vfb_0_video_in" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter " "Found entity 1: top_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001 " "Found entity 1: top_avalon_st_adapter_001" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: top_avalon_st_adapter_001_channel_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: top_avalon_st_adapter_001_data_format_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: top_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_avalon_st_adapter_timing_adapter_0 " "Found entity 1: top_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_csr_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_csr_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_csr_regmap " "Found entity 1: top_csr_regmap" {  } { { "db/ip/top/submodules/top_csr_regmap.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_ddr3_status.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_ddr3_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ddr3_status " "Found entity 1: top_ddr3_status" {  } { { "db/ip/top/submodules/top_ddr3_status.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ddr3_status.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_fifo_0.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/top/submodules/top_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fifo_0_single_clock_fifo " "Found entity 1: top_fifo_0_single_clock_fifo" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784702 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_fifo_0_scfifo_with_controls " "Found entity 2: top_fifo_0_scfifo_with_controls" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784702 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_fifo_0_map_avalonst_to_avalonmm " "Found entity 3: top_fifo_0_map_avalonst_to_avalonmm" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784702 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_fifo_0_single_clock_fifo_for_other_info " "Found entity 4: top_fifo_0_single_clock_fifo_for_other_info" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784702 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_fifo_0_map_avalonst_to_avalonmm_other_info " "Found entity 5: top_fifo_0_map_avalonst_to_avalonmm_other_info" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784702 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_fifo_0 " "Found entity 6: top_fifo_0" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_irq_mapper " "Found entity 1: top_irq_mapper" {  } { { "db/ip/top/submodules/top_irq_mapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/top/submodules/top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_jtag_uart_0_sim_scfifo_w " "Found entity 1: top_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784750 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_jtag_uart_0_scfifo_w " "Found entity 2: top_jtag_uart_0_scfifo_w" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784750 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_jtag_uart_0_sim_scfifo_r " "Found entity 3: top_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784750 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_jtag_uart_0_scfifo_r " "Found entity 4: top_jtag_uart_0_scfifo_r" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784750 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_jtag_uart_0 " "Found entity 5: top_jtag_uart_0" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0 " "Found entity 1: top_mem_if_ddr3_emif_0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: top_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_mm_interconnect_1 " "Found entity 1: top_mem_if_ddr3_emif_0_mm_interconnect_1" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0 " "Found entity 1: top_mem_if_ddr3_emif_0_p0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_hard_memphy " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_hard_memphy" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: top_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: top_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: top_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_generic_ddio " "Found entity 1: top_mem_if_ddr3_emif_0_p0_generic_ddio" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: top_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: top_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: top_mem_if_ddr3_emif_0_p0_reset" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: top_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928784995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928784995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_pll0 " "Found entity 1: top_mem_if_ddr3_emif_0_pll0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0 " "Found entity 1: top_mem_if_ddr3_emif_0_s0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: top_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785163 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785184 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785209 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785229 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785248 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785266 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mipi_pwdn_n " "Found entity 1: top_mipi_pwdn_n" {  } { { "db/ip/top/submodules/top_mipi_pwdn_n.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_0 " "Found entity 1: top_mm_interconnect_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1 " "Found entity 1: top_mm_interconnect_1" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_003 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_003" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_demux " "Found entity 1: top_mm_interconnect_1_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_demux_001 " "Found entity 1: top_mm_interconnect_1_cmd_demux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_mux " "Found entity 1: top_mm_interconnect_1_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_cmd_mux_005 " "Found entity 1: top_mm_interconnect_1_cmd_mux_005" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_default_decode " "Found entity 1: top_mm_interconnect_1_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785508 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router " "Found entity 2: top_mm_interconnect_1_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_001_default_decode " "Found entity 1: top_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785528 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_001 " "Found entity 2: top_mm_interconnect_1_router_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_002_default_decode " "Found entity 1: top_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785550 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_002 " "Found entity 2: top_mm_interconnect_1_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_003_default_decode " "Found entity 1: top_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785570 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_003 " "Found entity 2: top_mm_interconnect_1_router_003" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_005_default_decode " "Found entity 1: top_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785590 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_005 " "Found entity 2: top_mm_interconnect_1_router_005" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_router_007_default_decode " "Found entity 1: top_mm_interconnect_1_router_007_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785610 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_1_router_007 " "Found entity 2: top_mm_interconnect_1_router_007" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_rsp_demux " "Found entity 1: top_mm_interconnect_1_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_rsp_mux " "Found entity 1: top_mm_interconnect_1_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_1_rsp_mux_001 " "Found entity 1: top_mm_interconnect_1_rsp_mux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2 " "Found entity 1: top_mm_interconnect_2" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter_001 " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_demux " "Found entity 1: top_mm_interconnect_2_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_demux_001 " "Found entity 1: top_mm_interconnect_2_cmd_demux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_mux " "Found entity 1: top_mm_interconnect_2_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_cmd_mux_001 " "Found entity 1: top_mm_interconnect_2_cmd_mux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_default_decode " "Found entity 1: top_mm_interconnect_2_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785769 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router " "Found entity 2: top_mm_interconnect_2_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_001_default_decode " "Found entity 1: top_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785789 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router_001 " "Found entity 2: top_mm_interconnect_2_router_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_002_default_decode " "Found entity 1: top_mm_interconnect_2_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785809 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router_002 " "Found entity 2: top_mm_interconnect_2_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_router_003_default_decode " "Found entity 1: top_mm_interconnect_2_router_003_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785830 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_2_router_003 " "Found entity 2: top_mm_interconnect_2_router_003" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_rsp_demux_001 " "Found entity 1: top_mm_interconnect_2_rsp_demux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_rsp_mux " "Found entity 1: top_mm_interconnect_2_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_2_rsp_mux_001 " "Found entity 1: top_mm_interconnect_2_rsp_mux_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3 " "Found entity 1: top_mm_interconnect_3" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_avalon_st_adapter " "Found entity 1: top_mm_interconnect_3_avalon_st_adapter" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_cmd_demux " "Found entity 1: top_mm_interconnect_3_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_cmd_mux " "Found entity 1: top_mm_interconnect_3_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_router_default_decode " "Found entity 1: top_mm_interconnect_3_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785943 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_3_router " "Found entity 2: top_mm_interconnect_3_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_3_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_3_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_3_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_3_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928785945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_router_002_default_decode " "Found entity 1: top_mm_interconnect_3_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785963 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_3_router_002 " "Found entity 2: top_mm_interconnect_3_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_rsp_demux " "Found entity 1: top_mm_interconnect_3_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_3_rsp_mux " "Found entity 1: top_mm_interconnect_3_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928785986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928785986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4 " "Found entity 1: top_mm_interconnect_4" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_cmd_demux " "Found entity 1: top_mm_interconnect_4_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_cmd_mux " "Found entity 1: top_mm_interconnect_4_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_4_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_4_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_4_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_4_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_router_default_decode " "Found entity 1: top_mm_interconnect_4_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786044 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_4_router " "Found entity 2: top_mm_interconnect_4_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_4_router_002.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_4_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_4_router_002.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_4_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_router_002_default_decode " "Found entity 1: top_mm_interconnect_4_router_002_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786066 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_4_router_002 " "Found entity 2: top_mm_interconnect_4_router_002" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_rsp_demux " "Found entity 1: top_mm_interconnect_4_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_4_rsp_mux " "Found entity 1: top_mm_interconnect_4_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5 " "Found entity 1: top_mm_interconnect_5" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_cmd_demux " "Found entity 1: top_mm_interconnect_5_cmd_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_cmd_mux " "Found entity 1: top_mm_interconnect_5_cmd_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_5_router.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_5_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_5_router.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_5_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_router_default_decode " "Found entity 1: top_mm_interconnect_5_router_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786147 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_5_router " "Found entity 2: top_mm_interconnect_5_router" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_mm_interconnect_5_router_001.sv(48) " "Verilog HDL Declaration information at top_mm_interconnect_5_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_mm_interconnect_5_router_001.sv(49) " "Verilog HDL Declaration information at top_mm_interconnect_5_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643928786149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_router_001_default_decode " "Found entity 1: top_mm_interconnect_5_router_001_default_decode" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786168 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_mm_interconnect_5_router_001 " "Found entity 2: top_mm_interconnect_5_router_001" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_rsp_demux " "Found entity 1: top_mm_interconnect_5_rsp_demux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mm_interconnect_5_rsp_mux " "Found entity 1: top_mm_interconnect_5_rsp_mux" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0 " "Found entity 1: top_nios2_gen2_0" {  } { { "db/ip/top/submodules/top_nios2_gen2_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928786211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928786211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: top_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: top_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_nios2_gen2_0_cpu_bht_module " "Found entity 3: top_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: top_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: top_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: top_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "7 top_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: top_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "8 top_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: top_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: top_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: top_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "11 top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: top_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "12 top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: top_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: top_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "14 top_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: top_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "15 top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: top_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "16 top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "18 top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "19 top_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: top_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "20 top_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: top_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "21 top_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: top_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "22 top_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: top_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "23 top_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: top_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "24 top_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: top_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "25 top_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: top_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "26 top_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: top_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""} { "Info" "ISGN_ENTITY_NAME" "27 top_nios2_gen2_0_cpu " "Found entity 27: top_nios2_gen2_0_cpu" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: top_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: top_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: top_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_mult_cell " "Found entity 1: top_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios2_gen2_0_cpu_test_bench " "Found entity 1: top_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_nios_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_nios_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios_ram " "Found entity 1: top_nios_ram" {  } { { "db/ip/top/submodules/top_nios_ram.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_ocm_256k_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_ocm_256k_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ocm_256k_dma " "Found entity 1: top_ocm_256k_dma" {  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_pio_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_pio_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pio_button " "Found entity 1: top_pio_button" {  } { { "db/ip/top/submodules/top_pio_button.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pio_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pio_led " "Found entity 1: top_pio_led" {  } { { "db/ip/top/submodules/top_pio_led.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pll_0 " "Found entity 1: top_pll_0" {  } { { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_sdram_vfb.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/top/submodules/top_sdram_vfb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdram_vfb_input_efifo_module " "Found entity 1: top_sdram_vfb_input_efifo_module" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787271 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_sdram_vfb " "Found entity 2: top_sdram_vfb" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sysid_qsys_0 " "Found entity 1: top_sysid_qsys_0" {  } { { "db/ip/top/submodules/top_sysid_qsys_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/submodules/top_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/submodules/top_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_timer_0 " "Found entity 1: top_timer_0" {  } { { "db/ip/top/submodules/top_timer_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/top/top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/top/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928787317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928787317 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(318) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643928787694 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(328) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643928787694 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(338) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643928787694 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_sdram_vfb.v(682) " "Verilog HDL or VHDL warning at top_sdram_vfb.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1643928787695 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pcie_ddr3.v 1 1 " "Using design file pcie_ddr3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCIe_DDR3 " "Found entity 1: PCIe_DDR3" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928789713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643928789713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PCIe_DDR3 " "Elaborating entity \"PCIe_DDR3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643928789781 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP pcie_ddr3.v(43) " "Output port \"HEX0_DP\" at pcie_ddr3.v(43) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789782 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP pcie_ddr3.v(47) " "Output port \"HEX1_DP\" at pcie_ddr3.v(47) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789782 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK pcie_ddr3.v(57) " "Output port \"DRAM_CLK\" at pcie_ddr3.v(57) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CAMERA1_MIPI_MCLK pcie_ddr3.v(93) " "Output port \"CAMERA1_MIPI_MCLK\" at pcie_ddr3.v(93) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS pcie_ddr3.v(104) " "Output port \"UART_RTS\" at pcie_ddr3.v(104) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX pcie_ddr3.v(106) " "Output port \"UART_TX\" at pcie_ddr3.v(106) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST pcie_ddr3.v(109) " "Output port \"ADC_CONVST\" at pcie_ddr3.v(109) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK pcie_ddr3.v(110) " "Output port \"ADC_SCK\" at pcie_ddr3.v(110) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI pcie_ddr3.v(111) " "Output port \"ADC_SDI\" at pcie_ddr3.v(111) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT pcie_ddr3.v(129) " "Output port \"SMA_CLKOUT\" at pcie_ddr3.v(129) has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928789783 "|PCIe_DDR3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u0 " "Elaborating entity \"top\" for hierarchy \"top:u0\"" {  } { { "pcie_ddr3.v" "u0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928789839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_AUTO_FOCUS top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 " "Elaborating entity \"TERASIC_AUTO_FOCUS\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\"" {  } { { "db/ip/top/top.v" "terasic_auto_focus_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\"" {  } { { "db/ip/top/submodules/terasic_auto_focus.v" "vcm_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_auto_focus.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vcm_ctrl_p.v(29) " "Verilog HDL assignment warning at vcm_ctrl_p.v(29): truncated value with size 32 to match size of target (18)" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790096 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vcm_ctrl_p.v(55) " "Verilog HDL assignment warning at vcm_ctrl_p.v(55): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790096 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\"" {  } { { "db/ip/top/submodules/vcm_ctrl_p.v" "f" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/vcm_ctrl_p.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 f_vcm.v(43) " "Verilog HDL assignment warning at f_vcm.v(43): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790113 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Config top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c " "Elaborating entity \"I2C_VCM_Config\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\"" {  } { { "db/ip/top/submodules/terasic_auto_focus.v" "vcm_i2c" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_auto_focus.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_vcm_config.v(86) " "Verilog HDL assignment warning at i2c_vcm_config.v(86): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/i2c_vcm_config.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_config.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790122 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Controller top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0 " "Elaborating entity \"I2C_VCM_Controller\" for hierarchy \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\"" {  } { { "db/ip/top/submodules/i2c_vcm_config.v" "u0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_config.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(73) " "Verilog HDL assignment warning at i2c_vcm_controller.v(73): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790132 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(72) " "Verilog HDL assignment warning at i2c_vcm_controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790132 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(71) " "Verilog HDL assignment warning at i2c_vcm_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790132 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c_vcm_controller.v(85) " "Verilog HDL assignment warning at i2c_vcm_controller.v(85): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/top/submodules/i2c_vcm_controller.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_vcm_controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790132 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA top:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "db/ip/top/top.v" "terasic_camera_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_data terasic_camera.v(102) " "Verilog HDL or VHDL warning at terasic_camera.v(102): object \"w_data\" assigned a value but never read" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928790146 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 terasic_camera.v(180) " "Verilog HDL assignment warning at terasic_camera.v(180): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790147 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 terasic_camera.v(181) " "Verilog HDL assignment warning at terasic_camera.v(181): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790147 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 terasic_camera.v(199) " "Verilog HDL assignment warning at terasic_camera.v(199): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/terasic_camera.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790148 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "db/ip/top/submodules/terasic_camera.v" "CAMERA_RGB_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "db/ip/top/submodules/camera_rgb.v" "CAMERA_Bayer_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_rgb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(61) " "Verilog HDL assignment warning at camera_bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/top/submodules/camera_bayer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790168 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(90) " "Verilog HDL assignment warning at camera_bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/top/submodules/camera_bayer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790169 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "db/ip/top/submodules/camera_rgb.v" "Bayer2RGB_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/camera_rgb.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 bayer2rgb.v(167) " "Verilog HDL assignment warning at bayer2rgb.v(167): truncated value with size 14 to match size of target (12)" {  } { { "db/ip/top/submodules/bayer2rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790184 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 bayer2rgb.v(288) " "Verilog HDL assignment warning at bayer2rgb.v(288): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/top/submodules/bayer2rgb.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928790185 "|PCIe_DDR3|top:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "db/ip/top/submodules/bayer2rgb.v" "Bayer_LineBuffer_Inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/top/submodules/bayer_linebuffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/top/submodules/bayer_linebuffer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928790451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928790451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928790451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928790451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928790451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928790451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928790451 ""}  } { { "db/ip/top/submodules/bayer_linebuffer.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928790451 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_tr81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928790551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tr81 " "Found entity 1: shift_taps_tr81" {  } { { "db/shift_taps_tr81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928790552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928790552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tr81 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated " "Elaborating entity \"shift_taps_tr81\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ej1 " "Found entity 1: altsyncram_6ej1" {  } { { "db/altsyncram_6ej1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_6ej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928790657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928790657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ej1 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2 " "Elaborating entity \"altsyncram_6ej1\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2\"" {  } { { "db/shift_taps_tr81.tdf" "altsyncram2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_lmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928790778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928790778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_tr81.tdf" "cntr1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928790885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928790885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_lmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928790924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_b6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928791010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928791010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_tr81.tdf" "cntr3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_tr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "db/ip/top/submodules/bayer2rgb.v" "add4_avg1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add4.v" "parallel_add_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791281 ""}  } { { "db/ip/top/submodules/add4.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928791281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/par_add_tne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928791384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928791384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "db/ip/top/submodules/bayer2rgb.v" "add2_avg3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/bayer2rgb.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add2.v" "parallel_add_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/top/submodules/add2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928791588 ""}  } { { "db/ip/top/submodules/add2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928791588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/par_add_qne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928791690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928791690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "db/ip/top/submodules/terasic_camera.v" "rgb_fifo_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/terasic_camera.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928791863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/top/submodules/rgb_fifo.v" "dcfifo_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928792410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/top/submodules/rgb_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928792417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928792418 ""}  } { { "db/ip/top/submodules/rgb_fifo.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928792418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0go1 " "Found entity 1: dcfifo_0go1" {  } { { "db/dcfifo_0go1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928792577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928792577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0go1 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated " "Elaborating entity \"dcfifo_0go1\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928792602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928792690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928792690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_0go1.tdf" "rdptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928792723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928792806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928792806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_0go1.tdf" "wrptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928792839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_l1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928792926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928792926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_0go1.tdf" "fifo_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928792959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928793026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928793026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_0go1.tdf" "rs_dgwp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928793059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928793118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928793118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928793163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928793229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928793229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_0go1.tdf" "ws_dgrp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928793263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928793329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928793329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928793375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928793461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928793461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0go1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928793494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928793576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928793576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0go1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928793609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928793940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928793940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"top:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0go1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_0go1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928793972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_alt_vip_cl_vfb_0 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0 " "Elaborating entity \"top_alt_vip_cl_vfb_0\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\"" {  } { { "db/ip/top/top.v" "alt_vip_cl_vfb_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_alt_vip_cl_vfb_0_video_in top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in " "Elaborating entity \"top_alt_vip_cl_vfb_0_video_in\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "video_in" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" "vid_front" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" "vid_back" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0_video_in.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "cmd_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928794938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|top_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_wr_ctrl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl " "Elaborating entity \"alt_vip_vfb_wr_ctrl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "wr_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_resp_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_cmd_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "sync_resp_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "din_decoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "prioritze_bwdth.dout_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "pkt_trans_wr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "cmd_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928795983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_write_proc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_write_proc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "WRITE_BLOCK.write_proc_instance" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928796052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "biram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928796306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "GEN_RAM_INST_FFRAM\[0\].ram_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928796663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 348 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928796675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928796675 ""}  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 348 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928796675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvt1 " "Found entity 1: altsyncram_pvt1" {  } { { "db/altsyncram_pvt1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_pvt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928796816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928796816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvt1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\|altsyncram_pvt1:auto_generated " "Elaborating entity \"altsyncram_pvt1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst\|altsyncram_pvt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928796842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2 " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_target_addr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_addr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_valid_bits" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_filled_buffer_ctr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "unload_req_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_clock_crossing_bridge_grey top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser " "Elaborating entity \"alt_vip_common_clock_crossing_bridge_grey\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "mem_ctr_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_rd_ctrl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl " "Elaborating entity \"alt_vip_vfb_rd_ctrl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "rd_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928797988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "pt_cmd_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "prioritze_bwdth.din_decoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "dout_encoder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "video_out" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928798972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "pkt_trans_rd" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928799054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_read_proc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_read_proc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "READ_BLOCK.read_proc_instance" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928799280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram_reversed top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram_reversed\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "biram_reversed" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928799582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "GEN_RAM_INST_FFRAM\[0\].ram_inst0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928799714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0 " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928799724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0 " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928799724 ""}  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928799724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lq1 " "Found entity 1: altsyncram_8lq1" {  } { { "db/altsyncram_8lq1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_8lq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928799872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928799872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lq1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\|altsyncram_8lq1:auto_generated " "Elaborating entity \"altsyncram_8lq1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:GEN_RAM_INST_FFRAM\[0\].ram_inst0\|altsyncram_8lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928799898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "control_signal_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928800633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_cid_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928800691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_did_delay_line" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928800750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_msg_queue" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928800807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928801250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928801262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928801262 ""}  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928801262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rcd1 " "Found entity 1: scfifo_rcd1" {  } { { "db/scfifo_rcd1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_rcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928801400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928801400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rcd1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated " "Elaborating entity \"scfifo_rcd1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928801427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d471 " "Found entity 1: a_dpfifo_d471" {  } { { "db/a_dpfifo_d471.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928801507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928801507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d471 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo " "Elaborating entity \"a_dpfifo_d471\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\"" {  } { { "db/scfifo_rcd1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_rcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928801543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_aaf " "Found entity 1: a_fefifo_aaf" {  } { { "db/a_fefifo_aaf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_aaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928801617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928801617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_aaf top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state " "Elaborating entity \"a_fefifo_aaf\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\"" {  } { { "db/a_dpfifo_d471.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928801684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_qg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928801798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928801798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw " "Elaborating entity \"cntr_qg7\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw\"" {  } { { "db/a_fefifo_aaf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_aaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928801864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sms1 " "Found entity 1: altsyncram_sms1" {  } { { "db/altsyncram_sms1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sms1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928801970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928801970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sms1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram " "Elaborating entity \"altsyncram_sms1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\"" {  } { { "db/a_dpfifo_d471.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928802129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928802129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|cntr_egb:rd_ptr_count " "Elaborating entity \"cntr_egb\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|cntr_egb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d471.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_queue" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 3 " "Parameter \"almost_full_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928802576 ""}  } { { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928802576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vcd1 " "Found entity 1: scfifo_vcd1" {  } { { "db/scfifo_vcd1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928802708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928802708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vcd1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated " "Elaborating entity \"scfifo_vcd1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f471 " "Found entity 1: a_dpfifo_f471" {  } { { "db/a_dpfifo_f471.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928802795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928802795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f471 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo " "Elaborating entity \"a_dpfifo_f471\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\"" {  } { { "db/scfifo_vcd1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_daf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_daf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_daf " "Found entity 1: a_fefifo_daf" {  } { { "db/a_fefifo_daf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_daf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928802889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928802889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_daf top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state " "Elaborating entity \"a_fefifo_daf\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\"" {  } { { "db/a_dpfifo_f471.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928802937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928803024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928803024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw " "Elaborating entity \"cntr_rg7\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw\"" {  } { { "db/a_fefifo_daf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_daf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928803083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_0ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928803182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928803182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram\"" {  } { { "db/a_dpfifo_f471.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928803240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928803335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928803335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count " "Elaborating entity \"cntr_fgb\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f471.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_f471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928803388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_dc_mixed_widths_fifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue " "Elaborating entity \"alt_vip_common_dc_mixed_widths_fifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "load_msg_queue" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928803558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "input_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928803836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928803844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Instantiated megafunction \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928803844 ""}  } { { "db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928803844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bha2 " "Found entity 1: dcfifo_bha2" {  } { { "db/dcfifo_bha2.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bha2 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated " "Elaborating entity \"dcfifo_bha2\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928804030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_a9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_a9b " "Found entity 1: a_gray2bin_a9b" {  } { { "db/a_gray2bin_a9b.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_gray2bin_a9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_a9b top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_a9b\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g_gray2bin" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928804130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9u6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9u6 " "Found entity 1: a_graycounter_9u6" {  } { { "db/a_graycounter_9u6.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_9u6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9u6 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p " "Elaborating entity \"a_graycounter_9u6\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928804389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5cc " "Found entity 1: a_graycounter_5cc" {  } { { "db/a_graycounter_5cc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_graycounter_5cc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5cc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p " "Elaborating entity \"a_graycounter_5cc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "wrptr_g1p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928804515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2d1 " "Found entity 1: altsyncram_e2d1" {  } { { "db/altsyncram_e2d1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_e2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2d1 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram " "Elaborating entity \"altsyncram_e2d1\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram\"" {  } { { "db/dcfifo_bha2.tdf" "fifo_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928804642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_bha2.tdf" "rdaclr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928804738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ad9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ad9 " "Found entity 1: dffpipe_ad9" {  } { { "db/dffpipe_ad9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_ad9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ad9 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp " "Elaborating entity \"dffpipe_ad9\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_brp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928804840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qnl " "Found entity 1: alt_synch_pipe_qnl" {  } { { "db/alt_synch_pipe_qnl.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_qnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928804961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928804961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qnl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qnl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_dgwp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928805005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dffpipe_bd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928805086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928805086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_qnl.tdf" "dffpipe9" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/alt_synch_pipe_qnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928805139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_ru5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928805470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928805470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp " "Elaborating entity \"cmpr_ru5\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp\"" {  } { { "db/dcfifo_bha2.tdf" "rdempty_eq_comp" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dcfifo_bha2.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928805501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_sync_ctrl top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl " "Elaborating entity \"alt_vip_vfb_sync_ctrl\" for hierarchy \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl\"" {  } { { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "sync_ctrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928805885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643928806025 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643928806025 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643928806025 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643928806025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0 " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\"" {  } { { "db/ip/top/top.v" "alt_xcvr_reconfig_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "arbiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928806691 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928806694 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928806694 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 5 " "Parameter \"number_of_channels\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928806731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 3 " "Parameter \"channel_address_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928806731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928806731 ""}  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928806731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928806992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv " "Elaborating entity \"alt_xcvr_reconfig_analog_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" "reconfig_analog_cv" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_uif" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "inst_analog_datactrl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" "inst_analog_ctrlsm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw_av top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw_av\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm\"" {  } { { "db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" "inst_rmw_sm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_analog_datactrl_av.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_cif" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_analog_av.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "db/ip/top/submodules/alt_xreconf_cif.sv" "inst_basic_acq" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_adce:adce.sc_adce " "Elaborating entity \"alt_xcvr_reconfig_adce\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_adce:adce.sc_adce\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "adce.sc_adce" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "cal_seq" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig.sv" "basic" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" "a5" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif.sv" "lif_csr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif_csr.sv" "l2pch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807475 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643928807491 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643928807491 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643928807491 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif_csr.sv" "l2paddr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "db/ip/top/submodules/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "db/ip/top/submodules/av_xcvr_reconfig_basic.sv" "bundle" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_csr_regmap top:u0\|top_csr_regmap:csr_regmap " "Elaborating entity \"top_csr_regmap\" for hierarchy \"top:u0\|top_csr_regmap:csr_regmap\"" {  } { { "db/ip/top/top.v" "csr_regmap" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_csr_regmap.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_csr_regmap.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928807739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top_csr_regmap.hex " "Parameter \"init_file\" = \"top_csr_regmap.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8 " "Parameter \"maximum_depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928807739 ""}  } { { "db/ip/top/submodules/top_csr_regmap.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_csr_regmap.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928807739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4782.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4782.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4782 " "Found entity 1: altsyncram_4782" {  } { { "db/altsyncram_4782.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_4782.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928807966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928807966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4782 top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\|altsyncram_4782:auto_generated " "Elaborating entity \"altsyncram_4782\" for hierarchy \"top:u0\|top_csr_regmap:csr_regmap\|altsyncram:the_altsyncram\|altsyncram_4782:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928808005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_ddr3_status top:u0\|top_ddr3_status:ddr3_status " "Elaborating entity \"top_ddr3_status\" for hierarchy \"top:u0\|top_ddr3_status:ddr3_status\"" {  } { { "db/ip/top/top.v" "ddr3_status" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928808909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0 top:u0\|top_fifo_0:fifo_0 " "Elaborating entity \"top_fifo_0\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\"" {  } { { "db/ip/top/top.v" "fifo_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928808928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_scfifo_with_controls top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"top_fifo_0_scfifo_with_controls\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_scfifo_with_controls" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928808956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_single_clock_fifo top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"top_fifo_0_single_clock_fifo\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_scfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928808986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "single_clock_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928809164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928809170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928809170 ""}  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928809170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p6a1 " "Found entity 1: scfifo_p6a1" {  } { { "db/scfifo_p6a1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_p6a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928809304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928809304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p6a1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated " "Elaborating entity \"scfifo_p6a1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928809330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0da1 " "Found entity 1: a_dpfifo_0da1" {  } { { "db/a_dpfifo_0da1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928809402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928809402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0da1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo " "Elaborating entity \"a_dpfifo_0da1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\"" {  } { { "db/scfifo_p6a1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_p6a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928809440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928809513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928809513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_0da1.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928809563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_bi7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928809653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928809653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928809721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3t1 " "Found entity 1: altsyncram_s3t1" {  } { { "db/altsyncram_s3t1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_s3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928809836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928809836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3t1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram " "Elaborating entity \"altsyncram_s3t1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram\"" {  } { { "db/a_dpfifo_0da1.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928809894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_vhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928810027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928810027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count " "Elaborating entity \"cntr_vhb\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0da1.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_0da1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_map_avalonst_to_avalonmm top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"top_fifo_0_map_avalonst_to_avalonmm\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_single_clock_fifo_for_other_info top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"top_fifo_0_single_clock_fifo_for_other_info\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_scfifo_other_info" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "single_clock_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928810471 ""}  } { { "db/ip/top/submodules/top_fifo_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928810471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cj81 " "Found entity 1: scfifo_cj81" {  } { { "db/scfifo_cj81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_cj81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928810605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928810605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cj81 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated " "Elaborating entity \"scfifo_cj81\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_jp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jp81 " "Found entity 1: a_dpfifo_jp81" {  } { { "db/a_dpfifo_jp81.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_jp81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928810702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928810702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jp81 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo " "Elaborating entity \"a_dpfifo_jp81\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\"" {  } { { "db/scfifo_cj81.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_cj81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_sae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928810812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928810812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_jp81.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_jp81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928810879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3t1 " "Found entity 1: altsyncram_m3t1" {  } { { "db/altsyncram_m3t1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_m3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928811083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928811083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3t1 top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|altsyncram_m3t1:FIFOram " "Elaborating entity \"altsyncram_m3t1\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_cj81:auto_generated\|a_dpfifo_jp81:dpfifo\|altsyncram_m3t1:FIFOram\"" {  } { { "db/a_dpfifo_jp81.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_jp81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_fifo_0_map_avalonst_to_avalonmm_other_info top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info " "Elaborating entity \"top_fifo_0_map_avalonst_to_avalonmm_other_info\" for hierarchy \"top:u0\|top_fifo_0:fifo_0\|top_fifo_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info\"" {  } { { "db/ip/top/submodules/top_fifo_0.v" "the_map_avalonst_to_avalonmm_other_info" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_fifo_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores top:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "db/ip/top/top.v" "i2c_opencores_camera" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/top/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/top/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/top/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811563 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928811564 "|PCIe_DDR3|top:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart_0 top:u0\|top_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"top_jtag_uart_0\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/top/top.v" "jtag_uart_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart_0_scfifo_w top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w " "Elaborating entity \"top_jtag_uart_0_scfifo_w\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "the_top_jtag_uart_0_scfifo_w" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "wfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928811921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928811921 ""}  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928811921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928812090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928812090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928812125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928812206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928812206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928812250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928812327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928812327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928812389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928812485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928812485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928812548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928812638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928812638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928812690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928812781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928812781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_w:the_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928812831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_jtag_uart_0_scfifo_r top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_r:the_top_jtag_uart_0_scfifo_r " "Elaborating entity \"top_jtag_uart_0_scfifo_r\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|top_jtag_uart_0_scfifo_r:the_top_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "the_top_jtag_uart_0_scfifo_r" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928812978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "top_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928813798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928813818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928813818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928813818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928813818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928813818 ""}  } { { "db/ip/top/submodules/top_jtag_uart_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928813818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928814420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928814652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Elaborating entity \"top_mem_if_ddr3_emif_0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\"" {  } { { "db/ip/top/top.v" "mem_if_ddr3_emif_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928814775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_pll0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_pll0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "pll0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928814849 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models top_mem_if_ddr3_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at top_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928814851 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "p0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928814912 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models top_mem_if_ddr3_emif_0_p0.sv(405) " "Verilog HDL Display System Task info at top_mem_if_ddr3_emif_0_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928814914 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_hard_memphy top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_hard_memphy\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" "umemphy" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928814992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928814997 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928814998 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_reset_sync top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_reset:ureset\|top_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_ldc top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_ldc\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815502 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..140\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928815514 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[107..104\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928815514 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[71..68\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928815514 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928815514 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928815554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_generic_ddio top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928816396 ""}  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928816396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928816528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928816528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_clock_pair_generator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_clock_pair_generator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|top_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_p0_altdqdqs top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"top_mem_if_ddr3_emif_0_p0_altdqdqs\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "s0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928816965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_rst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "cpu_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928817203 ""}  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928817203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928817381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928817381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "db/ip/top/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928817835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928818272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928818293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928818293 ""}  } { { "db/ip/top/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928818293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928818504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928818504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928818533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928818656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928818656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928818703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928818819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928818819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928818866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "db/ip/top/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819165 ""}  } { { "db/ip/top/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928819165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928819385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928819385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "hphy_bridge" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "sequencer_mem" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top_mem_if_ddr3_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"top_mem_if_ddr3_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928819663 ""}  } { { "db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928819663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enk1 " "Found entity 1: altsyncram_enk1" {  } { { "db/altsyncram_enk1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_enk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928819853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928819853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enk1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_enk1:auto_generated " "Elaborating entity \"altsyncram_enk1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_enk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928819879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "seq_bridge" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "mm_interconnect_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_004" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928821973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_s0_irq_mapper top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"top_mem_if_ddr3_emif_0_s0_irq_mapper\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_s0:s0\|top_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" "irq_mapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_s0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "dmaster" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928822970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/top/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823219 ""}  } { { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928823219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/top/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/top/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823706 ""}  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928823706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928823995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928823995 ""}  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928823995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/top/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/top/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/top/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster_timing_adt top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster_timing_adt\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "timing_adt" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824255 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928824255 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|top_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "b2p" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "p2b" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "transacto" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/top/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster_b2p_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster_b2p_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "b2p_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928824424 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928824424 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_dmaster:dmaster|top_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_dmaster_p2b_adapter top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"top_mem_if_ddr3_emif_0_dmaster_p2b_adapter\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|top_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "p2b_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" "rst_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/top/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/top/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "c0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 128 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (128)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928824570 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928824571 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928824571 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928824571 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928824571 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928824571 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "oct0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "dll0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928824992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem_if_ddr3_emif_0_mm_interconnect_1 top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"top_mem_if_ddr3_emif_0_mm_interconnect_1\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "mm_interconnect_1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" "dmaster_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mipi_pwdn_n top:u0\|top_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"top_mipi_pwdn_n\" for hierarchy \"top:u0\|top_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "db/ip/top/top.v" "mipi_pwdn_n" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"top_nios2_gen2_0\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/top/top.v" "nios2_gen2_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu " "Elaborating entity \"top_nios2_gen2_0_cpu\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0.v" "cpu" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_test_bench top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_test_bench:the_top_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"top_nios2_gen2_0_cpu_test_bench\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_test_bench:the_top_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 6007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_ic_data_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"top_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 7009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928825869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928825869 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928825869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928826068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928826068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_data_module:top_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_ic_tag_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"top_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 7075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 27 " "Parameter \"width_a\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 27 " "Parameter \"width_b\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826404 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928826404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hj1 " "Found entity 1: altsyncram_1hj1" {  } { { "db/altsyncram_1hj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1hj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928826604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928826604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated " "Elaborating entity \"altsyncram_1hj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_ic_tag_module:top_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_bht_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht " "Elaborating entity \"top_nios2_gen2_0_cpu_bht_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_bht" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 7273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928826870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928826870 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928826870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928827052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928827052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_bht_module:top_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928827086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_register_bank_a_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"top_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 8230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928827261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928827330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928827342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928827343 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928827343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928827540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928827540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_a_module:top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928827580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_register_bank_b_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_b_module:top_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"top_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_register_bank_b_module:top_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 8248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928827744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_mult_cell top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"top_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 8833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928827952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928828050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928828059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928828059 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928828059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928828188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928828188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928828292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928828957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928828999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928829000 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928829000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829266 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928829737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928830816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928830831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928830917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928830926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928831464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928831474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928831851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928831867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928831993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928832014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928832157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928832166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928832777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928832792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928836533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928836562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928837380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928837389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928837523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928837536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928837992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928838022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928838151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928838161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928838670 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928838676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928839026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_mult_cell:the_top_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928839034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_dc_tag_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"top_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 9255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855112 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928855112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pi1 " "Found entity 1: altsyncram_9pi1" {  } { { "db/altsyncram_9pi1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_9pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928855274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928855274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pi1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated " "Elaborating entity \"altsyncram_9pi1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_tag_module:top_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_dc_data_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"top_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 9321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855507 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928855507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928855662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928855662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_data_module:top_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_dc_victim_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"top_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 9433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928855910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928855910 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928855910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928856070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928856070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_dc_victim_module:top_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 10316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_debug top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_debug:the_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928856387 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928856387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_break top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_break:the_top_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_break:the_top_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_xbrk top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_top_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_dbrk top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_top_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_itrace top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_dtrace top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_td_mode top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|top_nios2_gen2_0_cpu_nios2_oci_td_mode:top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|top_nios2_gen2_0_cpu_nios2_oci_td_mode:top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_fifo top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928856962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_fifo:the_top_nios2_gen2_0_cpu_nios2_oci_fifo\|top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_pib top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_pib:the_top_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_pib:the_top_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_oci_im top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_im:the_top_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_oci_im:the_top_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_avalon_reg top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_avalon_reg:the_top_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_nios2_ocimem top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"top_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_ociram_sp_ram_module top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"top_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "top_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928857428 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928857428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928857602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928857602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_nios2_ocimem:the_top_nios2_gen2_0_cpu_nios2_ocimem\|top_nios2_gen2_0_cpu_ociram_sp_ram_module:top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_debug_slave_wrapper top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"top_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_debug_slave_tck top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_tck:the_top_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"top_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_tck:the_top_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_top_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios2_gen2_0_cpu_debug_slave_sysclk top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"top_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|top_nios2_gen2_0_cpu_debug_slave_sysclk:the_top_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_top_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928857932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "top_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858092 ""}  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928858092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:u0\|top_nios2_gen2_0:nios2_gen2_0\|top_nios2_gen2_0_cpu:cpu\|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci\|top_nios2_gen2_0_cpu_debug_slave_wrapper:the_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_nios_ram top:u0\|top_nios_ram:nios_ram " "Elaborating entity \"top_nios_ram\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\"" {  } { { "db/ip/top/top.v" "nios_ram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios_ram.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_nios_ram.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928858471 ""}  } { { "db/ip/top/submodules/top_nios_ram.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928858471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lj1 " "Found entity 1: altsyncram_1lj1" {  } { { "db/altsyncram_1lj1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1lj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928858633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928858633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lj1 top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated " "Elaborating entity \"altsyncram_1lj1\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928858791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928858791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_1lj1.tdf" "decode3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1lj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928858920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928858920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"top:u0\|top_nios_ram:nios_ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_1lj1.tdf" "mux2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_1lj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928858959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_ocm_256k_dma top:u0\|top_ocm_256k_dma:ocm_256k_dma " "Elaborating entity \"top_ocm_256k_dma\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\"" {  } { { "db/ip/top/top.v" "ocm_256k_dma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928859070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "the_altsyncram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928859128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\"" {  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928859138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram " "Instantiated megafunction \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top_ocm_256k_dma.hex " "Parameter \"init_file\" = \"top_ocm_256k_dma.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928859138 ""}  } { { "db/ip/top/submodules/top_ocm_256k_dma.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_ocm_256k_dma.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928859138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sq82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sq82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sq82 " "Found entity 1: altsyncram_sq82" {  } { { "db/altsyncram_sq82.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928859722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928859722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sq82 top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated " "Elaborating entity \"altsyncram_sq82\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928859752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2na " "Found entity 1: decode_2na" {  } { { "db/decode_2na.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/decode_2na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928891199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928891199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2na top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|decode_2na:decode2 " "Elaborating entity \"decode_2na\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|decode_2na:decode2\"" {  } { { "db/altsyncram_sq82.tdf" "decode2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928891237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vib " "Found entity 1: mux_vib" {  } { { "db/mux_vib.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_vib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928891411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928891411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vib top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_vib:mux4 " "Elaborating entity \"mux_vib\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_vib:mux4\"" {  } { { "db/altsyncram_sq82.tdf" "mux4" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928891450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4jb " "Found entity 1: mux_4jb" {  } { { "db/mux_4jb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_4jb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928891666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928891666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4jb top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_4jb:mux5 " "Elaborating entity \"mux_4jb\" for hierarchy \"top:u0\|top_ocm_256k_dma:ocm_256k_dma\|altsyncram:the_altsyncram\|altsyncram_sq82:auto_generated\|mux_4jb:mux5\"" {  } { { "db/altsyncram_sq82.tdf" "mux5" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sq82.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928891705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_256_hip_avmm_hwtcl top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma " "Elaborating entity \"altpcie_256_hip_avmm_hwtcl\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\"" {  } { { "db/ip/top/top.v" "pcie_256_dma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928917022 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "app_int_ack altpcie_256_hip_avmm_hwtcl.v(799) " "Verilog HDL warning at altpcie_256_hip_avmm_hwtcl.v(799): object app_int_ack used but never assigned" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 799 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643928917031 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "app_int_ack 0 altpcie_256_hip_avmm_hwtcl.v(799) " "Net \"app_int_ack\" at altpcie_256_hip_avmm_hwtcl.v(799) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 799 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd0 altpcie_256_hip_avmm_hwtcl.v(514) " "Output port \"txsynchd0\" at altpcie_256_hip_avmm_hwtcl.v(514) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 514 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd1 altpcie_256_hip_avmm_hwtcl.v(515) " "Output port \"txsynchd1\" at altpcie_256_hip_avmm_hwtcl.v(515) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 515 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd2 altpcie_256_hip_avmm_hwtcl.v(516) " "Output port \"txsynchd2\" at altpcie_256_hip_avmm_hwtcl.v(516) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 516 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd3 altpcie_256_hip_avmm_hwtcl.v(517) " "Output port \"txsynchd3\" at altpcie_256_hip_avmm_hwtcl.v(517) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 517 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd4 altpcie_256_hip_avmm_hwtcl.v(518) " "Output port \"txsynchd4\" at altpcie_256_hip_avmm_hwtcl.v(518) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 518 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd5 altpcie_256_hip_avmm_hwtcl.v(519) " "Output port \"txsynchd5\" at altpcie_256_hip_avmm_hwtcl.v(519) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 519 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd6 altpcie_256_hip_avmm_hwtcl.v(520) " "Output port \"txsynchd6\" at altpcie_256_hip_avmm_hwtcl.v(520) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 520 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txsynchd7 altpcie_256_hip_avmm_hwtcl.v(521) " "Output port \"txsynchd7\" at altpcie_256_hip_avmm_hwtcl.v(521) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 521 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917066 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff0 altpcie_256_hip_avmm_hwtcl.v(522) " "Output port \"currentcoeff0\" at altpcie_256_hip_avmm_hwtcl.v(522) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 522 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff1 altpcie_256_hip_avmm_hwtcl.v(523) " "Output port \"currentcoeff1\" at altpcie_256_hip_avmm_hwtcl.v(523) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 523 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff2 altpcie_256_hip_avmm_hwtcl.v(524) " "Output port \"currentcoeff2\" at altpcie_256_hip_avmm_hwtcl.v(524) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 524 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff3 altpcie_256_hip_avmm_hwtcl.v(525) " "Output port \"currentcoeff3\" at altpcie_256_hip_avmm_hwtcl.v(525) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 525 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff4 altpcie_256_hip_avmm_hwtcl.v(526) " "Output port \"currentcoeff4\" at altpcie_256_hip_avmm_hwtcl.v(526) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 526 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff5 altpcie_256_hip_avmm_hwtcl.v(527) " "Output port \"currentcoeff5\" at altpcie_256_hip_avmm_hwtcl.v(527) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 527 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff6 altpcie_256_hip_avmm_hwtcl.v(528) " "Output port \"currentcoeff6\" at altpcie_256_hip_avmm_hwtcl.v(528) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 528 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentcoeff7 altpcie_256_hip_avmm_hwtcl.v(529) " "Output port \"currentcoeff7\" at altpcie_256_hip_avmm_hwtcl.v(529) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 529 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset0 altpcie_256_hip_avmm_hwtcl.v(530) " "Output port \"currentrxpreset0\" at altpcie_256_hip_avmm_hwtcl.v(530) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 530 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset1 altpcie_256_hip_avmm_hwtcl.v(531) " "Output port \"currentrxpreset1\" at altpcie_256_hip_avmm_hwtcl.v(531) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 531 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset2 altpcie_256_hip_avmm_hwtcl.v(532) " "Output port \"currentrxpreset2\" at altpcie_256_hip_avmm_hwtcl.v(532) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 532 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset3 altpcie_256_hip_avmm_hwtcl.v(533) " "Output port \"currentrxpreset3\" at altpcie_256_hip_avmm_hwtcl.v(533) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 533 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset4 altpcie_256_hip_avmm_hwtcl.v(534) " "Output port \"currentrxpreset4\" at altpcie_256_hip_avmm_hwtcl.v(534) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 534 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset5 altpcie_256_hip_avmm_hwtcl.v(535) " "Output port \"currentrxpreset5\" at altpcie_256_hip_avmm_hwtcl.v(535) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 535 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset6 altpcie_256_hip_avmm_hwtcl.v(536) " "Output port \"currentrxpreset6\" at altpcie_256_hip_avmm_hwtcl.v(536) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 536 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "currentrxpreset7 altpcie_256_hip_avmm_hwtcl.v(537) " "Output port \"currentrxpreset7\" at altpcie_256_hip_avmm_hwtcl.v(537) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 537 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_par_err altpcie_256_hip_avmm_hwtcl.v(560) " "Output port \"tx_par_err\" at altpcie_256_hip_avmm_hwtcl.v(560) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 560 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917067 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tlbfm_in altpcie_256_hip_avmm_hwtcl.v(763) " "Output port \"tlbfm_in\" at altpcie_256_hip_avmm_hwtcl.v(763) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 763 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk250_out altpcie_256_hip_avmm_hwtcl.v(325) " "Output port \"sim_pipe_clk250_out\" at altpcie_256_hip_avmm_hwtcl.v(325) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sim_pipe_clk500_out altpcie_256_hip_avmm_hwtcl.v(326) " "Output port \"sim_pipe_clk500_out\" at altpcie_256_hip_avmm_hwtcl.v(326) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing0 altpcie_256_hip_avmm_hwtcl.v(490) " "Output port \"txswing0\" at altpcie_256_hip_avmm_hwtcl.v(490) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 490 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing1 altpcie_256_hip_avmm_hwtcl.v(491) " "Output port \"txswing1\" at altpcie_256_hip_avmm_hwtcl.v(491) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 491 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing2 altpcie_256_hip_avmm_hwtcl.v(492) " "Output port \"txswing2\" at altpcie_256_hip_avmm_hwtcl.v(492) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 492 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing3 altpcie_256_hip_avmm_hwtcl.v(493) " "Output port \"txswing3\" at altpcie_256_hip_avmm_hwtcl.v(493) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 493 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing4 altpcie_256_hip_avmm_hwtcl.v(494) " "Output port \"txswing4\" at altpcie_256_hip_avmm_hwtcl.v(494) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 494 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing5 altpcie_256_hip_avmm_hwtcl.v(495) " "Output port \"txswing5\" at altpcie_256_hip_avmm_hwtcl.v(495) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 495 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing6 altpcie_256_hip_avmm_hwtcl.v(496) " "Output port \"txswing6\" at altpcie_256_hip_avmm_hwtcl.v(496) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 496 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txswing7 altpcie_256_hip_avmm_hwtcl.v(497) " "Output port \"txswing7\" at altpcie_256_hip_avmm_hwtcl.v(497) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 497 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst0 altpcie_256_hip_avmm_hwtcl.v(506) " "Output port \"txblkst0\" at altpcie_256_hip_avmm_hwtcl.v(506) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 506 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst1 altpcie_256_hip_avmm_hwtcl.v(507) " "Output port \"txblkst1\" at altpcie_256_hip_avmm_hwtcl.v(507) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 507 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst2 altpcie_256_hip_avmm_hwtcl.v(508) " "Output port \"txblkst2\" at altpcie_256_hip_avmm_hwtcl.v(508) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 508 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917068 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst3 altpcie_256_hip_avmm_hwtcl.v(509) " "Output port \"txblkst3\" at altpcie_256_hip_avmm_hwtcl.v(509) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 509 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst4 altpcie_256_hip_avmm_hwtcl.v(510) " "Output port \"txblkst4\" at altpcie_256_hip_avmm_hwtcl.v(510) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 510 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst5 altpcie_256_hip_avmm_hwtcl.v(511) " "Output port \"txblkst5\" at altpcie_256_hip_avmm_hwtcl.v(511) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 511 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst6 altpcie_256_hip_avmm_hwtcl.v(512) " "Output port \"txblkst6\" at altpcie_256_hip_avmm_hwtcl.v(512) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 512 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txblkst7 altpcie_256_hip_avmm_hwtcl.v(513) " "Output port \"txblkst7\" at altpcie_256_hip_avmm_hwtcl.v(513) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 513 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dlup altpcie_256_hip_avmm_hwtcl.v(550) " "Output port \"dlup\" at altpcie_256_hip_avmm_hwtcl.v(550) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 550 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_par_err altpcie_256_hip_avmm_hwtcl.v(559) " "Output port \"rx_par_err\" at altpcie_256_hip_avmm_hwtcl.v(559) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 559 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cfg_par_err altpcie_256_hip_avmm_hwtcl.v(561) " "Output port \"cfg_par_err\" at altpcie_256_hip_avmm_hwtcl.v(561) has no driver" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 561 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928917069 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_cv_hip_ast_hwtcl top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast " "Elaborating entity \"altpcie_cv_hip_ast_hwtcl\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "c5_hip_ast" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928917212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_ast_hwtcl top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl " "Elaborating entity \"altpcie_av_hip_ast_hwtcl\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\"" {  } { { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "altpcie_av_hip_ast_hwtcl" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928917435 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1269) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1269): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1269 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643928917458 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1267) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1267): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1267 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643928917459 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1268) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1268): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1268 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643928917460 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL Function Declaration warning at altpcie_av_hip_ast_hwtcl.v(1231): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1643928917471 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "208 200 altpcie_av_hip_ast_hwtcl.v(1231) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1231): truncated value with size 208 to match size of target (200)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917471 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_av_hip_ast_hwtcl.v(1278) " "Verilog HDL warning at altpcie_av_hip_ast_hwtcl.v(1278): converting signed shift amount to unsigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1278 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643928917480 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1424) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1424): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917482 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1426) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1426): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917485 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1523) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1523): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917489 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1525) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1525): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917491 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1622) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1622): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917495 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1624) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1624): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917497 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1721) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1721): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1723) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1723): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917504 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1820) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1820): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917508 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1822) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1822): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917511 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1919) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1919): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917515 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(1921) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1921): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917518 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2018) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2018): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917522 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2020) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2020): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917525 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2041) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2041): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917526 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2042) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2042): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917526 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpcie_av_hip_ast_hwtcl.v(2043) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2043): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917526 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2117) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2117): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917533 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altpcie_av_hip_ast_hwtcl.v(2119) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2119): truncated value with size 32 to match size of target (29)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917537 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpcie_av_hip_ast_hwtcl.v(1253) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(1253): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917542 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2200) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2200): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917543 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpcie_av_hip_ast_hwtcl.v(2215) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2215): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917543 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altpcie_av_hip_ast_hwtcl.v(2217) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2217): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917543 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 1 altpcie_av_hip_ast_hwtcl.v(2250) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2250): truncated value with size 30 to match size of target (1)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917547 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cyclone V Hard IP for PCI Express \"\" altpcie_av_hip_ast_hwtcl.v(2312) " "Verilog HDL Display System Task info at altpcie_av_hip_ast_hwtcl.v(2312): Cyclone V Hard IP for PCI Express \"\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2312 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928917547 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_av_hip_ast_hwtcl.v(2407) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2407): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917549 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 altpcie_av_hip_ast_hwtcl.v(2408) " "Verilog HDL assignment warning at altpcie_av_hip_ast_hwtcl.v(2408): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928917549 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hip_128bit_atom top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom " "Elaborating entity \"altpcie_av_hip_128bit_atom\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "altpcie_av_hip_128bit_atom" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928918534 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_av_hip_128bit_atom.v(1153) " "Verilog HDL Function Declaration warning at altpcie_av_hip_128bit_atom.v(1153): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1153 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1643928918550 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxanalogreset altpcie_av_hip_128bit_atom.v(1480) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1480): object rst_ctrl_rxanalogreset used but never assigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1480 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643928919581 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_rxdigitalreset altpcie_av_hip_128bit_atom.v(1481) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1481): object rst_ctrl_rxdigitalreset used but never assigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1481 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643928919581 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rst_ctrl_txdigitalreset altpcie_av_hip_128bit_atom.v(1482) " "Verilog HDL warning at altpcie_av_hip_128bit_atom.v(1482): object rst_ctrl_txdigitalreset used but never assigned" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1482 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643928919581 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync2 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync2\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "bitsync_rx_ltd" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928920340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_av_hd_dpcmn_bitsync top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2 " "Elaborating entity \"altpcie_av_hd_dpcmn_bitsync\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd\|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "altpcie_av_hd_dpcmn_bitsync2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 6268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928920356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_hip top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip " "Elaborating entity \"altpcie_rs_hip\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "g_soft_reset.altpcie_rs_hip" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928920374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_pipe_native_hip top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip " "Elaborating entity \"av_xcvr_pipe_native_hip\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "g_pcie_xcvr.av_xcvr_pipe_native_hip" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928920398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_emsip_adapter top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst " "Elaborating entity \"av_xcvr_emsip_adapter\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_emsip_adapter_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928920608 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "frefclk\[4\] av_xcvr_emsip_adapter.sv(91) " "Output port \"frefclk\[4\]\" at av_xcvr_emsip_adapter.sv(91) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920627 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "offcaldone\[4\] av_xcvr_emsip_adapter.sv(92) " "Output port \"offcaldone\[4\]\" at av_xcvr_emsip_adapter.sv(92) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920627 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfreqtxcmuplllock\[4\] av_xcvr_emsip_adapter.sv(94) " "Output port \"rxfreqtxcmuplllock\[4\]\" at av_xcvr_emsip_adapter.sv(94) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920627 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpllphaselock\[4\] av_xcvr_emsip_adapter.sv(96) " "Output port \"rxpllphaselock\[4\]\" at av_xcvr_emsip_adapter.sv(96) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920627 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[355..323\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[355..323\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920627 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[251..219\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[251..219\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920628 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[147..115\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[147..115\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920628 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[43..11\] av_xcvr_emsip_adapter.sv(107) " "Output port \"out_pcspldif_emsip_tx_in\[43..11\]\" at av_xcvr_emsip_adapter.sv(107) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920628 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[43\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[43\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920628 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[30\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[30\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920628 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[17\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[17\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920628 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[4\] av_xcvr_emsip_adapter.sv(108) " "Output port \"out_pcspldif_emsip_tx_special_in\[4\]\" at av_xcvr_emsip_adapter.sv(108) has no driver" {  } { { "db/ip/top/submodules/av_xcvr_emsip_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_emsip_adapter.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643928920628 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_emsip_adapter:av_xcvr_emsip_adapter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_plls:av_xcvr_tx_pll_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "av_xcvr_tx_pll_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928920662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native " "Elaborating entity \"av_xcvr_native\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\"" {  } { { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "inst_av_xcvr_native" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928922116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\"" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "inst_av_pma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928922717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "db/ip/top/submodules/av_pma.sv" "av_rx_pma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928923264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "db/ip/top/submodules/av_pma.sv" "av_tx_pma" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928923829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "db/ip/top/submodules/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928926860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\"" {  } { { "db/ip/top/submodules/av_tx_pma.sv" "tx_pma_insts\[1\].av_tx_pma_ch_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928927030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\"" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "inst_av_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928927260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928927412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928927559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928927834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928928247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928928713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928929425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928929560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928929766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928930171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928931187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[1\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928931382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928931561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928932018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928932751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[2\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928933190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_pipe_gen1_2_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2 " "Elaborating entity \"av_hssi_pipe_gen1_2_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_pipe_gen1_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928933362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928933832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928934579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\"" {  } { { "db/ip/top/submodules/av_pcs.sv" "ch\[3\].inst_av_pcs_ch" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928935035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928935225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "db/ip/top/submodules/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928935980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "db/ip/top/submodules/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928936456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928937376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928937410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "db/ip/top/submodules/av_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_avmm_csr.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928937439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst\"" {  } { { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928937638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rxm_2_dma_controller_decode top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_rxm_2_dma_controller_decode:altpcie_rxm_2_dma_controller_decode " "Elaborating entity \"altpcie_rxm_2_dma_controller_decode\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_rxm_2_dma_controller_decode:altpcie_rxm_2_dma_controller_decode\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "altpcie_rxm_2_dma_controller_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928937670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_control top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0 " "Elaborating entity \"dma_control\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928937693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_dynamic_control top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control " "Elaborating entity \"altpcie_dynamic_control\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\"" {  } { { "db/ip/top/submodules/dma_controller.sv" "read_control" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928937747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dt_fifo_wrreq_reg1 altpcie_dynamic_control.sv(102) " "Verilog HDL or VHDL warning at altpcie_dynamic_control.sv(102): object \"dt_fifo_wrreq_reg1\" assigned a value but never read" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928937758 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(243) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(243): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 243 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928937764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(373) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(373): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 373 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928937769 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(425) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(425): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 425 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928937769 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(575) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(575): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 575 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928937771 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(843) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(843): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 843 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928937809 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\"" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "g_dt_fifo.dt_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\"" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 160 " "Parameter \"lpm_width\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928938088 ""}  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928938088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vga1 " "Found entity 1: scfifo_vga1" {  } { { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928938224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928938224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vga1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated " "Elaborating entity \"scfifo_vga1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8s91 " "Found entity 1: a_dpfifo_8s91" {  } { { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928938330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928938330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8s91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo " "Elaborating entity \"a_dpfifo_8s91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\"" {  } { { "db/scfifo_vga1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnn1 " "Found entity 1: altsyncram_lnn1" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928938493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928938493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram " "Elaborating entity \"altsyncram_lnn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\"" {  } { { "db/a_dpfifo_8s91.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928938701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928938701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8s91.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:two_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cmpr_7l8:two_comparison\"" {  } { { "db/a_dpfifo_8s91.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_kgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928938929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928938929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_kgb:rd_ptr_msb " "Elaborating entity \"cntr_kgb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_kgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8s91.tdf" "rd_ptr_msb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928938983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_1h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928939083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928939083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_8s91.tdf" "usedw_counter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928939136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_lgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928939245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928939245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_8s91.tdf" "wr_ptr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928939300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|altpcie_fifo:ep_last_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|altpcie_fifo:ep_last_fifo\"" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "ep_last_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928939399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_dynamic_control top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control " "Elaborating entity \"altpcie_dynamic_control\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\"" {  } { { "db/ip/top/submodules/dma_controller.sv" "write_control" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928939609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dt_fifo_wrreq_reg1 altpcie_dynamic_control.sv(102) " "Verilog HDL or VHDL warning at altpcie_dynamic_control.sv(102): object \"dt_fifo_wrreq_reg1\" assigned a value but never read" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928939620 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(243) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(243): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 243 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928939626 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(373) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(373): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 373 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928939630 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(425) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(425): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 425 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928939631 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(575) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(575): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 575 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928939632 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcie_dynamic_control.sv(843) " "Verilog HDL Case Statement information at altpcie_dynamic_control.sv(843): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 843 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928939667 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_256_app top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app " "Elaborating entity \"altpcieav_256_app\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "altpcieav_256_app" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928940463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_dma_rxm top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rxm:rxm_master " "Elaborating entity \"altpcieav_dma_rxm\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rxm:rxm_master\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "rxm_master" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928940585 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rxm.sv(345) " "Verilog HDL Case Statement information at altpcieav_dma_rxm.sv(345): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 345 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928940592 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rxm.sv(443) " "Verilog HDL Case Statement information at altpcieav_dma_rxm.sv(443): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 443 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928940593 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rxm.sv(507) " "Verilog HDL Case Statement information at altpcieav_dma_rxm.sv(507): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rxm.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rxm.sv" 507 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928940596 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_dma_txs top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_txs:txs_slave " "Elaborating entity \"altpcieav_dma_txs\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_txs:txs_slave\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "txs_slave" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928940653 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_txs.sv(142) " "Verilog HDL Case Statement information at altpcieav_dma_txs.sv(142): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_txs.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_txs.sv" 142 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928940655 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_hip_interface top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf " "Elaborating entity \"altpcieav_hip_interface\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "hip_inf" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928940691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 128 altpcieav_hip_interface.sv(675) " "Verilog HDL assignment warning at altpcieav_hip_interface.sv(675): truncated value with size 256 to match size of target (128)" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928940705 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "rx_input_buffer_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928940983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928940992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 80 " "Parameter \"lpm_numwords\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 266 " "Parameter \"lpm_width\" = \"266\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928940992 ""}  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928940992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t91 " "Found entity 1: scfifo_1t91" {  } { { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928941134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928941134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated " "Elaborating entity \"scfifo_1t91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928941161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928941235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928941235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_1t91.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928941271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnn1 " "Found entity 1: altsyncram_tnn1" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928941423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928941423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram " "Elaborating entity \"altsyncram_tnn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928941480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928941671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928941671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_a891.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928941727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:two_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cmpr_6l8:two_comparison\"" {  } { { "db/a_dpfifo_a891.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928941803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_0h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928941969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928941969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_0h7:usedw_counter " "Elaborating entity \"cntr_0h7\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_0h7:usedw_counter\"" {  } { { "db/a_dpfifo_a891.tdf" "usedw_counter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_eop_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_eop_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "rx_eop_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_input_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:rx_input_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "rx_input_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:predecode_tag_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altpcie_fifo:predecode_tag_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "predecode_tag_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "g_tx_output_fifo.tx_output_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 131 " "Parameter \"lpm_width\" = \"131\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928942705 ""}  } { { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928942705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8fa1 " "Found entity 1: scfifo_8fa1" {  } { { "db/scfifo_8fa1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_8fa1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928942843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928942843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8fa1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated " "Elaborating entity \"scfifo_8fa1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hq91 " "Found entity 1: a_dpfifo_hq91" {  } { { "db/a_dpfifo_hq91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928942953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928942953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hq91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo " "Elaborating entity \"a_dpfifo_hq91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\"" {  } { { "db/scfifo_8fa1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_8fa1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928942992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kn1 " "Found entity 1: altsyncram_7kn1" {  } { { "db/altsyncram_7kn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_7kn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928943120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928943120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|altsyncram_7kn1:FIFOram " "Elaborating entity \"altsyncram_7kn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|altsyncram_7kn1:FIFOram\"" {  } { { "db/a_dpfifo_hq91.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928943177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928943328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928943328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hq91.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928943383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:two_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cmpr_5l8:two_comparison\"" {  } { { "db/a_dpfifo_hq91.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928943459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928943561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928943561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:g_tx_output_fifo.tx_output_fifo\|scfifo_8fa1:auto_generated\|a_dpfifo_hq91:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hq91.tdf" "rd_ptr_msb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_hq91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928943617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_dma_rd top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover " "Elaborating entity \"altpcieav_dma_rd\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "read_data_mover" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928943847 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(737) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(737): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 737 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928943868 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(790) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(790): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 790 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928943869 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(1570) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(1570): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 1570 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928943902 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_dma_rd.sv(2898) " "Verilog HDL Case Statement information at altpcieav_dma_rd.sv(2898): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 2898 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928943955 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:read_desc_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:read_desc_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "read_desc_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928944291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "LPM_DEST_ADD_SUB_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928944633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 573 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928944645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944645 ""}  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 573 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928944645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fek " "Found entity 1: add_sub_fek" {  } { { "db/add_sub_fek.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/add_sub_fek.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928944791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928944791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fek top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\|add_sub_fek:auto_generated " "Elaborating entity \"add_sub_fek\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_DEST_ADD_SUB_component\|add_sub_fek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928944820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "LPM_SRC_ADD_SUB_component" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928944963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 606 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928944973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928944973 ""}  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 606 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928944973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kek " "Found entity 1: add_sub_kek" {  } { { "db/add_sub_kek.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/add_sub_kek.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928945132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928945132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kek top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\|add_sub_kek:auto_generated " "Elaborating entity \"add_sub_kek\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|lpm_add_sub:LPM_SRC_ADD_SUB_component\|add_sub_kek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "tag_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_queu " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:tag_queu\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "tag_queu" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "g_avmmwr_data_fifo.avmmwr_data_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 144 " "Parameter \"lpm_width\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928945505 ""}  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928945505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tga1 " "Found entity 1: scfifo_tga1" {  } { { "db/scfifo_tga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_tga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928945652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928945652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tga1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated " "Elaborating entity \"scfifo_tga1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6s91 " "Found entity 1: a_dpfifo_6s91" {  } { { "db/a_dpfifo_6s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928945755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928945755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6s91 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo " "Elaborating entity \"a_dpfifo_6s91\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\"" {  } { { "db/scfifo_tga1.tdf" "dpfifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_tga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hnn1 " "Found entity 1: altsyncram_hnn1" {  } { { "db/altsyncram_hnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_hnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928945922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928945922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hnn1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_hnn1:FIFOram " "Elaborating entity \"altsyncram_hnn1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|altsyncram_hnn1:FIFOram\"" {  } { { "db/a_dpfifo_6s91.tdf" "FIFOram" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928945981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_8l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928946140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928946140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6s91.tdf" "almost_full_comparer" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:two_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cmpr_8l8:two_comparison\"" {  } { { "db/a_dpfifo_6s91.tdf" "two_comparison" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_2h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928946461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928946461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_2h7:usedw_counter " "Elaborating entity \"cntr_2h7\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_2h7:usedw_counter\"" {  } { { "db/a_dpfifo_6s91.tdf" "usedw_counter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_mgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928946629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928946629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_mgb:wr_ptr " "Elaborating entity \"cntr_mgb\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo\|scfifo_tga1:auto_generated\|a_dpfifo_6s91:dpfifo\|cntr_mgb:wr_ptr\"" {  } { { "db/a_dpfifo_6s91.tdf" "wr_ptr" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_6s91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rxm_cmd_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rxm_cmd_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "rxm_cmd_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rd_status_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_dma_rd:read_data_mover\|altpcie_fifo:rd_status_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "rd_status_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128 " "Elaborating entity \"altpcieav128_dma_wr\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "write_data_mover_128" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr_readmem top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem " "Elaborating entity \"altpcieav128_dma_wr_readmem\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "dma_wr_readmem" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928946988 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_readmem.sv(334) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_readmem.sv(334): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 334 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928946994 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_readmem.sv(648) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_readmem.sv(648): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 648 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928947000 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "wr_data_buff" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928947264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 450 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928947283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928947283 ""}  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 450 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928947283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9u1 " "Found entity 1: altsyncram_c9u1" {  } { { "db/altsyncram_c9u1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_c9u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928947467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928947467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9u1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\|altsyncram_c9u1:auto_generated " "Elaborating entity \"altsyncram_c9u1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altsyncram:wr_data_buff\|altsyncram_c9u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928947496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:total_desc_bcnt_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:total_desc_bcnt_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "total_desc_bcnt_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928947660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:tlp_gen_desc_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_readmem:dma_wr_readmem\|altpcie_fifo:tlp_gen_desc_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" "tlp_gen_desc_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_readmem.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928947720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr_wdalign top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign " "Elaborating entity \"altpcieav128_dma_wr_wdalign\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "dma_wr_wdalign" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928947785 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_wdalign.sv(1460) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_wdalign.sv(1460): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928947808 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_wdalign.sv(1577) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_wdalign.sv(1577): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1577 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928947810 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff " "Elaborating entity \"altsyncram\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "aligned_data_buff" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928948048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928948060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 130 " "Parameter \"width_a\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 130 " "Parameter \"width_b\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948061 ""}  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928948061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8u1 " "Found entity 1: altsyncram_u8u1" {  } { { "db/altsyncram_u8u1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_u8u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928948247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928948247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8u1 top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated " "Elaborating entity \"altsyncram_u8u1\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928948274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborating entity \"scfifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "tlp_header_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928948724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928948736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 139 " "Parameter \"lpm_width\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928948736 ""}  } { { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928948736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928949019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928949044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928949244 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928949254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928951269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928951302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_soc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_soc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_soc " "Found entity 1: mux_soc" {  } { { "db/mux_soc.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/mux_soc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928951545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928951545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_soc top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_soc:auto_generated " "Elaborating entity \"mux_soc\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_soc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928951595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928952201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928952212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3f " "Found entity 1: cntr_m3f" {  } { { "db/cntr_m3f.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_m3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928952396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928952396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3f top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_m3f:auto_generated " "Elaborating entity \"cntr_m3f\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_m3f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928952446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928952725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928952735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928952966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928952980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s7g " "Found entity 1: cmpr_s7g" {  } { { "db/cmpr_s7g.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_s7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928953100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928953100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s7g top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_s7g:auto_generated " "Elaborating entity \"cmpr_s7g\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_s7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928953161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928953294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|scfifo:tlp_header_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1619 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928953303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav128_dma_wr_tlpgen top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen " "Elaborating entity \"altpcieav128_dma_wr_tlpgen\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen\"" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "dma_wr_tlpgen" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928953632 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav128_dma_wr_tlpgen.sv(463) " "Verilog HDL Case Statement information at altpcieav128_dma_wr_tlpgen.sv(463): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_tlpgen.sv" 463 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928953638 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcieav_arbiter top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_arbiter:arbiter_inst " "Elaborating entity \"altpcieav_arbiter\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_arbiter:arbiter_inst\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "arbiter_inst" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928953691 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpcieav_arbiter.sv(67) " "Verilog HDL Case Statement information at altpcieav_arbiter.sv(67): all case item expressions in this case statement are onehot" {  } { { "db/ip/top/submodules/altpcieav_arbiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_arbiter.sv" 67 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643928953692 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_arbiter:arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_fifo top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcie_fifo:g_tx_side_fifo.tx_side_fifo " "Elaborating entity \"altpcie_fifo\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcie_fifo:g_tx_side_fifo.tx_side_fifo\"" {  } { { "db/ip/top/submodules/altpcieav_256_app.sv" "g_tx_side_fifo.tx_side_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928953713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_hip_rs top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip " "Elaborating entity \"altpcierd_hip_rs\" for hierarchy \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip\"" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rs_hip" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_driver top:u0\|altpcie_reconfig_driver:pcie_reconfig_driver_0 " "Elaborating entity \"altpcie_reconfig_driver\" for hierarchy \"top:u0\|altpcie_reconfig_driver:pcie_reconfig_driver_0\"" {  } { { "db/ip/top/top.v" "pcie_reconfig_driver_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_pio_button top:u0\|top_pio_button:pio_button " "Elaborating entity \"top_pio_button\" for hierarchy \"top:u0\|top_pio_button:pio_button\"" {  } { { "db/ip/top/top.v" "pio_button" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_pio_led top:u0\|top_pio_led:pio_led " "Elaborating entity \"top_pio_led\" for hierarchy \"top:u0\|top_pio_led:pio_led\"" {  } { { "db/ip/top/top.v" "pio_led" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_pll_0 top:u0\|top_pll_0:pll_0 " "Elaborating entity \"top_pll_0\" for hierarchy \"top:u0\|top_pll_0:pll_0\"" {  } { { "db/ip/top/top.v" "pll_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/top/submodules/top_pll_0.v" "altera_pll_i" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954531 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643928954547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 20.000000 MHz " "Parameter \"output_clock_frequency2\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643928954562 ""}  } { { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643928954562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sdram_vfb top:u0\|top_sdram_vfb:sdram_vfb " "Elaborating entity \"top_sdram_vfb\" for hierarchy \"top:u0\|top_sdram_vfb:sdram_vfb\"" {  } { { "db/ip/top/top.v" "sdram_vfb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sdram_vfb_input_efifo_module top:u0\|top_sdram_vfb:sdram_vfb\|top_sdram_vfb_input_efifo_module:the_top_sdram_vfb_input_efifo_module " "Elaborating entity \"top_sdram_vfb_input_efifo_module\" for hierarchy \"top:u0\|top_sdram_vfb:sdram_vfb\|top_sdram_vfb_input_efifo_module:the_top_sdram_vfb_input_efifo_module\"" {  } { { "db/ip/top/submodules/top_sdram_vfb.v" "the_top_sdram_vfb_input_efifo_module" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_sdram_vfb.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sysid_qsys_0 top:u0\|top_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"top_sysid_qsys_0\" for hierarchy \"top:u0\|top_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/top/top.v" "sysid_qsys_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_timer_0 top:u0\|top_timer_0:timer_0 " "Elaborating entity \"top_timer_0\" for hierarchy \"top:u0\|top_timer_0:timer_0\"" {  } { { "db/ip/top/top.v" "timer_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_0 top:u0\|top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"top_mm_interconnect_0\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/top/top.v" "mm_interconnect_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_256_dma_rxm_bar2_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_256_dma_rxm_bar2_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_0.v" "pcie_256_dma_rxm_bar2_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:csr_regmap_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:csr_regmap_s2_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_0.v" "csr_regmap_s2_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1 top:u0\|top_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"top_mm_interconnect_1\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/top/top.v" "mm_interconnect_1" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928954939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "fifo_0_in_csr_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_out_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "fifo_0_out_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928955985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios_ram_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios_ram_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "pio_led_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "timer_0_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ocm_256k_dma_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ocm_256k_dma_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "ocm_256k_dma_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:csr_regmap_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:csr_regmap_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "csr_regmap_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928956532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router " "Elaborating entity \"top_mm_interconnect_1_router\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router\|top_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router:router\|top_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"top_mm_interconnect_1_router_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_001_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001\|top_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_001_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_001:router_001\|top_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_002 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_1_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_002_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002\|top_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_002:router_002\|top_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_003 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"top_mm_interconnect_1_router_003\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_003_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003\|top_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_003_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_003:router_003\|top_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_005 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"top_mm_interconnect_1_router_005\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_005" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_005_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005\|top_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_005_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_005:router_005\|top_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_007 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007 " "Elaborating entity \"top_mm_interconnect_1_router_007\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "router_007" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_router_007_default_decode top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007\|top_mm_interconnect_1_router_007_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_1_router_007_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_router_007:router_007\|top_mm_interconnect_1_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928958988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 18 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928958993 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 18 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928959025 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 5924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_demux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_1_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_demux_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"top_mm_interconnect_1_cmd_demux_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_mux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_1_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_cmd_mux_005 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"top_mm_interconnect_1_cmd_mux_005\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "cmd_mux_005" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_rsp_demux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_1_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_rsp_mux top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_1_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928959990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/top/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_rsp_mux_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"top_mm_interconnect_1_rsp_mux_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "rsp_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928960206 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928960283 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928960284 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928960284 "|PCIe_DDR3|top:u0|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_0_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:i2c_opencores_camera_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "i2c_opencores_camera_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "limiter_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_006" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_006\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "agent_pipeline_007" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 7662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_007\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928960861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928961759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928961788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_001 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928961817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928961846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_003 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_003\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1.v" "avalon_st_adapter_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1.v" 9886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928961917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_1:mm_interconnect_1\|top_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|top_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_1_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928961949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2 top:u0\|top_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"top_mm_interconnect_2\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/top/top.v" "mm_interconnect_2" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928962507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_rd_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_rd_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_rd_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_wr_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pcie_256_dma_dma_wr_master_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_wr_master_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_256_dma_rd_dts_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_256_dma_rd_dts_slave_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ocm_256k_dma_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ocm_256k_dma_s2_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_rd_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_rd_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_rd_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_wr_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_256_dma_dma_wr_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_dma_wr_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_256_dma_rd_dts_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pcie_256_dma_rd_dts_slave_agent_rdata_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_agent_rdata_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ocm_256k_dma_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ocm_256k_dma_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ocm_256k_dma_s2_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router " "Elaborating entity \"top_mm_interconnect_2_router\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router\|top_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router:router\|top_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"top_mm_interconnect_2_router_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_001_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001\|top_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_001_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_001:router_001\|top_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_002 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_2_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_002_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002\|top_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_002:router_002\|top_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_003 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"top_mm_interconnect_2_router_003\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "router_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_router_003_default_decode top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003\|top_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_2_router_003_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_router_003:router_003\|top_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928963971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928964020 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_256_dma_rd_dts_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928964316 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ocm_256k_dma_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_demux top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_2_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_demux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"top_mm_interconnect_2_cmd_demux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_mux top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_2_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_cmd_mux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"top_mm_interconnect_2_cmd_mux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "cmd_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_rsp_demux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"top_mm_interconnect_2_rsp_demux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "rsp_demux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_rsp_mux top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_2_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928964966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_rsp_mux_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"top_mm_interconnect_2_rsp_mux_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "rsp_mux_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928965114 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928965115 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928965115 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ocm_256k_dma_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "pcie_256_dma_rd_dts_slave_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928965225 "|PCIe_DDR3|top:u0|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_256_dma_rd_dts_slave_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ocm_256k_dma_s2_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "ocm_256k_dma_s2_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "agent_pipeline_003" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_003\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "mux_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928965842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter_error_adapter_0 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter_001 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter_001\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2.v" "avalon_st_adapter_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_2:mm_interconnect_2\|top_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001\|top_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_2_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3 top:u0\|top_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"top_mm_interconnect_3\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\"" {  } { { "db/ip/top/top.v" "mm_interconnect_3" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_rd_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_wr_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sdram_vfb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sdram_vfb_s1_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_rd_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "alt_vip_cl_vfb_0_mem_master_wr_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:sdram_vfb_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_agent_rdata_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router " "Elaborating entity \"top_mm_interconnect_3_router\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router_default_decode top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router\|top_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_3_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router:router\|top_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router_002 top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_3_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_router_002_default_decode top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002\|top_mm_interconnect_3_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_3_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_router_002:router_002\|top_mm_interconnect_3_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643928966832 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:sdram_vfb_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928966939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_cmd_demux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_3_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_cmd_mux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_3_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_rsp_demux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_3_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_rsp_mux top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_3_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_rsp_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928967271 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928967272 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/top/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643928967272 "|PCIe_DDR3|top:u0|top_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:sdram_vfb_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:sdram_vfb_s1_cmd_width_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "sdram_vfb_s1_cmd_width_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:mux_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:mux_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "mux_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_avalon_st_adapter top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_mm_interconnect_3_avalon_st_adapter\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_3_avalon_st_adapter_error_adapter_0 top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_mm_interconnect_3_avalon_st_adapter_error_adapter_0\" for hierarchy \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|top_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|top_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_3_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4 top:u0\|top_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"top_mm_interconnect_4\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\"" {  } { { "db/ip/top/top.v" "mm_interconnect_4" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:pcie_256_dma_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:pcie_256_dma_txs_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_txs_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_rd_dcm_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_rd_dcm_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_rd_dcm_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_wr_dcm_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:pcie_256_dma_wr_dcm_master_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_wr_dcm_master_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_txs_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:pcie_256_dma_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:pcie_256_dma_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:pcie_256_dma_txs_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "pcie_256_dma_txs_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928967875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router " "Elaborating entity \"top_mm_interconnect_4_router\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router_default_decode top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router\|top_mm_interconnect_4_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_4_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router:router\|top_mm_interconnect_4_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router_002 top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002 " "Elaborating entity \"top_mm_interconnect_4_router_002\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "router_002" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_router_002_default_decode top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002\|top_mm_interconnect_4_router_002_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_4_router_002_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_router_002:router_002\|top_mm_interconnect_4_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_cmd_demux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_4_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_cmd_mux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_4_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_rsp_demux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_4_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_4_rsp_mux top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_4_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|top_mm_interconnect_4_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_4.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_4.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_4:mm_interconnect_4\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5 top:u0\|top_mm_interconnect_5:mm_interconnect_5 " "Elaborating entity \"top_mm_interconnect_5\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\"" {  } { { "db/ip/top/top.v" "mm_interconnect_5" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:pcie_reconfig_driver_0_reconfig_mgmt_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:pcie_reconfig_driver_0_reconfig_mgmt_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "pcie_reconfig_driver_0_reconfig_mgmt_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_translator" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:pcie_reconfig_driver_0_reconfig_mgmt_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:pcie_reconfig_driver_0_reconfig_mgmt_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "pcie_reconfig_driver_0_reconfig_mgmt_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_agent" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/top/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router " "Elaborating entity \"top_mm_interconnect_5_router\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "router" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928968965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router_default_decode top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router\|top_mm_interconnect_5_router_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_5_router_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router:router\|top_mm_interconnect_5_router_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router_001 top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001 " "Elaborating entity \"top_mm_interconnect_5_router_001\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "router_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_router_001_default_decode top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001\|top_mm_interconnect_5_router_001_default_decode:the_default_decode " "Elaborating entity \"top_mm_interconnect_5_router_001_default_decode\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_router_001:router_001\|top_mm_interconnect_5_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" "the_default_decode" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_cmd_demux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_demux:cmd_demux " "Elaborating entity \"top_mm_interconnect_5_cmd_demux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_demux:cmd_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "cmd_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_cmd_mux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_mux:cmd_mux " "Elaborating entity \"top_mm_interconnect_5_cmd_mux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_cmd_mux:cmd_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "cmd_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_rsp_demux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_demux:rsp_demux " "Elaborating entity \"top_mm_interconnect_5_rsp_demux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_demux:rsp_demux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "rsp_demux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mm_interconnect_5_rsp_mux top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_mux:rsp_mux " "Elaborating entity \"top_mm_interconnect_5_rsp_mux\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|top_mm_interconnect_5_rsp_mux:rsp_mux\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "rsp_mux" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "async_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "db/ip/top/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "agent_pipeline" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/top/submodules/top_mm_interconnect_5.v" "agent_pipeline_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_irq_mapper top:u0\|top_irq_mapper:irq_mapper " "Elaborating entity \"top_irq_mapper\" for hierarchy \"top:u0\|top_irq_mapper:irq_mapper\"" {  } { { "db/ip/top/top.v" "irq_mapper" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter top:u0\|top_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_avalon_st_adapter\" for hierarchy \"top:u0\|top_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/top/top.v" "avalon_st_adapter" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_timing_adapter_0 top:u0\|top_avalon_st_adapter:avalon_st_adapter\|top_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_timing_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter:avalon_st_adapter\|top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"top_avalon_st_adapter_001\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/top/top.v" "avalon_st_adapter_001" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001_data_format_adapter_0 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001_channel_adapter_0 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "channel_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon_st_adapter_001_error_adapter_0 top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"top:u0\|top_avalon_st_adapter_001:avalon_st_adapter_001\|top_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/top/submodules/top_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_avalon_st_adapter_001.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/top/top.v" "rst_controller" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928969837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpsmonitor.v 1 1 " "Using design file fpsmonitor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "fpsmonitor.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/fpsmonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928970056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643928970056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:fpscount " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:fpscount\"" {  } { { "pcie_ddr3.v" "fpscount" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643928970165 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|desc_fifo_count\[3\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|desc_fifo_count\[3\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "desc_fifo_count\[3\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928980956 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1643928980956 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q g_avmmwr_data_fifo.avmmwr_data_fifo 288 144 " "Port \"q\" on the entity instantiation of \"g_avmmwr_data_fifo.avmmwr_data_fifo\" is connected to a signal of width 288. The formal width of the signal in the module is 144.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/top/submodules/altpcieav_dma_rd.sv" "g_avmmwr_data_fifo.avmmwr_data_fifo" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_dma_rd.sv" 3015 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1643928980968 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[255\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[255\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[255\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[254\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[254\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[254\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[253\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[253\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[253\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[252\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[252\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[252\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[251\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[251\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[251\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[250\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[250\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[250\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[249\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[249\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[249\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[248\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[248\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[248\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[247\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[247\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[247\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[246\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[246\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[246\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[245\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[245\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[245\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[244\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[244\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[244\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[243\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[243\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[243\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[242\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[242\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[242\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[241\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[241\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[241\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[240\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[240\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[240\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[239\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[239\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[239\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[238\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[238\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[238\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[237\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[237\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[237\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[236\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[236\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[236\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[235\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[235\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[235\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[234\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[234\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[234\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[233\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[233\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[233\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[232\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[232\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[232\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[231\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[231\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[231\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[230\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[230\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[230\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[229\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[229\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[229\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[228\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[228\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[228\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[227\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[227\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[227\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[226\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[226\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[226\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[225\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[225\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[225\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[224\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[224\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[224\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[223\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[223\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[223\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[222\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[222\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[222\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[221\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[221\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[221\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[220\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[220\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[220\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[219\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[219\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[219\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[218\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[218\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[218\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[217\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[217\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[217\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[216\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[216\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[216\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[215\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[215\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[215\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[214\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[214\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[214\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[213\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[213\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[213\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[212\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[212\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[212\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[211\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[211\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[211\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[210\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[210\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[210\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[209\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[209\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[209\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[208\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[208\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[208\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[207\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[207\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[207\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[206\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[206\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[206\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[205\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[205\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[205\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[204\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[204\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[204\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[203\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[203\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[203\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[202\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[202\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[202\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[201\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[201\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[201\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[200\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[200\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[200\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[199\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[199\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[199\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[198\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[198\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[198\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[197\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[197\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[197\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[196\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[196\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[196\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[195\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[195\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[195\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[194\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[194\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[194\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[193\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[193\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[193\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[192\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[192\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[192\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[191\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[191\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[191\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[190\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[190\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[190\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[189\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[189\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[189\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[188\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[188\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[188\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[187\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[187\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[187\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[186\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[186\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[186\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[185\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[185\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[185\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[184\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[184\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[184\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[183\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[183\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[183\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[182\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[182\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[182\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[181\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[181\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[181\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[180\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[180\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[180\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[179\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[179\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[179\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[178\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[178\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[178\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[177\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[177\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[177\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[176\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[176\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[176\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[175\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[175\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[175\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[174\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[174\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[174\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[173\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[173\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[173\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[172\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[172\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[172\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[171\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[171\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[171\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[170\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[170\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[170\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[169\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[169\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[169\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[168\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[168\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[168\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[167\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[167\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[167\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[166\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[166\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[166\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[165\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[165\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[165\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[164\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[164\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[164\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[163\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[163\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[163\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[162\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[162\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[162\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[161\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[161\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[161\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[160\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[160\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[160\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[159\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[159\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[159\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[158\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[158\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[158\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[157\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[157\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[157\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[156\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[156\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[156\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[155\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[155\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[155\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[154\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[154\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[154\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[153\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[153\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[153\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[152\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[152\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[152\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[151\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[151\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[151\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[150\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[150\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[150\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[149\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[149\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[149\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[148\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[148\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[148\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[147\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[147\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[147\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[146\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[146\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[146\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[145\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[145\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[145\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[144\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[144\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[144\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[143\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[143\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[143\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[142\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[142\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[142\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[141\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[141\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[141\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[140\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[140\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[140\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[139\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[139\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[139\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[138\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[138\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[138\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[137\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[137\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[137\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[136\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[136\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[136\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[135\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[135\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[135\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[134\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[134\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[134\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[133\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[133\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[133\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[132\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[132\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[132\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[131\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[131\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[131\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[130\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[130\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[130\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[129\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[129\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[129\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[128\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|tx_st_data\[128\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "tx_st_data\[128\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 772 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[255\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[255\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[255\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[254\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[254\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[254\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[253\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[253\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[253\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[252\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[252\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[252\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[251\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[251\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[251\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[250\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[250\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[250\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[249\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[249\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[249\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[248\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[248\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[248\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[247\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[247\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[247\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[246\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[246\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[246\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[245\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[245\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[245\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[244\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[244\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[244\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[243\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[243\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[243\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[242\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[242\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[242\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[241\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[241\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[241\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[240\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[240\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[240\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[239\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[239\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[239\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[238\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[238\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[238\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[237\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[237\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[237\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[236\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[236\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[236\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[235\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[235\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[235\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[234\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[234\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[234\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[233\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[233\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[233\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[232\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[232\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[232\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[231\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[231\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[231\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[230\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[230\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[230\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[229\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[229\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[229\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[228\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[228\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[228\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[227\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[227\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[227\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[226\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[226\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[226\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[225\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[225\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[225\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[224\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[224\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[224\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[223\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[223\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[223\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[222\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[222\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[222\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[221\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[221\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[221\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[220\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[220\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[220\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[219\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[219\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[219\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[218\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[218\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[218\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[217\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[217\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[217\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[216\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[216\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[216\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[215\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[215\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[215\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[214\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[214\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[214\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[213\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[213\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[213\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[212\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[212\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[212\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[211\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[211\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[211\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[210\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[210\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[210\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[209\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[209\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[209\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[208\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[208\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[208\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[207\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[207\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[207\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[206\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[206\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[206\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[205\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[205\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[205\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[204\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[204\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[204\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[203\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[203\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[203\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[202\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[202\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[202\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[201\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[201\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[201\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[200\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[200\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[200\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[199\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[199\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[199\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[198\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[198\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[198\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[197\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[197\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[197\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[196\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[196\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[196\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[195\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[195\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[195\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[194\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[194\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[194\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[193\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[193\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[193\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[192\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[192\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[192\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[191\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[191\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[191\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[190\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[190\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[190\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[189\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[189\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[189\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[188\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[188\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[188\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[187\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[187\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[187\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[186\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[186\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[186\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[185\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[185\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[185\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[184\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[184\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[184\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[183\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[183\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[183\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[182\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[182\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[182\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[181\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[181\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[181\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[180\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[180\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[180\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[179\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[179\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[179\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[178\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[178\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[178\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[177\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[177\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[177\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[176\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[176\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[176\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[175\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[175\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[175\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[174\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[174\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[174\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[173\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[173\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[173\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[172\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[172\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[172\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[171\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[171\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[171\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[170\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[170\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[170\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[169\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[169\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[169\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[168\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[168\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[168\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[167\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[167\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[167\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[166\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[166\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[166\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[165\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[165\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[165\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[164\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[164\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[164\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[163\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[163\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[163\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[162\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[162\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[162\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[161\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[161\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[161\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[160\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[160\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[160\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[159\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[159\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[159\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[158\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[158\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[158\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[157\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[157\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[157\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[156\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[156\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[156\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[155\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[155\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[155\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[154\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[154\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[154\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[153\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[153\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[153\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[152\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[152\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[152\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[151\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[151\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[151\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[150\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[150\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[150\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[149\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[149\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[149\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[148\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[148\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[148\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[147\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[147\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[147\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[146\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[146\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[146\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[145\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[145\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[145\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[144\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[144\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[144\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[143\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[143\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[143\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[142\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[142\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[142\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[141\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[141\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[141\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[140\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[140\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[140\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[139\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[139\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[139\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[138\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[138\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[138\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[137\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[137\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[137\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[136\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[136\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[136\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[135\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[135\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[135\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[134\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[134\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[134\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[133\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[133\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[133\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[132\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[132\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[132\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[131\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[131\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[131\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[130\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[130\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[130\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[129\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[129\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[129\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[128\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_data\[128\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_data\[128\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 774 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[31\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[31\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[30\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[30\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[29\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[29\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[28\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[28\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[27\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[27\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[26\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[26\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[25\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[25\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[24\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[24\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[23\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[23\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[22\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[22\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[21\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[21\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[20\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[20\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[19\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[19\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[18\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[18\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[17\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[17\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[16\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_be\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_be\[16\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 776 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_empty\[1\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|rx_st_empty\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "rx_st_empty\[1\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 808 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[31\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[31\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[30\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[30\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[29\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[29\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[28\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[28\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[27\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[27\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[26\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[26\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[25\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[25\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[24\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[24\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[23\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[23\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[22\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[22\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[21\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[21\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[20\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[20\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[19\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[19\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[18\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[18\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[17\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[17\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[16\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[16\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[15\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[15\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[15\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[14\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[14\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[14\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[13\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[13\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[13\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[12\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[12\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[12\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[11\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[11\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[11\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[10\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[10\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[10\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[9\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[9\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[9\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[8\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[8\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[7\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[7\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[6\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[6\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[5\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[5\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[5\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[4\] " "Net \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control_0_dcs_slave_0_byteenable\[4\]\" is missing source, defaulting to GND" {  } { { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "dma_control_0_dcs_slave_0_byteenable\[4\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1643928982104 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1643928982104 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_top_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_top_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/top/submodules/top_nios2_gen2_0_cpu.v" "the_top_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1643928982159 "|PCIe_DDR3|top:u0|top_nios2_gen2_0:nios2_gen2_0|top_nios2_gen2_0_cpu:cpu|top_nios2_gen2_0_cpu_nios2_oci:the_top_nios2_gen2_0_cpu_nios2_oci|top_nios2_gen2_0_cpu_nios2_oci_itrace:the_top_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643928985456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.03.14:56:29 Progress: Loading sldfe91b4fd/alt_sld_fab_wrapper_hw.tcl " "2022.02.03.14:56:29 Progress: Loading sldfe91b4fd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928989341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928992252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928992431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928995233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928995386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928995557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928995754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928995760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928995761 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1643928996485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfe91b4fd/alt_sld_fab.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928996856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928996856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928997011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928997011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928997086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928997086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928997216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928997216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928997344 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928997344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928997344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/sldfe91b4fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643928997465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643928997465 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated\|q_b\[128\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav128_dma_wr:write_data_mover_128\|altpcieav128_dma_wr_wdalign:dma_wr_wdalign\|altsyncram:aligned_data_buff\|altsyncram_u8u1:auto_generated\|q_b\[128\]\"" {  } { { "db/altsyncram_u8u1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_u8u1.tdf" 4005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr_wdalign.sv" 1321 0 0 } } { "db/ip/top/submodules/altpcieav128_dma_wr.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav128_dma_wr.sv" 142 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 650 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_u8u1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[128\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4135 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[129\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4167 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[130\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4199 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[131\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4231 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[132\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4263 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[133\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4295 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[134\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4327 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[135\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4359 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[136\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4391 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[137\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4423 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[138\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4455 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[139\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4487 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[140\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4519 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[141\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4551 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[142\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4583 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[143\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4615 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[144\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4647 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[145\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4679 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[146\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4711 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[147\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4743 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[148\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4775 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[149\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4807 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[150\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4839 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[151\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4871 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[152\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4903 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[153\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4935 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[154\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4967 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[155\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 4999 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[156\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5031 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[157\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5063 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[158\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5095 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[159\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5127 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[160\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5159 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[161\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5191 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[162\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5223 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[163\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5255 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[164\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5287 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[165\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5319 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[166\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5351 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[167\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5383 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[168\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5415 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[169\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5447 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[170\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5479 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[171\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5511 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[172\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5543 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[173\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5575 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[174\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5607 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[175\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5639 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[176\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5671 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[177\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5703 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[178\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5735 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[179\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5767 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[180\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5799 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[181\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5831 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[182\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5863 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[183\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5895 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[184\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5927 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[185\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5959 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[186\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 5991 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[187\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6023 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[188\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6055 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[189\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6087 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[190\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6119 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[191\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6151 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[192\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[192\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6183 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[193\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[193\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6215 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[194\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[194\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6247 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[195\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[195\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6279 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[196\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[196\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6311 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[197\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[197\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6343 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[198\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[198\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6375 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[199\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[199\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6407 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[200\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[200\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6439 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[201\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[201\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6471 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[202\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[202\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6503 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[203\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[203\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6535 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[204\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[204\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6567 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[205\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[205\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6599 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[206\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[206\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6631 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[207\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[207\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6663 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[208\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[208\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6695 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[209\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[209\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6727 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[210\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[210\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6759 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[211\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[211\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6791 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[212\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[212\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6823 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[213\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[213\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6855 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[214\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[214\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6887 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[215\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[215\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6919 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[216\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[216\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6951 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[217\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[217\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 6983 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[218\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[218\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7015 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[219\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[219\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7047 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[220\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[220\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7079 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[221\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[221\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7111 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[222\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[222\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7143 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[223\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[223\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7175 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[224\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[224\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7207 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[225\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[225\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7239 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[226\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[226\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7271 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[227\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[227\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7303 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[228\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[228\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7335 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[229\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[229\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7367 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[230\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[230\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7399 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[231\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[231\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7431 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[232\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[232\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7463 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[233\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[233\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7495 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[234\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[234\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7527 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[235\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[235\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7559 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[236\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[236\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7591 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[237\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[237\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7623 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[238\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[238\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7655 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[239\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[239\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7687 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[240\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[240\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7719 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[241\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[241\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7751 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[242\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[242\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7783 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[243\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[243\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7815 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[244\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[244\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7847 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[245\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[245\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7879 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[246\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[246\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7911 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[247\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[247\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7943 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[248\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[248\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 7975 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[249\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[249\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8007 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[250\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[250\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8039 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[251\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[251\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8071 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[252\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[252\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8103 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[253\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[253\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8135 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[254\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[254\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8167 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[255\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[255\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8199 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[258\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[258\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8295 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[259\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[259\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8327 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[261\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[261\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8391 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[263\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[263\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8455 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[264\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[264\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8487 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[265\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|scfifo:rx_input_buffer_fifo\|scfifo_1t91:auto_generated\|a_dpfifo_a891:dpfifo\|altsyncram_tnn1:FIFOram\|q_b\[265\]\"" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_tnn1.tdf" 8519 2 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_a891.tdf" 44 2 0 } } { "db/scfifo_1t91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_1t91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcieav_hip_interface.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_hip_interface.sv" 290 0 0 } } { "db/ip/top/submodules/altpcieav_256_app.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcieav_256_app.sv" 550 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3432 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_1t91:auto_generated|a_dpfifo_a891:dpfifo|altsyncram_tnn1:FIFOram|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4967 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4999 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5031 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5063 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5095 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[96\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3111 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[97\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3143 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[98\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3175 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[99\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3207 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[100\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3239 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[101\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3271 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[102\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3303 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[103\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3335 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[104\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3367 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[105\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3399 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[106\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3431 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[107\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3463 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[108\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3495 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[109\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3527 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[110\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3559 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[111\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3591 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[112\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3623 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[113\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3655 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[114\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3687 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[115\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3719 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[116\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3751 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[117\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3783 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[118\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3815 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[119\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3847 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[120\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3879 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[121\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3911 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[122\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3943 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[123\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 3975 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[124\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4007 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[125\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4039 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[126\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4071 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[127\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4103 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4967 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 4999 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5031 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5063 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5095 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[159\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:read_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 5127 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 156 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\|q_b\[0\] " "Synthesized away node \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_sms1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_sms1.tdf" 39 2 0 } } { "db/a_dpfifo_d471.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_d471.tdf" 43 2 0 } } { "db/scfifo_rcd1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_rcd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } } { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } } { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } } { "db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_alt_vip_cl_vfb_0.v" 729 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 513 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|altsyncram_sms1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643929009764 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "db/ip/top/submodules/top_pll_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_pll_0.v" 91 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1422 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|top_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk " "Synthesized away node \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 200 -1 0 } } { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 233 -1 0 } } { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_pll0.sv" 329 -1 0 } } { "db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0.v" 166 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 703 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929009764 "|PCIe_DDR3|top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643929009764 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643929009764 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "228 " "Ignored 228 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1643929012182 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1643929012182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929039819 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 43 " "Parameter WIDTH_A set to 43" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 43 " "Parameter WIDTH_B set to 43" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif " "Parameter INIT_FILE set to db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 114 " "Parameter WIDTH set to 114" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|rx_input_data_reg2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643929053964 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929053964 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643929053964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929054108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0 " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 114 " "Parameter \"WIDTH\" = \"114\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643929054108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pq21 " "Found entity 1: shift_taps_pq21" {  } { { "db/shift_taps_pq21.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_pq21.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929054234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929054234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ju91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ju91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ju91 " "Found entity 1: altsyncram_ju91" {  } { { "db/altsyncram_ju91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_ju91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929054390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929054390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929054560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929054560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929054715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0 " "Instantiated megafunction \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcieav_256_app:altpcieav_256_app\|altpcieav_hip_interface:hip_inf\|altshift_taps:rx_input_data_reg2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929054715 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643929054715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7p21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7p21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7p21 " "Found entity 1: shift_taps_7p21" {  } { { "db/shift_taps_7p21.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/shift_taps_7p21.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929054840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929054840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fr91 " "Found entity 1: altsyncram_fr91" {  } { { "db/altsyncram_fr91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_fr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929054976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929054976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929055121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929055121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929055271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929055271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929055403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 43 " "Parameter \"WIDTH_A\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 43 " "Parameter \"WIDTH_B\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643929055403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3j1 " "Found entity 1: altsyncram_a3j1" {  } { { "db/altsyncram_a3j1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_a3j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929055579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929055579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929055693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PCIe_DDR3.ram0_av_xrbasic_l2p_rom_7986c2f6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929055693 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643929055693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c222.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c222.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c222 " "Found entity 1: altsyncram_c222" {  } { { "db/altsyncram_c222.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_c222.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929055863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929055863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929056470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top:u0\|top_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:sdram_vfb_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056470 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643929056470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929056638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929056638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929056734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643929056734 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643929056734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643929056902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929056902 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1643929058710 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1643929058710 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-FRAME_BUFFER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FRAME_BUFFER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1643929059097 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1643929059097 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1643929059097 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1643929059097 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1643929059097 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1643929059097 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1643929059097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "116 " "116 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643929059169 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_a3j1:auto_generated\|ram_block1a41 " "Synthesized away node \"top:u0\|top_mm_interconnect_5:mm_interconnect_5\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\|altsyncram_a3j1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_a3j1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_a3j1.tdf" 1268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/top/submodules/top_mm_interconnect_5.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mm_interconnect_5.v" 666 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1716 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929059871 "|PCIe_DDR3|top:u0|top_mm_interconnect_5:mm_interconnect_5|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a41"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643929059871 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643929059871 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PCIE_PERST_n " "bidirectional pin \"PCIE_PERST_n\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1643929064127 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1643929064127 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal_av.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1643929071103 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1643929071103 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[0\] " "bidirectional pin \"ARD_IO\[0\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[1\] " "bidirectional pin \"ARD_IO\[1\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[2\] " "bidirectional pin \"ARD_IO\[2\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[3\] " "bidirectional pin \"ARD_IO\[3\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[4\] " "bidirectional pin \"ARD_IO\[4\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[5\] " "bidirectional pin \"ARD_IO\[5\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[6\] " "bidirectional pin \"ARD_IO\[6\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[7\] " "bidirectional pin \"ARD_IO\[7\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[8\] " "bidirectional pin \"ARD_IO\[8\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[9\] " "bidirectional pin \"ARD_IO\[9\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[10\] " "bidirectional pin \"ARD_IO\[10\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[11\] " "bidirectional pin \"ARD_IO\[11\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[12\] " "bidirectional pin \"ARD_IO\[12\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[13\] " "bidirectional pin \"ARD_IO\[13\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[14\] " "bidirectional pin \"ARD_IO\[14\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[15\] " "bidirectional pin \"ARD_IO\[15\]\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PCIE_SMBCLK " "bidirectional pin \"PCIE_SMBCLK\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PCIE_SMBDAT " "bidirectional pin \"PCIE_SMBDAT\" has no driver" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1643929072424 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1643929072424 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth " "Register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\" and latch \"top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\"" {  } { { "db/ip/top/submodules/f_vcm.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1643929072343 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1643929072343 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PCIE_WAKE_n VCC pin " "The pin \"PCIE_WAKE_n\" is fed by VCC" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 123 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1643929072469 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 2 1643929072469 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PCIE_WAKE_n~synth " "Node \"PCIE_WAKE_n~synth\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074145 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1643929074145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP GND " "Pin \"HEX0_DP\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL VCC " "Pin \"FAN_CTRL\" is stuck at VCC" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA1_MIPI_CS_n GND " "Pin \"CAMERA1_MIPI_CS_n\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|CAMERA1_MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA1_MIPI_MCLK GND " "Pin \"CAMERA1_MIPI_MCLK\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|CAMERA1_MIPI_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643929074149 "|PCIe_DDR3|SMA_CLKOUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1643929074149 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[18\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 615 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[19\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 647 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[20\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 679 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[21\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 711 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[22\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 743 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[23\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 775 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[24\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 807 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[25\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 839 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[26\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 871 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[27\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 903 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[28\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 935 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[29\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 967 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[30\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 999 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[31\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1031 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[32\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1063 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[33\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1095 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[34\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1127 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[35\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1159 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[36\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1191 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[37\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1223 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[38\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1255 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[39\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1287 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[40\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1319 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[41\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1351 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[42\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1383 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[43\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1415 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[44\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1447 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[45\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1479 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[46\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1511 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[47\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1543 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[48\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1575 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[49\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1607 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[50\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1639 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[51\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1671 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[52\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1703 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[53\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1735 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[54\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1767 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[55\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1799 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[56\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1831 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[57\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1863 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[58\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1895 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[59\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1927 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[60\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1959 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[61\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 1991 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[62\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 2023 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[63\] " "Synthesized away node \"top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|dma_control:dma_control_0\|altpcie_dynamic_control:write_control\|scfifo:g_dt_fifo.dt_fifo\|scfifo_vga1:auto_generated\|a_dpfifo_8s91:dpfifo\|altsyncram_lnn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_lnn1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/altsyncram_lnn1.tdf" 2055 2 0 } } { "db/a_dpfifo_8s91.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/a_dpfifo_8s91.tdf" 45 2 0 } } { "db/scfifo_vga1.tdf" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/scfifo_vga1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/top/submodules/altpcie_dynamic_control.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_dynamic_control.sv" 556 0 0 } } { "db/ip/top/submodules/dma_controller.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/dma_controller.sv" 200 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3229 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929074502 "|PCIe_DDR3|top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_vga1:auto_generated|a_dpfifo_8s91:dpfifo|altsyncram_lnn1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643929074502 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643929074502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7232 " "7232 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643929095570 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/top/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[8\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[4\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[5\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[6\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[7\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[9\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[0\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[1\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[2\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\] " "Logic cell \"top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\]\"" {  } { { "db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[3\]" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929095927 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1643929095927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929098153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.map.smsg " "Generated suppressed messages file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929109363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1537 284 8 0 233 " "Adding 1537 node(s), including 284 DDIO, 8 PLL, 0 transceiver and 233 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643929136283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643929136283 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643929141531 "|PCIe_DDR3|SMA_CLKIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1643929141531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55640 " "Implemented 55640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643929141682 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643929141682 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1643929141682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50708 " "Implemented 50708 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643929141682 ""} { "Info" "ICUT_CUT_TM_RAMS" "3962 " "Implemented 3962 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643929141682 ""} { "Info" "ICUT_CUT_TM_PLLS" "8 " "Implemented 8 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1643929141682 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1643929141682 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1643929141682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643929141682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 778 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 778 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6717 " "Peak virtual memory: 6717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643929142183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 14:59:02 2022 " "Processing ended: Thu Feb 03 14:59:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643929142183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:34 " "Elapsed time: 00:08:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643929142183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:36 " "Total CPU time (on all processors): 00:11:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643929142183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643929142183 ""}
