#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Sep  8 22:33:31 2024
# Process ID: 16732
# Current directory: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16828 F:\ZYNQ_LINUX\ZYNQ_DDR_TEST\DDR_TEST.xpr
# Log file: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/vivado.log
# Journal file: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST\vivado.jou
# Running On: DESKTOP-9J8ND72, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 14907 MB
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.xpr
update_compile_order -fileset sources_1
generate_target all [get_files  F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 -jobs 10
wait_on_run design_1_processing_system7_0_1_synth_1
export_simulation -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/sim_scripts -ip_user_files_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files -ipstatic_source_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/modelsim} {questa=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/questa} {riviera=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/riviera} {activehdl=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/design_1_wrapper.xsa
open_bd_design {F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.xsa
