#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\USER\DOWNLO~1\2024-2~1\2024-2~3\ICARUS~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\USER\DOWNLO~1\2024-2~1\2024-2~3\ICARUS~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\USER\DOWNLO~1\2024-2~1\2024-2~3\ICARUS~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\USER\DOWNLO~1\2024-2~1\2024-2~3\ICARUS~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\USER\DOWNLO~1\2024-2~1\2024-2~3\ICARUS~1\lib\ivl\va_math.vpi";
S_000001ff1f4f68b0 .scope module, "Guia_0901" "Guia_0901" 2 39;
 .timescale 0 0;
v000001ff1f4c2650_0 .net "clk", 0 0, v000001ff1f4e82c0_0;  1 drivers
v000001ff1f4c26f0_0 .net "p_signal", 0 0, v000001ff1f4f6c70_0;  1 drivers
v000001ff1f4c2790_0 .var "t_on", 0 0;
v000001ff1f4c2830_0 .net "t_signal", 0 0, v000001ff1f4c25b0_0;  1 drivers
S_000001ff1f4f6a40 .scope module, "CLK1" "clock" 2 46, 2 7 0, S_000001ff1f4f68b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v000001ff1f4e82c0_0 .var "clk", 0 0;
S_000001ff1f4adda0 .scope module, "PULSE1" "pulse" 2 47, 2 19 0, S_000001ff1f4f68b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "signal";
    .port_info 1 /INPUT 1 "clock";
v000001ff1f4f6bd0_0 .net "clock", 0 0, v000001ff1f4e82c0_0;  alias, 1 drivers
v000001ff1f4f6c70_0 .var "signal", 0 0;
E_000001ff1f4e5000 .event anyedge, v000001ff1f4e82c0_0;
S_000001ff1f4adf30 .scope module, "TRIGGER1" "trigger" 2 48, 2 30 0, S_000001ff1f4f68b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "signal";
    .port_info 1 /INPUT 1 "on";
    .port_info 2 /INPUT 1 "clock";
L_000001ff1f4ab130 .functor AND 1, v000001ff1f4e82c0_0, v000001ff1f4c2790_0, C4<1>, C4<1>;
v000001ff1f4ae0c0_0 .net *"_ivl_1", 0 0, L_000001ff1f4ab130;  1 drivers
v000001ff1f4ae160_0 .net "clock", 0 0, v000001ff1f4e82c0_0;  alias, 1 drivers
v000001ff1f4c2510_0 .net "on", 0 0, v000001ff1f4c2790_0;  1 drivers
v000001ff1f4c25b0_0 .var "signal", 0 0;
E_000001ff1f4e57c0 .event posedge, L_000001ff1f4ab130;
    .scope S_000001ff1f4f6a40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff1f4e82c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001ff1f4f6a40;
T_1 ;
    %delay 12, 0;
    %load/vec4 v000001ff1f4e82c0_0;
    %inv;
    %store/vec4 v000001ff1f4e82c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ff1f4adda0;
T_2 ;
    %wait E_000001ff1f4e5000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff1f4f6c70_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff1f4f6c70_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff1f4f6c70_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff1f4f6c70_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ff1f4adf30;
T_3 ;
    %wait E_000001ff1f4e57c0;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff1f4c25b0_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff1f4c25b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ff1f4f68b0;
T_4 ;
    %vpi_call 2 52 "$dumpfile", "Guia_0901.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff1f4c2790_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff1f4c2790_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff1f4c2790_0, 0, 1;
    %delay 180, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Guia_0901.v";
