

================================================================
== Vitis HLS Report for 'axi_interfaces'
================================================================
* Date:           Tue Oct 11 20:06:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        axi_interfaces_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        4|        5|  40.000 ns|  50.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |        4|        4|         2|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_2, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_3, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_4, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_5, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_6, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_7, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_2, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_3, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_4, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_5, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_6, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_7, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln64 = br void %rewind_header" [axi_interfaces.c:64]   --->   Operation 21 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.split, i1 1, void %for.end"   --->   Operation 22 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%add_7162_rewind = phi i32 0, void %entry, i32 %add_ln66_7, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 23 'phi' 'add_7162_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%add_6144_rewind = phi i32 0, void %entry, i32 %add_ln66_6, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 24 'phi' 'add_6144_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%add_5126_rewind = phi i32 0, void %entry, i32 %add_ln66_5, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 25 'phi' 'add_5126_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%add_4108_rewind = phi i32 0, void %entry, i32 %add_ln66_4, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 26 'phi' 'add_4108_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%add_3810_rewind = phi i32 0, void %entry, i32 %add_ln66_3, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 27 'phi' 'add_3810_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%add_2612_rewind = phi i32 0, void %entry, i32 %add_ln66_2, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 28 'phi' 'add_2612_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%add_1414_rewind = phi i32 0, void %entry, i32 %add_ln66_1, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 29 'phi' 'add_1414_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%add216_rewind = phi i32 0, void %entry, i32 %add_ln66, void %for.inc.split, i32 0, void %for.end" [axi_interfaces.c:66]   --->   Operation 30 'phi' 'add216_rewind' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i1 = phi i5 0, void %entry, i5 %trunc_ln64, void %for.inc.split, i5 0, void %for.end" [axi_interfaces.c:64]   --->   Operation 31 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc.split, void %rewind_init"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [axi_interfaces.c:57]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln57' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_4"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_5"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_6"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_7"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_3"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_4"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_5"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_6"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_7"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [axi_interfaces.c:66]   --->   Operation 50 'load' 'acc_0_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [axi_interfaces.c:66]   --->   Operation 51 'load' 'acc_1_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [axi_interfaces.c:66]   --->   Operation 52 'load' 'acc_2_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [axi_interfaces.c:66]   --->   Operation 53 'load' 'acc_3_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [axi_interfaces.c:66]   --->   Operation 54 'load' 'acc_4_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [axi_interfaces.c:66]   --->   Operation 55 'load' 'acc_5_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [axi_interfaces.c:66]   --->   Operation 56 'load' 'acc_6_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [axi_interfaces.c:66]   --->   Operation 57 'load' 'acc_7_load' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln64 = br void %for.inc.split" [axi_interfaces.c:64]   --->   Operation 58 'br' 'br_ln64' <Predicate = (do_init)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add216 = phi i32 %acc_0_load, void %rewind_init, i32 %add216_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 59 'phi' 'add216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_1414 = phi i32 %acc_1_load, void %rewind_init, i32 %add_1414_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 60 'phi' 'add_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%add_2612 = phi i32 %acc_2_load, void %rewind_init, i32 %add_2612_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 61 'phi' 'add_2612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%add_3810 = phi i32 %acc_3_load, void %rewind_init, i32 %add_3810_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 62 'phi' 'add_3810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%add_4108 = phi i32 %acc_4_load, void %rewind_init, i32 %add_4108_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 63 'phi' 'add_4108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%add_5126 = phi i32 %acc_5_load, void %rewind_init, i32 %add_5126_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 64 'phi' 'add_5126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%add_6144 = phi i32 %acc_6_load, void %rewind_init, i32 %add_6144_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 65 'phi' 'add_6144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%add_7162 = phi i32 %acc_7_load, void %rewind_init, i32 %add_7162_rewind, void %rewind_header" [axi_interfaces.c:66]   --->   Operation 66 'phi' 'add_7162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i1_cast = zext i5 %i1" [axi_interfaces.c:64]   --->   Operation 67 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%d_i_0_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_0" [axi_interfaces.c:66]   --->   Operation 68 'read' 'd_i_0_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %d_i_0_read" [axi_interfaces.c:66]   --->   Operation 69 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %add216" [axi_interfaces.c:66]   --->   Operation 70 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %sext_ln66, i32 %add216" [axi_interfaces.c:66]   --->   Operation 71 'add' 'add_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.07ns)   --->   "%add_ln67 = add i16 %d_i_0_read, i16 %trunc_ln66" [axi_interfaces.c:67]   --->   Operation 72 'add' 'add_ln67' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_0, i16 %add_ln67" [axi_interfaces.c:67]   --->   Operation 73 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%d_i_1_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_1" [axi_interfaces.c:66]   --->   Operation 74 'read' 'd_i_1_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %d_i_1_read" [axi_interfaces.c:66]   --->   Operation 75 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %add_1414" [axi_interfaces.c:66]   --->   Operation 76 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln66_1 = add i32 %sext_ln66_1, i32 %add_1414" [axi_interfaces.c:66]   --->   Operation 77 'add' 'add_ln66_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.07ns)   --->   "%add_ln67_1 = add i16 %d_i_1_read, i16 %trunc_ln66_1" [axi_interfaces.c:67]   --->   Operation 78 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_1, i16 %add_ln67_1" [axi_interfaces.c:67]   --->   Operation 79 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%d_i_2_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_2" [axi_interfaces.c:66]   --->   Operation 80 'read' 'd_i_2_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %d_i_2_read" [axi_interfaces.c:66]   --->   Operation 81 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i32 %add_2612" [axi_interfaces.c:66]   --->   Operation 82 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln66_2 = add i32 %sext_ln66_2, i32 %add_2612" [axi_interfaces.c:66]   --->   Operation 83 'add' 'add_ln66_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (2.07ns)   --->   "%add_ln67_2 = add i16 %d_i_2_read, i16 %trunc_ln66_2" [axi_interfaces.c:67]   --->   Operation 84 'add' 'add_ln67_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_2, i16 %add_ln67_2" [axi_interfaces.c:67]   --->   Operation 85 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%d_i_3_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_3" [axi_interfaces.c:66]   --->   Operation 86 'read' 'd_i_3_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %d_i_3_read" [axi_interfaces.c:66]   --->   Operation 87 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i32 %add_3810" [axi_interfaces.c:66]   --->   Operation 88 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln66_3 = add i32 %sext_ln66_3, i32 %add_3810" [axi_interfaces.c:66]   --->   Operation 89 'add' 'add_ln66_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.07ns)   --->   "%add_ln67_3 = add i16 %d_i_3_read, i16 %trunc_ln66_3" [axi_interfaces.c:67]   --->   Operation 90 'add' 'add_ln67_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_3, i16 %add_ln67_3" [axi_interfaces.c:67]   --->   Operation 91 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%d_i_4_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_4" [axi_interfaces.c:66]   --->   Operation 92 'read' 'd_i_4_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i16 %d_i_4_read" [axi_interfaces.c:66]   --->   Operation 93 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = trunc i32 %add_4108" [axi_interfaces.c:66]   --->   Operation 94 'trunc' 'trunc_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln66_4 = add i32 %sext_ln66_4, i32 %add_4108" [axi_interfaces.c:66]   --->   Operation 95 'add' 'add_ln66_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.07ns)   --->   "%add_ln67_4 = add i16 %d_i_4_read, i16 %trunc_ln66_4" [axi_interfaces.c:67]   --->   Operation 96 'add' 'add_ln67_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_4, i16 %add_ln67_4" [axi_interfaces.c:67]   --->   Operation 97 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%d_i_5_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_5" [axi_interfaces.c:66]   --->   Operation 98 'read' 'd_i_5_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %d_i_5_read" [axi_interfaces.c:66]   --->   Operation 99 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = trunc i32 %add_5126" [axi_interfaces.c:66]   --->   Operation 100 'trunc' 'trunc_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln66_5 = add i32 %sext_ln66_5, i32 %add_5126" [axi_interfaces.c:66]   --->   Operation 101 'add' 'add_ln66_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (2.07ns)   --->   "%add_ln67_5 = add i16 %d_i_5_read, i16 %trunc_ln66_5" [axi_interfaces.c:67]   --->   Operation 102 'add' 'add_ln67_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_5, i16 %add_ln67_5" [axi_interfaces.c:67]   --->   Operation 103 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%d_i_6_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_6" [axi_interfaces.c:66]   --->   Operation 104 'read' 'd_i_6_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %d_i_6_read" [axi_interfaces.c:66]   --->   Operation 105 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = trunc i32 %add_6144" [axi_interfaces.c:66]   --->   Operation 106 'trunc' 'trunc_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln66_6 = add i32 %sext_ln66_6, i32 %add_6144" [axi_interfaces.c:66]   --->   Operation 107 'add' 'add_ln66_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (2.07ns)   --->   "%add_ln67_6 = add i16 %d_i_6_read, i16 %trunc_ln66_6" [axi_interfaces.c:67]   --->   Operation 108 'add' 'add_ln67_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_6, i16 %add_ln67_6" [axi_interfaces.c:67]   --->   Operation 109 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%d_i_7_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %d_i_7" [axi_interfaces.c:66]   --->   Operation 110 'read' 'd_i_7_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i16 %d_i_7_read" [axi_interfaces.c:66]   --->   Operation 111 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = trunc i32 %add_7162" [axi_interfaces.c:66]   --->   Operation 112 'trunc' 'trunc_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln66_7 = add i32 %sext_ln66_7, i32 %add_7162" [axi_interfaces.c:66]   --->   Operation 113 'add' 'add_ln66_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (2.07ns)   --->   "%add_ln67_7 = add i16 %d_i_7_read, i16 %trunc_ln66_7" [axi_interfaces.c:67]   --->   Operation 114 'add' 'add_ln67_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [2/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_7, i16 %add_ln67_7" [axi_interfaces.c:67]   --->   Operation 115 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 116 [1/1] (1.78ns)   --->   "%i = add i6 %i1_cast, i6 8" [axi_interfaces.c:64]   --->   Operation 116 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i6 %i" [axi_interfaces.c:64]   --->   Operation 117 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5" [axi_interfaces.c:64]   --->   Operation 118 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %tmp, void %rewind_header, void %for.end" [axi_interfaces.c:64]   --->   Operation 119 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66, i32 %acc_0" [axi_interfaces.c:66]   --->   Operation 120 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_1, i32 %acc_1" [axi_interfaces.c:66]   --->   Operation 121 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_2, i32 %acc_2" [axi_interfaces.c:66]   --->   Operation 122 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_3, i32 %acc_3" [axi_interfaces.c:66]   --->   Operation 123 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_4, i32 %acc_4" [axi_interfaces.c:66]   --->   Operation 124 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_5, i32 %acc_5" [axi_interfaces.c:66]   --->   Operation 125 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_6, i32 %acc_6" [axi_interfaces.c:66]   --->   Operation 126 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %add_ln66_7, i32 %acc_7" [axi_interfaces.c:66]   --->   Operation 127 'store' 'store_ln66' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln69 = br void %rewind_header" [axi_interfaces.c:69]   --->   Operation 128 'br' 'br_ln69' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 129 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution2/directives.tcl:7]   --->   Operation 130 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [axi_interfaces.c:58]   --->   Operation 131 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_0, i16 %add_ln67" [axi_interfaces.c:67]   --->   Operation 132 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 133 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_1, i16 %add_ln67_1" [axi_interfaces.c:67]   --->   Operation 133 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 134 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_2, i16 %add_ln67_2" [axi_interfaces.c:67]   --->   Operation 134 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 135 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_3, i16 %add_ln67_3" [axi_interfaces.c:67]   --->   Operation 135 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 136 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_4, i16 %add_ln67_4" [axi_interfaces.c:67]   --->   Operation 136 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 137 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_5, i16 %add_ln67_5" [axi_interfaces.c:67]   --->   Operation 137 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 138 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_6, i16 %add_ln67_6" [axi_interfaces.c:67]   --->   Operation 138 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 139 [1/2] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %d_o_7, i16 %add_ln67_7" [axi_interfaces.c:67]   --->   Operation 139 'write' 'write_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%return_ln69 = return void @_ssdm_op_Return" [axi_interfaces.c:69]   --->   Operation 140 'return' 'return_ln69' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
br_ln64            (br               ) [ 0111]
do_init            (phi              ) [ 0011]
add_7162_rewind    (phi              ) [ 0011]
add_6144_rewind    (phi              ) [ 0011]
add_5126_rewind    (phi              ) [ 0011]
add_4108_rewind    (phi              ) [ 0011]
add_3810_rewind    (phi              ) [ 0011]
add_2612_rewind    (phi              ) [ 0011]
add_1414_rewind    (phi              ) [ 0011]
add216_rewind      (phi              ) [ 0011]
i1                 (phi              ) [ 0011]
br_ln0             (br               ) [ 0000]
spectopmodule_ln57 (spectopmodule    ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
acc_0_load         (load             ) [ 0000]
acc_1_load         (load             ) [ 0000]
acc_2_load         (load             ) [ 0000]
acc_3_load         (load             ) [ 0000]
acc_4_load         (load             ) [ 0000]
acc_5_load         (load             ) [ 0000]
acc_6_load         (load             ) [ 0000]
acc_7_load         (load             ) [ 0000]
br_ln64            (br               ) [ 0000]
add216             (phi              ) [ 0000]
add_1414           (phi              ) [ 0000]
add_2612           (phi              ) [ 0000]
add_3810           (phi              ) [ 0000]
add_4108           (phi              ) [ 0000]
add_5126           (phi              ) [ 0000]
add_6144           (phi              ) [ 0000]
add_7162           (phi              ) [ 0000]
i1_cast            (zext             ) [ 0000]
d_i_0_read         (read             ) [ 0000]
sext_ln66          (sext             ) [ 0000]
trunc_ln66         (trunc            ) [ 0000]
add_ln66           (add              ) [ 0111]
add_ln67           (add              ) [ 0011]
d_i_1_read         (read             ) [ 0000]
sext_ln66_1        (sext             ) [ 0000]
trunc_ln66_1       (trunc            ) [ 0000]
add_ln66_1         (add              ) [ 0111]
add_ln67_1         (add              ) [ 0011]
d_i_2_read         (read             ) [ 0000]
sext_ln66_2        (sext             ) [ 0000]
trunc_ln66_2       (trunc            ) [ 0000]
add_ln66_2         (add              ) [ 0111]
add_ln67_2         (add              ) [ 0011]
d_i_3_read         (read             ) [ 0000]
sext_ln66_3        (sext             ) [ 0000]
trunc_ln66_3       (trunc            ) [ 0000]
add_ln66_3         (add              ) [ 0111]
add_ln67_3         (add              ) [ 0011]
d_i_4_read         (read             ) [ 0000]
sext_ln66_4        (sext             ) [ 0000]
trunc_ln66_4       (trunc            ) [ 0000]
add_ln66_4         (add              ) [ 0111]
add_ln67_4         (add              ) [ 0011]
d_i_5_read         (read             ) [ 0000]
sext_ln66_5        (sext             ) [ 0000]
trunc_ln66_5       (trunc            ) [ 0000]
add_ln66_5         (add              ) [ 0111]
add_ln67_5         (add              ) [ 0011]
d_i_6_read         (read             ) [ 0000]
sext_ln66_6        (sext             ) [ 0000]
trunc_ln66_6       (trunc            ) [ 0000]
add_ln66_6         (add              ) [ 0111]
add_ln67_6         (add              ) [ 0011]
d_i_7_read         (read             ) [ 0000]
sext_ln66_7        (sext             ) [ 0000]
trunc_ln66_7       (trunc            ) [ 0000]
add_ln66_7         (add              ) [ 0111]
add_ln67_7         (add              ) [ 0011]
i                  (add              ) [ 0000]
trunc_ln64         (trunc            ) [ 0111]
tmp                (bitselect        ) [ 0011]
br_ln64            (br               ) [ 0111]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
store_ln66         (store            ) [ 0000]
br_ln69            (br               ) [ 0111]
empty              (speclooptripcount) [ 0000]
specpipeline_ln7   (specpipeline     ) [ 0000]
specloopname_ln58  (specloopname     ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
return_ln69        (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="d_i_0_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="d_i_1_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="16" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="d_i_2_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="d_i_3_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="16" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="d_i_4_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="d_i_5_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="16" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="d_i_6_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="16" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="d_i_7_read_read_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="do_init_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="do_init_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="4" bw="1" slack="0"/>
<pin id="214" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="add_7162_rewind_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_7162_rewind (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_7162_rewind_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="1" slack="0"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_7162_rewind/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="add_6144_rewind_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_6144_rewind (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_6144_rewind_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="1" slack="0"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_6144_rewind/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="add_5126_rewind_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_5126_rewind (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_5126_rewind_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="1" slack="0"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_5126_rewind/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_4108_rewind_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_4108_rewind (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_4108_rewind_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="1" slack="0"/>
<pin id="272" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_4108_rewind/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="add_3810_rewind_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_3810_rewind (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_3810_rewind_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="1" slack="0"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_3810_rewind/2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="add_2612_rewind_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_2612_rewind (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_2612_rewind_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="4" bw="1" slack="0"/>
<pin id="300" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_2612_rewind/2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="add_1414_rewind_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1414_rewind (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_1414_rewind_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="1" slack="0"/>
<pin id="314" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_1414_rewind/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="add216_rewind_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add216_rewind (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="add216_rewind_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="1" slack="0"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add216_rewind/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i1_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="4" bw="1" slack="0"/>
<pin id="342" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="add216_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add216 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="add216_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="32" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add216/2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_1414_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="358" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_1414 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_1414_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_1414/2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_2612_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_2612 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_2612_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_2612/2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_3810_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_3810 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_3810_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_3810/2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_4108_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="388" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_4108 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_4108_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_4108/2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_5126_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="398" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_5126 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_5126_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_5126/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_6144_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_6144 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_6144_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_6144/2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="add_7162_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_7162 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_7162_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_7162/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="acc_0_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="acc_1_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="acc_2_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="acc_3_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="acc_4_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="acc_5_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="acc_6_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="acc_7_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i1_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln66_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln66_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln66_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln67_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln66_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln66_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln66_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln67_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln66_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln66_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_2/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln66_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln67_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln66_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_3/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln66_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_3/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln66_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_3/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln67_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln66_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_4/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln66_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_4/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln66_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_4/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln67_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln66_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_5/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln66_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_5/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln66_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_5/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln67_5_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln66_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_6/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln66_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_6/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln66_6_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_6/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln67_6_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_6/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln66_7_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_7/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln66_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_7/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln66_7_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_7/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln67_7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="0"/>
<pin id="634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_7/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln64_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln66_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln66_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln66_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln66_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln66_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln66_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln66_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln66_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="return_ln69_fu_704">
<pin_list>
<pin id="705" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln69/3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln66_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="711" class="1005" name="add_ln67_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="716" class="1005" name="add_ln66_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln67_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="1"/>
<pin id="723" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="add_ln66_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln67_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln66_3_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_3 "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln67_3_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="add_ln66_4_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="add_ln67_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_4 "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln66_5_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_5 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln67_5_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_5 "/>
</bind>
</comp>

<comp id="766" class="1005" name="add_ln66_6_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_6 "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln67_6_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="1"/>
<pin id="773" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_6 "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln66_7_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66_7 "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln67_7_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="1"/>
<pin id="783" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_7 "/>
</bind>
</comp>

<comp id="786" class="1005" name="trunc_ln64_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="0"/>
<pin id="788" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="80" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="82" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="80" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="82" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="80" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="80" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="80" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="80" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="82" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="219"><net_src comp="208" pin="6"/><net_sink comp="204" pin=0"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="224" pin=4"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="266" pin=4"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="280" pin=4"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="336" pin=4"/></net>

<net id="355"><net_src comp="322" pin="6"/><net_sink comp="349" pin=2"/></net>

<net id="365"><net_src comp="308" pin="6"/><net_sink comp="359" pin=2"/></net>

<net id="375"><net_src comp="294" pin="6"/><net_sink comp="369" pin=2"/></net>

<net id="385"><net_src comp="280" pin="6"/><net_sink comp="379" pin=2"/></net>

<net id="395"><net_src comp="266" pin="6"/><net_sink comp="389" pin=2"/></net>

<net id="405"><net_src comp="252" pin="6"/><net_sink comp="399" pin=2"/></net>

<net id="415"><net_src comp="238" pin="6"/><net_sink comp="409" pin=2"/></net>

<net id="425"><net_src comp="224" pin="6"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="32" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="439"><net_src comp="36" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="444"><net_src comp="38" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="469"><net_src comp="336" pin="6"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="100" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="349" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="470" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="349" pin="4"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="100" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="474" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="484" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="494"><net_src comp="113" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="359" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="491" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="359" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="113" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="495" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="515"><net_src comp="126" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="369" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="512" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="369" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="126" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="516" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="536"><net_src comp="139" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="379" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="533" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="379" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="139" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="537" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="145" pin=2"/></net>

<net id="557"><net_src comp="152" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="389" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="554" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="389" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="152" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="558" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="568" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="578"><net_src comp="165" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="399" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="575" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="399" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="165" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="579" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="589" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="599"><net_src comp="178" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="409" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="596" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="409" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="178" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="600" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="610" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="620"><net_src comp="191" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="419" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="617" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="419" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="191" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="621" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="631" pin="2"/><net_sink comp="197" pin=2"/></net>

<net id="642"><net_src comp="466" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="84" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="86" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="638" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="88" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="478" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="32" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="499" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="34" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="520" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="36" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="541" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="38" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="562" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="40" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="583" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="42" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="604" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="44" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="625" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="46" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="478" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="714"><net_src comp="484" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="719"><net_src comp="499" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="724"><net_src comp="505" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="729"><net_src comp="520" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="734"><net_src comp="526" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="739"><net_src comp="541" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="744"><net_src comp="547" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="749"><net_src comp="562" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="754"><net_src comp="568" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="759"><net_src comp="583" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="764"><net_src comp="589" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="769"><net_src comp="604" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="774"><net_src comp="610" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="779"><net_src comp="625" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="784"><net_src comp="631" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="789"><net_src comp="644" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="794"><net_src comp="648" pin="3"/><net_sink comp="791" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {3 }
	Port: d_o_1 | {3 }
	Port: d_o_2 | {3 }
	Port: d_o_3 | {3 }
	Port: d_o_4 | {3 }
	Port: d_o_5 | {3 }
	Port: d_o_6 | {3 }
	Port: d_o_7 | {3 }
	Port: acc_0 | {2 }
	Port: acc_1 | {2 }
	Port: acc_2 | {2 }
	Port: acc_3 | {2 }
	Port: acc_4 | {2 }
	Port: acc_5 | {2 }
	Port: acc_6 | {2 }
	Port: acc_7 | {2 }
 - Input state : 
	Port: axi_interfaces : d_i_0 | {2 }
	Port: axi_interfaces : d_i_1 | {2 }
	Port: axi_interfaces : d_i_2 | {2 }
	Port: axi_interfaces : d_i_3 | {2 }
	Port: axi_interfaces : d_i_4 | {2 }
	Port: axi_interfaces : d_i_5 | {2 }
	Port: axi_interfaces : d_i_6 | {2 }
	Port: axi_interfaces : d_i_7 | {2 }
	Port: axi_interfaces : acc_0 | {2 }
	Port: axi_interfaces : acc_1 | {2 }
	Port: axi_interfaces : acc_2 | {2 }
	Port: axi_interfaces : acc_3 | {2 }
	Port: axi_interfaces : acc_4 | {2 }
	Port: axi_interfaces : acc_5 | {2 }
	Port: axi_interfaces : acc_6 | {2 }
	Port: axi_interfaces : acc_7 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		add216 : 2
		add_1414 : 2
		add_2612 : 2
		add_3810 : 2
		add_4108 : 2
		add_5126 : 2
		add_6144 : 2
		add_7162 : 2
		i1_cast : 1
		trunc_ln66 : 3
		add_ln66 : 3
		add_ln67 : 4
		write_ln67 : 5
		trunc_ln66_1 : 3
		add_ln66_1 : 3
		add_ln67_1 : 4
		write_ln67 : 5
		trunc_ln66_2 : 3
		add_ln66_2 : 3
		add_ln67_2 : 4
		write_ln67 : 5
		trunc_ln66_3 : 3
		add_ln66_3 : 3
		add_ln67_3 : 4
		write_ln67 : 5
		trunc_ln66_4 : 3
		add_ln66_4 : 3
		add_ln67_4 : 4
		write_ln67 : 5
		trunc_ln66_5 : 3
		add_ln66_5 : 3
		add_ln67_5 : 4
		write_ln67 : 5
		trunc_ln66_6 : 3
		add_ln66_6 : 3
		add_ln67_6 : 4
		write_ln67 : 5
		trunc_ln66_7 : 3
		add_ln66_7 : 3
		add_ln67_7 : 4
		write_ln67 : 5
		i : 2
		trunc_ln64 : 3
		tmp : 3
		br_ln64 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
		store_ln66 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln66_fu_478    |    0    |    39   |
|          |     add_ln67_fu_484    |    0    |    23   |
|          |    add_ln66_1_fu_499   |    0    |    39   |
|          |    add_ln67_1_fu_505   |    0    |    23   |
|          |    add_ln66_2_fu_520   |    0    |    39   |
|          |    add_ln67_2_fu_526   |    0    |    23   |
|          |    add_ln66_3_fu_541   |    0    |    39   |
|          |    add_ln67_3_fu_547   |    0    |    23   |
|    add   |    add_ln66_4_fu_562   |    0    |    39   |
|          |    add_ln67_4_fu_568   |    0    |    23   |
|          |    add_ln66_5_fu_583   |    0    |    39   |
|          |    add_ln67_5_fu_589   |    0    |    23   |
|          |    add_ln66_6_fu_604   |    0    |    39   |
|          |    add_ln67_6_fu_610   |    0    |    23   |
|          |    add_ln66_7_fu_625   |    0    |    39   |
|          |    add_ln67_7_fu_631   |    0    |    23   |
|          |        i_fu_638        |    0    |    13   |
|----------|------------------------|---------|---------|
|          | d_i_0_read_read_fu_100 |    0    |    0    |
|          | d_i_1_read_read_fu_113 |    0    |    0    |
|          | d_i_2_read_read_fu_126 |    0    |    0    |
|   read   | d_i_3_read_read_fu_139 |    0    |    0    |
|          | d_i_4_read_read_fu_152 |    0    |    0    |
|          | d_i_5_read_read_fu_165 |    0    |    0    |
|          | d_i_6_read_read_fu_178 |    0    |    0    |
|          | d_i_7_read_read_fu_191 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    grp_write_fu_106    |    0    |    0    |
|          |    grp_write_fu_119    |    0    |    0    |
|          |    grp_write_fu_132    |    0    |    0    |
|   write  |    grp_write_fu_145    |    0    |    0    |
|          |    grp_write_fu_158    |    0    |    0    |
|          |    grp_write_fu_171    |    0    |    0    |
|          |    grp_write_fu_184    |    0    |    0    |
|          |    grp_write_fu_197    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     i1_cast_fu_466     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    sext_ln66_fu_470    |    0    |    0    |
|          |   sext_ln66_1_fu_491   |    0    |    0    |
|          |   sext_ln66_2_fu_512   |    0    |    0    |
|   sext   |   sext_ln66_3_fu_533   |    0    |    0    |
|          |   sext_ln66_4_fu_554   |    0    |    0    |
|          |   sext_ln66_5_fu_575   |    0    |    0    |
|          |   sext_ln66_6_fu_596   |    0    |    0    |
|          |   sext_ln66_7_fu_617   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln66_fu_474   |    0    |    0    |
|          |   trunc_ln66_1_fu_495  |    0    |    0    |
|          |   trunc_ln66_2_fu_516  |    0    |    0    |
|          |   trunc_ln66_3_fu_537  |    0    |    0    |
|   trunc  |   trunc_ln66_4_fu_558  |    0    |    0    |
|          |   trunc_ln66_5_fu_579  |    0    |    0    |
|          |   trunc_ln66_6_fu_600  |    0    |    0    |
|          |   trunc_ln66_7_fu_621  |    0    |    0    |
|          |    trunc_ln64_fu_644   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_648       |    0    |    0    |
|----------|------------------------|---------|---------|
|  return  |   return_ln69_fu_704   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   509   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     add216_reg_346    |   32   |
| add216_rewind_reg_318 |   32   |
|    add_1414_reg_356   |   32   |
|add_1414_rewind_reg_304|   32   |
|    add_2612_reg_366   |   32   |
|add_2612_rewind_reg_290|   32   |
|    add_3810_reg_376   |   32   |
|add_3810_rewind_reg_276|   32   |
|    add_4108_reg_386   |   32   |
|add_4108_rewind_reg_262|   32   |
|    add_5126_reg_396   |   32   |
|add_5126_rewind_reg_248|   32   |
|    add_6144_reg_406   |   32   |
|add_6144_rewind_reg_234|   32   |
|    add_7162_reg_416   |   32   |
|add_7162_rewind_reg_220|   32   |
|   add_ln66_1_reg_716  |   32   |
|   add_ln66_2_reg_726  |   32   |
|   add_ln66_3_reg_736  |   32   |
|   add_ln66_4_reg_746  |   32   |
|   add_ln66_5_reg_756  |   32   |
|   add_ln66_6_reg_766  |   32   |
|   add_ln66_7_reg_776  |   32   |
|    add_ln66_reg_706   |   32   |
|   add_ln67_1_reg_721  |   16   |
|   add_ln67_2_reg_731  |   16   |
|   add_ln67_3_reg_741  |   16   |
|   add_ln67_4_reg_751  |   16   |
|   add_ln67_5_reg_761  |   16   |
|   add_ln67_6_reg_771  |   16   |
|   add_ln67_7_reg_781  |   16   |
|    add_ln67_reg_711   |   16   |
|    do_init_reg_204    |    1   |
|       i1_reg_332      |    5   |
|      tmp_reg_791      |    1   |
|   trunc_ln64_reg_786  |    5   |
+-----------------------+--------+
|         Total         |   908  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_106 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_119 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_132 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_145 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_158 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_171 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_184 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_197 |  p2  |   2  |  16  |   32   ||    9    |
|  do_init_reg_204 |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  14.292 ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   509  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   908  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   908  |   590  |
+-----------+--------+--------+--------+
