reg  clk, data_in, reset_b, data_logging;
wire wire[9:0] data_out t;

SIPO SIPO_inst(
 .clk(clk),.data_in(data_in),.reset_b(reset_b),.data_logging(data_logging),.wire[9:0](wire[9:0]),.data_out(data_out),.t(t));

always #5 clk = ~clk;

initial begin
clk = 0;
end
