<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p804" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_804{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_804{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_804{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_804{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_804{left:232px;bottom:879px;letter-spacing:-0.13px;}
#t6_804{left:145px;bottom:850px;letter-spacing:-0.19px;word-spacing:0.04px;}
#t7_804{left:232px;bottom:827px;letter-spacing:-0.12px;}
#t8_804{left:232px;bottom:811px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t9_804{left:232px;bottom:794px;letter-spacing:-0.13px;word-spacing:-0.62px;}
#ta_804{left:232px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tb_804{left:420px;bottom:772px;letter-spacing:-0.27px;}
#tc_804{left:442px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#td_804{left:232px;bottom:754px;letter-spacing:-0.12px;}
#te_804{left:232px;bottom:737px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_804{left:697px;bottom:738px;letter-spacing:-0.22px;}
#tg_804{left:232px;bottom:720px;letter-spacing:-0.1px;word-spacing:0.01px;}
#th_804{left:638px;bottom:721px;letter-spacing:-0.24px;word-spacing:-0.08px;}
#ti_804{left:721px;bottom:720px;}
#tj_804{left:232px;bottom:704px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tk_804{left:446px;bottom:705px;letter-spacing:-0.22px;}
#tl_804{left:464px;bottom:704px;}
#tm_804{left:145px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tn_804{left:232px;bottom:652px;letter-spacing:-0.11px;word-spacing:0.01px;}
#to_804{left:232px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#tp_804{left:232px;bottom:618px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_804{left:232px;bottom:601px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tr_804{left:232px;bottom:578px;letter-spacing:-0.12px;}
#ts_804{left:145px;bottom:549px;letter-spacing:-0.11px;}
#tt_804{left:232px;bottom:549px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#tu_804{left:617px;bottom:550px;letter-spacing:-0.25px;}
#tv_804{left:644px;bottom:549px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#tw_804{left:232px;bottom:533px;letter-spacing:-0.22px;}
#tx_804{left:253px;bottom:533px;letter-spacing:-0.1px;}
#ty_804{left:232px;bottom:510px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tz_804{left:232px;bottom:493px;letter-spacing:-0.12px;word-spacing:-0.65px;}
#t10_804{left:232px;bottom:476px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t11_804{left:232px;bottom:459px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t12_804{left:232px;bottom:436px;letter-spacing:-0.09px;word-spacing:-0.22px;}
#t13_804{left:264px;bottom:436px;letter-spacing:-0.17px;word-spacing:-0.16px;}
#t14_804{left:433px;bottom:436px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t15_804{left:618px;bottom:436px;letter-spacing:-0.2px;word-spacing:-0.13px;}
#t16_804{left:232px;bottom:420px;letter-spacing:-0.12px;}
#t17_804{left:286px;bottom:420px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t18_804{left:232px;bottom:403px;letter-spacing:-0.1px;word-spacing:-0.95px;}
#t19_804{left:232px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1a_804{left:232px;bottom:369px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_804{left:610px;bottom:369px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_804{left:702px;bottom:369px;letter-spacing:-0.09px;}
#t1d_804{left:232px;bottom:352px;letter-spacing:-0.11px;}
#t1e_804{left:605px;bottom:354px;letter-spacing:-0.01px;}
#t1f_804{left:232px;bottom:335px;letter-spacing:-0.24px;}
#t1g_804{left:232px;bottom:313px;letter-spacing:-0.11px;word-spacing:-1.02px;}
#t1h_804{left:232px;bottom:296px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1i_804{left:232px;bottom:273px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t1j_804{left:232px;bottom:256px;letter-spacing:-0.11px;}
#t1k_804{left:232px;bottom:233px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_804{left:232px;bottom:210px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1m_804{left:232px;bottom:193px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1n_804{left:232px;bottom:177px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1o_804{left:232px;bottom:160px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1p_804{left:232px;bottom:143px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_804{left:232px;bottom:126px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1r_804{left:539px;bottom:126px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1s_804{left:663px;bottom:126px;letter-spacing:-0.07px;}
#t1t_804{left:232px;bottom:109px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_804{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_804{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_804{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_804{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s5_804{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_804{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_804{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_804{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts804" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg804Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg804" style="-webkit-user-select: none;"><object width="825" height="990" data="804/804.svg" type="image/svg+xml" id="pdf804" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_804" class="t s1_804">Caches and Write Buffers </span>
<span id="t2_804" class="t s2_804">B6-20 </span><span id="t3_804" class="t s1_804">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_804" class="t s2_804">ARM DDI 0100I </span>
<span id="t5_804" class="t s3_804">DMB can be executed in both privileged and user modes. </span>
<span id="t6_804" class="t s4_804">Wait for interrupt </span>
<span id="t7_804" class="t s3_804">Puts the ARM into a low power state and stops it executing further until an interrupt, or a </span>
<span id="t8_804" class="t s3_804">debug request, occurs. Interrupt and debug events always cause the ARM processor to </span>
<span id="t9_804" class="t s3_804">restart, irrespective of whether the interrupt is masked. Debug events require debug enabled. </span>
<span id="ta_804" class="t s3_804">When an interrupt does occur, the </span><span id="tb_804" class="t v0_804 s5_804">MCR </span><span id="tc_804" class="t s3_804">instruction completes and either the next instruction </span>
<span id="td_804" class="t s3_804">executes (if an interrupt event and the interrupt is masked), or the IRQ or FIQ handler is </span>
<span id="te_804" class="t s3_804">entered as normal. The return link in R14_irq or R14_fiq contains the address of the </span><span id="tf_804" class="t v0_804 s5_804">MCR </span>
<span id="tg_804" class="t s3_804">instruction plus 8, so that the normal instruction used for interrupt return (</span><span id="th_804" class="t v0_804 s5_804">SUBS PC,R14,#4</span><span id="ti_804" class="t s3_804">) </span>
<span id="tj_804" class="t s3_804">returns to the instruction following the </span><span id="tk_804" class="t v0_804 s5_804">MCR</span><span id="tl_804" class="t s3_804">. </span>
<span id="tm_804" class="t s4_804">Prefetch flush </span>
<span id="tn_804" class="t s3_804">Flushing the instruction prefetch buffer has the effect that all instructions occurring in </span>
<span id="to_804" class="t s3_804">program order after this instruction are fetched from the memory system, including the L1 </span>
<span id="tp_804" class="t s3_804">cache or TCM, after the execution of this instruction. This operation can be useful for </span>
<span id="tq_804" class="t s3_804">ensuring the correct execution of self-modifying code. </span>
<span id="tr_804" class="t s3_804">Prefetch flush can be executed in both privileged and user modes. </span>
<span id="ts_804" class="t s4_804">Data </span><span id="tt_804" class="t s3_804">Is the value that is written to register 7. This is the value in the register </span><span id="tu_804" class="t v0_804 s5_804">&lt;Rd&gt; </span><span id="tv_804" class="t s3_804">specified in the </span>
<span id="tw_804" class="t v0_804 s5_804">MCR </span><span id="tx_804" class="t s3_804">instruction. </span>
<span id="ty_804" class="t s3_804">From ARMv6, if the data is stated to be a virtual address, it does not need to be cache line </span>
<span id="tz_804" class="t s3_804">aligned. The address is looked up in the cache for the particular operations. Invalidation and </span>
<span id="t10_804" class="t s3_804">cleaning operations have no effect if they miss in the cache. If the corresponding entry is not </span>
<span id="t11_804" class="t s3_804">in the TLB, these instructions might cause a hardware page table walk. </span>
<span id="t12_804" class="t s3_804">If the </span><span id="t13_804" class="t s6_804">Fast Context Switch Extension </span><span id="t14_804" class="t s3_804">(FCSE), described in Chapter B8 </span><span id="t15_804" class="t s6_804">Fast Context Switch </span>
<span id="t16_804" class="t s6_804">Extension</span><span id="t17_804" class="t s3_804">, is being used, all of the references to MVA in this section mean the modified </span>
<span id="t18_804" class="t s3_804">virtual address, that is the address that would be generated as a result of an FCSE translation, </span>
<span id="t19_804" class="t s3_804">and no further translation is performed. The modified virtual address is combined with the </span>
<span id="t1a_804" class="t s3_804">ASID for non-global pages before a translation is made. As noted in </span><span id="t1b_804" class="t s6_804">About the FCSE </span><span id="t1c_804" class="t s3_804">on </span>
<span id="t1d_804" class="t s3_804">page B8-2, the use of the FCSE with non-global pages can result in </span><span id="t1e_804" class="t s7_804">UNPREDICTABLE </span>
<span id="t1f_804" class="t s3_804">behavior. </span>
<span id="t1g_804" class="t s3_804">A loop of single line cache control operations can be used to clean and/or invalidate all cache </span>
<span id="t1h_804" class="t s3_804">lines relating to a specified range of addresses. </span>
<span id="t1i_804" class="t s3_804">If the data is stated to be set/way, the data identifies the cache line that the operation is to be </span>
<span id="t1j_804" class="t s3_804">applied to by specifying which cache set it belongs to and the way number within the set. </span>
<span id="t1k_804" class="t s3_804">A loop of operations of this type can be used to clean and/or invalidate all of the cache. </span>
<span id="t1l_804" class="t s3_804">The format of set/way data is shown in Table B6-5 on page B6-21, where L, A, and S are </span>
<span id="t1m_804" class="t s3_804">the logarithms base 2 of the cache size parameters LINELEN, ASSOCIATIVITY and </span>
<span id="t1n_804" class="t s3_804">NSETS, rounded up to an integer in the case of A. These parameters can be found in the </span>
<span id="t1o_804" class="t s3_804">Cache Type register. NSETS is derived from the size information using the other two </span>
<span id="t1p_804" class="t s3_804">parameters. The TC field in the Data indicates whether the Data should apply to the cache </span>
<span id="t1q_804" class="t s3_804">or to any TCM configured as SmartCache, described in </span><span id="t1r_804" class="t s6_804">SmartCache Behavior </span><span id="t1s_804" class="t s3_804">on </span>
<span id="t1t_804" class="t s3_804">page B7-6. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
