ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	htim1
  19              		.section	.bss.htim1,"aw",%nobits
  20              		.align	2
  23              	htim1:
  24 0000 00000000 		.space	76
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.section	.text.MX_TIM1_Init,"ax",%progbits
  26              		.align	1
  27              		.global	MX_TIM1_Init
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	MX_TIM1_Init:
  33              	.LFB144:
  34              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 2


  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  35              		.loc 1 31 1
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 32
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39 0000 80B5     		push	{r7, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 88B0     		sub	sp, sp, #32
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 40
  47 0004 00AF     		add	r7, sp, #0
  48              	.LCFI2:
  49              		.cfi_def_cfa_register 7
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  50              		.loc 1 37 26
  51 0006 07F11003 		add	r3, r7, #16
  52 000a 0022     		movs	r2, #0
  53 000c 1A60     		str	r2, [r3]
  54 000e 5A60     		str	r2, [r3, #4]
  55 0010 9A60     		str	r2, [r3, #8]
  56 0012 DA60     		str	r2, [r3, #12]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  57              		.loc 1 38 27
  58 0014 3B1D     		adds	r3, r7, #4
  59 0016 0022     		movs	r2, #0
  60 0018 1A60     		str	r2, [r3]
  61 001a 5A60     		str	r2, [r3, #4]
  62 001c 9A60     		str	r2, [r3, #8]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  43:Core/Src/tim.c ****   htim1.Instance = TIM1;
  63              		.loc 1 43 18
  64 001e 204B     		ldr	r3, .L6
  65 0020 204A     		ldr	r2, .L6+4
  66 0022 1A60     		str	r2, [r3]
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 239;
  67              		.loc 1 44 24
  68 0024 1E4B     		ldr	r3, .L6
  69 0026 EF22     		movs	r2, #239
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 3


  70 0028 5A60     		str	r2, [r3, #4]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  71              		.loc 1 45 26
  72 002a 1D4B     		ldr	r3, .L6
  73 002c 0022     		movs	r2, #0
  74 002e 9A60     		str	r2, [r3, #8]
  46:Core/Src/tim.c ****   htim1.Init.Period = 999;
  75              		.loc 1 46 21
  76 0030 1B4B     		ldr	r3, .L6
  77 0032 40F2E732 		movw	r2, #999
  78 0036 DA60     		str	r2, [r3, #12]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  79              		.loc 1 47 28
  80 0038 194B     		ldr	r3, .L6
  81 003a 0022     		movs	r2, #0
  82 003c 1A61     		str	r2, [r3, #16]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  83              		.loc 1 48 32
  84 003e 184B     		ldr	r3, .L6
  85 0040 0022     		movs	r2, #0
  86 0042 5A61     		str	r2, [r3, #20]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  87              		.loc 1 49 32
  88 0044 164B     		ldr	r3, .L6
  89 0046 8022     		movs	r2, #128
  90 0048 9A61     		str	r2, [r3, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  91              		.loc 1 50 7
  92 004a 1548     		ldr	r0, .L6
  93 004c FFF7FEFF 		bl	HAL_TIM_Base_Init
  94 0050 0346     		mov	r3, r0
  95              		.loc 1 50 6
  96 0052 002B     		cmp	r3, #0
  97 0054 01D0     		beq	.L2
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  98              		.loc 1 52 5
  99 0056 FFF7FEFF 		bl	Error_Handler
 100              	.L2:
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 101              		.loc 1 54 34
 102 005a 4FF48053 		mov	r3, #4096
 103 005e 3B61     		str	r3, [r7, #16]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 104              		.loc 1 55 7
 105 0060 07F11003 		add	r3, r7, #16
 106 0064 1946     		mov	r1, r3
 107 0066 0E48     		ldr	r0, .L6
 108 0068 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 109 006c 0346     		mov	r3, r0
 110              		.loc 1 55 6
 111 006e 002B     		cmp	r3, #0
 112 0070 01D0     		beq	.L3
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
 113              		.loc 1 57 5
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 4


 114 0072 FFF7FEFF 		bl	Error_Handler
 115              	.L3:
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 116              		.loc 1 59 37
 117 0076 0023     		movs	r3, #0
 118 0078 7B60     		str	r3, [r7, #4]
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 119              		.loc 1 60 38
 120 007a 0023     		movs	r3, #0
 121 007c BB60     		str	r3, [r7, #8]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 122              		.loc 1 61 33
 123 007e 0023     		movs	r3, #0
 124 0080 FB60     		str	r3, [r7, #12]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 125              		.loc 1 62 7
 126 0082 3B1D     		adds	r3, r7, #4
 127 0084 1946     		mov	r1, r3
 128 0086 0648     		ldr	r0, .L6
 129 0088 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 130 008c 0346     		mov	r3, r0
 131              		.loc 1 62 6
 132 008e 002B     		cmp	r3, #0
 133 0090 01D0     		beq	.L5
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
 134              		.loc 1 64 5
 135 0092 FFF7FEFF 		bl	Error_Handler
 136              	.L5:
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 137              		.loc 1 70 1
 138 0096 00BF     		nop
 139 0098 2037     		adds	r7, r7, #32
 140              	.LCFI3:
 141              		.cfi_def_cfa_offset 8
 142 009a BD46     		mov	sp, r7
 143              	.LCFI4:
 144              		.cfi_def_cfa_register 13
 145              		@ sp needed
 146 009c 80BD     		pop	{r7, pc}
 147              	.L7:
 148 009e 00BF     		.align	2
 149              	.L6:
 150 00a0 00000000 		.word	htim1
 151 00a4 00000140 		.word	1073807360
 152              		.cfi_endproc
 153              	.LFE144:
 155              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 156              		.align	1
 157              		.global	HAL_TIM_Base_MspInit
 158              		.syntax unified
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 5


 159              		.thumb
 160              		.thumb_func
 162              	HAL_TIM_Base_MspInit:
 163              	.LFB145:
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  73:Core/Src/tim.c **** {
 164              		.loc 1 73 1
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 16
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168 0000 80B5     		push	{r7, lr}
 169              	.LCFI5:
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 7, -8
 172              		.cfi_offset 14, -4
 173 0002 84B0     		sub	sp, sp, #16
 174              	.LCFI6:
 175              		.cfi_def_cfa_offset 24
 176 0004 00AF     		add	r7, sp, #0
 177              	.LCFI7:
 178              		.cfi_def_cfa_register 7
 179 0006 7860     		str	r0, [r7, #4]
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 180              		.loc 1 75 20
 181 0008 7B68     		ldr	r3, [r7, #4]
 182 000a 1B68     		ldr	r3, [r3]
 183              		.loc 1 75 5
 184 000c 0E4A     		ldr	r2, .L11
 185 000e 9342     		cmp	r3, r2
 186 0010 16D1     		bne	.L10
 187              	.LBB2:
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  80:Core/Src/tim.c ****     /* TIM1 clock enable */
  81:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 188              		.loc 1 81 5
 189 0012 0E4B     		ldr	r3, .L11+4
 190 0014 D3F8F030 		ldr	r3, [r3, #240]
 191 0018 0C4A     		ldr	r2, .L11+4
 192 001a 43F00103 		orr	r3, r3, #1
 193 001e C2F8F030 		str	r3, [r2, #240]
 194 0022 0A4B     		ldr	r3, .L11+4
 195 0024 D3F8F030 		ldr	r3, [r3, #240]
 196 0028 03F00103 		and	r3, r3, #1
 197 002c FB60     		str	r3, [r7, #12]
 198 002e FB68     		ldr	r3, [r7, #12]
 199              	.LBE2:
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****     /* TIM1 interrupt Init */
  84:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 200              		.loc 1 84 5
 201 0030 0022     		movs	r2, #0
 202 0032 0021     		movs	r1, #0
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 6


 203 0034 1920     		movs	r0, #25
 204 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  85:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 205              		.loc 1 85 5
 206 003a 1920     		movs	r0, #25
 207 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 208              	.L10:
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
  89:Core/Src/tim.c ****   }
  90:Core/Src/tim.c **** }
 209              		.loc 1 90 1
 210 0040 00BF     		nop
 211 0042 1037     		adds	r7, r7, #16
 212              	.LCFI8:
 213              		.cfi_def_cfa_offset 8
 214 0044 BD46     		mov	sp, r7
 215              	.LCFI9:
 216              		.cfi_def_cfa_register 13
 217              		@ sp needed
 218 0046 80BD     		pop	{r7, pc}
 219              	.L12:
 220              		.align	2
 221              	.L11:
 222 0048 00000140 		.word	1073807360
 223 004c 00440258 		.word	1476543488
 224              		.cfi_endproc
 225              	.LFE145:
 227              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 228              		.align	1
 229              		.global	HAL_TIM_Base_MspDeInit
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 234              	HAL_TIM_Base_MspDeInit:
 235              	.LFB146:
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  93:Core/Src/tim.c **** {
 236              		.loc 1 93 1
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 8
 239              		@ frame_needed = 1, uses_anonymous_args = 0
 240 0000 80B5     		push	{r7, lr}
 241              	.LCFI10:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 7, -8
 244              		.cfi_offset 14, -4
 245 0002 82B0     		sub	sp, sp, #8
 246              	.LCFI11:
 247              		.cfi_def_cfa_offset 16
 248 0004 00AF     		add	r7, sp, #0
 249              	.LCFI12:
 250              		.cfi_def_cfa_register 7
 251 0006 7860     		str	r0, [r7, #4]
  94:Core/Src/tim.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 7


  95:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 252              		.loc 1 95 20
 253 0008 7B68     		ldr	r3, [r7, #4]
 254 000a 1B68     		ldr	r3, [r3]
 255              		.loc 1 95 5
 256 000c 084A     		ldr	r2, .L16
 257 000e 9342     		cmp	r3, r2
 258 0010 0AD1     		bne	.L15
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 100:Core/Src/tim.c ****     /* Peripheral clock disable */
 101:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 259              		.loc 1 101 5
 260 0012 084B     		ldr	r3, .L16+4
 261 0014 D3F8F030 		ldr	r3, [r3, #240]
 262 0018 064A     		ldr	r2, .L16+4
 263 001a 23F00103 		bic	r3, r3, #1
 264 001e C2F8F030 		str	r3, [r2, #240]
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 104:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 265              		.loc 1 104 5
 266 0022 1920     		movs	r0, #25
 267 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 268              	.L15:
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c **** }
 269              		.loc 1 109 1
 270 0028 00BF     		nop
 271 002a 0837     		adds	r7, r7, #8
 272              	.LCFI13:
 273              		.cfi_def_cfa_offset 8
 274 002c BD46     		mov	sp, r7
 275              	.LCFI14:
 276              		.cfi_def_cfa_register 13
 277              		@ sp needed
 278 002e 80BD     		pop	{r7, pc}
 279              	.L17:
 280              		.align	2
 281              	.L16:
 282 0030 00000140 		.word	1073807360
 283 0034 00440258 		.word	1476543488
 284              		.cfi_endproc
 285              	.LFE146:
 287              		.text
 288              	.Letext0:
 289              		.file 2 "e:\\user\\bigai\\gcc_arm_none_eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 290              		.file 3 "e:\\user\\bigai\\gcc_arm_none_eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 291              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 292              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 293              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 294              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 8


 295              		.file 8 "Core/Inc/tim.h"
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccXokokr.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:23     .bss.htim1:00000000 htim1
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:20     .bss.htim1:00000000 $d
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:26     .text.MX_TIM1_Init:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:32     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:150    .text.MX_TIM1_Init:000000a0 $d
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:156    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:162    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:222    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:228    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:234    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Su\AppData\Local\Temp\ccXokokr.s:282    .text.HAL_TIM_Base_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
