{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752705639359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752705639359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 19:40:39 2025 " "Processing started: Wed Jul 16 19:40:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752705639359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705639359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705639359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752705639446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752705639446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_defs.v 1 1 " "Found 1 design units, including 1 entities, in source file test_defs.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_defs " "Found entity 1: test_defs" {  } { { "test_defs.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/test_defs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file UART_Memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Memoria " "Found entity 1: UART_Memoria" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControladorPrincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file ControladorPrincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorUART " "Found entity 1: ControladorUART" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 1 1 " "Found 1 design units, including 1 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendStart.v 1 1 " "Found 1 design units, including 1 entities, in source file SendStart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendStartGame " "Found entity 1: SendStartGame" {  } { { "SendStart.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendStart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendEndGame.v 1 1 " "Found 1 design units, including 1 entities, in source file SendEndGame.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendEndGame " "Found entity 1: SendEndGame" {  } { { "SendEndGame.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendEndGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendDificulty.v 1 1 " "Found 1 design units, including 1 entities, in source file SendDificulty.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameDificulty " "Found entity 1: SendGameDificulty" {  } { { "SendDificulty.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendDificulty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainController.v 1 1 " "Found 1 design units, including 1 entities, in source file MainController.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainController " "Found entity 1: MainController" {  } { { "MainController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PayloadController.v 1 1 " "Found 1 design units, including 1 entities, in source file PayloadController.v" { { "Info" "ISGN_ENTITY_NAME" "1 PayloadController " "Found entity 1: PayloadController" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendFullMap.v 1 1 " "Found 1 design units, including 1 entities, in source file SendFullMap.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendFullMap " "Found entity 1: SendFullMap" {  } { { "SendFullMap.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendFullMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SendGameStatus.v 1 1 " "Found 1 design units, including 1 entities, in source file SendGameStatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameStatus " "Found entity 1: SendGameStatus" {  } { { "SendGameStatus.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendGameStatus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752705643629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705643629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Memoria " "Elaborating entity \"UART_Memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752705643684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst1 " "Elaborating entity \"UART\" for hierarchy \"UART:inst1\"" {  } { { "UART_Memoria.bdf" "inst1" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 384 1504 1704 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(50) " "Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART.v(53) " "Verilog HDL assignment warning at UART.v(53): truncated value with size 32 to match size of target (1)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(58) " "Verilog HDL assignment warning at UART.v(58): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "UART.v(61) " "Verilog HDL Case Statement warning at UART.v(61): case item expression never matches the case expression" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(101) " "Verilog HDL assignment warning at UART.v(101): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(110) " "Verilog HDL assignment warning at UART.v(110): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data UART.v(6) " "Output port \"rx_data\" at UART.v(6) has no driver" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752705643685 "|UART_Memoria|UART:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorUART ControladorUART:inst " "Elaborating entity \"ControladorUART\" for hierarchy \"ControladorUART:inst\"" {  } { { "UART_Memoria.bdf" "inst" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 392 1016 1240 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643686 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControladorPrincipal.v(91) " "Verilog HDL Case Statement warning at ControladorPrincipal.v(91): incomplete case statement has no default case item" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752705643686 "|UART_Memoria|ControladorUART:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainController MainController:inst5 " "Elaborating entity \"MainController\" for hierarchy \"MainController:inst5\"" {  } { { "UART_Memoria.bdf" "inst5" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 168 656 896 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendStartGame MainController:inst5\|SendStartGame:send_start_game " "Elaborating entity \"SendStartGame\" for hierarchy \"MainController:inst5\|SendStartGame:send_start_game\"" {  } { { "MainController.v" "send_start_game" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController MainController:inst5\|SendStartGame:send_start_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"MainController:inst5\|SendStartGame:send_start_game\|PayloadController:payload_controller\"" {  } { { "SendStart.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendStart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643698 "|UART_Memoria|MainController:inst5|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643698 "|UART_Memoria|MainController:inst5|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameDificulty MainController:inst5\|SendGameDificulty:send_game_dificulty " "Elaborating entity \"SendGameDificulty\" for hierarchy \"MainController:inst5\|SendGameDificulty:send_game_dificulty\"" {  } { { "MainController.v" "send_game_dificulty" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController MainController:inst5\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"MainController:inst5\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller\"" {  } { { "SendDificulty.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendDificulty.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643699 "|UART_Memoria|MainController:inst5|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643699 "|UART_Memoria|MainController:inst5|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendFullMap MainController:inst5\|SendFullMap:map_sender " "Elaborating entity \"SendFullMap\" for hierarchy \"MainController:inst5\|SendFullMap:map_sender\"" {  } { { "MainController.v" "map_sender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController MainController:inst5\|SendFullMap:map_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"MainController:inst5\|SendFullMap:map_sender\|PayloadController:payload_controller\"" {  } { { "SendFullMap.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendFullMap.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643701 "|UART_Memoria|MainController:inst5|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "328 8 PayloadController.v(91) " "Verilog HDL assignment warning at PayloadController.v(91): truncated value with size 328 to match size of target (8)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643701 "|UART_Memoria|MainController:inst5|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643701 "|UART_Memoria|MainController:inst5|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameStatus MainController:inst5\|SendGameStatus:status_sender " "Elaborating entity \"SendGameStatus\" for hierarchy \"MainController:inst5\|SendGameStatus:status_sender\"" {  } { { "MainController.v" "status_sender" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController MainController:inst5\|SendGameStatus:status_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"MainController:inst5\|SendGameStatus:status_sender\|PayloadController:payload_controller\"" {  } { { "SendGameStatus.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendGameStatus.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643703 "|UART_Memoria|MainController:inst5|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "184 8 PayloadController.v(88) " "Verilog HDL assignment warning at PayloadController.v(88): truncated value with size 184 to match size of target (8)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643703 "|UART_Memoria|MainController:inst5|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643703 "|UART_Memoria|MainController:inst5|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendEndGame MainController:inst5\|SendEndGame:send_eng_game " "Elaborating entity \"SendEndGame\" for hierarchy \"MainController:inst5\|SendEndGame:send_eng_game\"" {  } { { "MainController.v" "send_eng_game" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/MainController.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController MainController:inst5\|SendEndGame:send_eng_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"MainController:inst5\|SendEndGame:send_eng_game\|PayloadController:payload_controller\"" {  } { { "SendEndGame.v" "payload_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/SendEndGame.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643704 "|UART_Memoria|MainController:inst5|SendEndGame:send_eng_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "PayloadController.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752705643704 "|UART_Memoria|MainController:inst5|SendEndGame:send_eng_game|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_defs test_defs:inst2 " "Elaborating entity \"test_defs\" for hierarchy \"test_defs:inst2\"" {  } { { "UART_Memoria.bdf" "inst2" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 200 216 424 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705643704 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752705644049 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752705644054 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752705644054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_ready GND " "Pin \"rx_ready\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 440 1704 1880 456 "rx_ready" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[7\] GND " "Pin \"rx_data\[7\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[6\] GND " "Pin \"rx_data\[6\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[5\] GND " "Pin \"rx_data\[5\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[4\] GND " "Pin \"rx_data\[4\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[3\] GND " "Pin \"rx_data\[3\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[2\] GND " "Pin \"rx_data\[2\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[1\] GND " "Pin \"rx_data\[1\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[0\] GND " "Pin \"rx_data\[0\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752705644080 "|UART_Memoria|rx_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752705644080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752705644111 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752705644265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752705644314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752705644314 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 440 1336 1504 456 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752705644340 "|UART_Memoria|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752705644340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752705644340 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752705644340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752705644340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752705644340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752705644346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 19:40:44 2025 " "Processing ended: Wed Jul 16 19:40:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752705644346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752705644346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752705644346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752705644346 ""}
