strict digraph "" {
	node [label="\N"];
	"631:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbd1c2e6ad0>",
		fillcolor=turquoise,
		label="631:BL
Add_rd_gray[9 - 1] <= Add_rd[9 - 1];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2e6790>]",
		style=filled,
		typ=Block];
	"Leaf_627:AL"	 [def_var="['Add_rd_gray']",
		label="Leaf_627:AL"];
	"631:BL" -> "Leaf_627:AL"	 [cond="[]",
		lineno=None];
	"629:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d23d0>",
		fillcolor=firebrick,
		label="629:NS
Add_rd_gray <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d23d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"629:NS" -> "Leaf_627:AL"	 [cond="[]",
		lineno=None];
	"628:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2d2510>",
		fillcolor=springgreen,
		label="628:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"628:IF" -> "631:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=628];
	"628:IF" -> "629:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=628];
	"627:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbd1c2d2590>",
		clk_sens=False,
		fillcolor=gold,
		label="627:AL",
		sens="['Reset', 'Clk_SYS']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Add_rd']"];
	"627:AL" -> "628:IF"	 [cond="[]",
		lineno=None];
}
