#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 10 07:33:36 2017
# Process ID: 5568
# Current directory: C:/axis_tut/tpg/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4840 C:\axis_tut\tpg\proj\hdmi_out.xpr
# Log file: C:/axis_tut/tpg/proj/vivado.log
# Journal file: C:/axis_tut/tpg/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/axis_tut/tpg/proj/hdmi_out.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/tpg/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 858.297 ; gain = 283.289
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/axis_tut/tpg/proj/hdmi_out.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 07:35:24 2017...
open_project C:/ip_repo/edit_inverse_color_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/myip_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/inverse_color_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 07:36:11 2017...
 block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <hdmi_out> from BD file <C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 975.617 ; gain = 131.453
delete_bd_objs [get_bd_intf_nets test_pattern_generator_v1_0_0_m00_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color:1.0 inverse_color_0
endgroup
set_property location {4 1048 481} [get_bd_cells inverse_color_0]
delete_bd_objs [get_bd_cells inverse_color_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color:1.0 inverse_color_0
endgroup
delete_bd_objs [get_bd_cells inverse_color_0]
save_bd_design
Wrote  : <C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
open_bd_design {C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
open_bd_design {C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:inverse_color:1.0 inverse_color_0
endgroup
delete_bd_objs [get_bd_cells inverse_color_0]
save_bd_design
Wrote  : <C:/axis_tut/tpg/proj/hdmi_out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 07:38:41 2017...
