# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Practica2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alber/Desktop/Universidad/Sistemas\ digitales\ programables/Practicas/P2/Practica2 {C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/LCD_SYNC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Nov 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2" C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/LCD_SYNC.v 
# -- Compiling module LCD_SYNC
# 
# Top level modules:
# 	LCD_SYNC
# End time: 16:25:39 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alber/Desktop/Universidad/Sistemas\ digitales\ programables/Practicas/P2/Practica2 {C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/contNb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Nov 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2" C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/contNb.v 
# -- Compiling module contNb
# 
# Top level modules:
# 	contNb
# End time: 16:25:39 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alber/Desktop/Universidad/Sistemas\ digitales\ programables/Practicas/P2/Practica2 {C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/pll_ltm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Nov 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2" C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/pll_ltm.v 
# -- Compiling module pll_ltm
# 
# Top level modules:
# 	pll_ltm
# End time: 16:25:39 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alber/Desktop/Universidad/Sistemas\ digitales\ programables/Practicas/P2/Practica2 {C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_rgb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Nov 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2" C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_rgb.v 
# -- Compiling module barras_rgb
# 
# Top level modules:
# 	barras_rgb
# End time: 16:25:39 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alber/Desktop/Universidad/Sistemas\ digitales\ programables/Practicas/P2/Practica2 {C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_lcd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Nov 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2" C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_lcd.v 
# -- Compiling module barras_lcd
# 
# Top level modules:
# 	barras_lcd
# End time: 16:25:39 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alber/Desktop/Universidad/Sistemas\ digitales\ programables/Practicas/P2/Practica2/db {C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/db/pll_ltm_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Nov 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/db" C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/db/pll_ltm_altpll.v 
# -- Compiling module pll_ltm_altpll
# 
# Top level modules:
# 	pll_ltm_altpll
# End time: 16:25:39 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alber/Desktop/Universidad/Sistemas\ digitales\ programables/Practicas/P2/Practica2 {C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_lcd_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:39 on Nov 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2" C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_lcd_tb.v 
# -- Compiling module barras_lcd_tb
# 
# Top level modules:
# 	barras_lcd_tb
# End time: 16:25:40 on Nov 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  barras_lcd_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" barras_lcd_tb 
# Start time: 16:25:40 on Nov 03,2023
# Loading work.barras_lcd_tb
# Loading work.barras_lcd
# Loading work.LCD_SYNC
# Loading work.pll_ltm
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.contNb
# Loading work.barras_rgb
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/LCD_SYNC.v(40): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /barras_lcd_tb/DUT/lcd_sync_module/pll_timer File: C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/pll_ltm.v
# ** Warning: (vsim-3722) C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/LCD_SYNC.v(40): [TFMPC] - Missing connection for port 'areset'.
# ** Warning: (vsim-3722) C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/LCD_SYNC.v(40): [TFMPC] - Missing connection for port 'locked'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: barras_lcd_tb.DUT.lcd_sync_module.pll_timer.altpll_component.cycloneiii_pll.pll3
# Fin de la simulacion
# 
# Cierro  fichero
# ** Note: $stop    : C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_lcd_tb.v(33)
#    Time: 22112980 ns  Iteration: 0  Instance: /barras_lcd_tb
# Break in Module barras_lcd_tb at C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2/Practica2/barras_lcd_tb.v line 33
# End time: 16:48:06 on Nov 03,2023, Elapsed time: 0:22:26
# Errors: 0, Warnings: 3
