Results of NGD DRC are available in C200_FPGA_drc.log.
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_distributed_dpramebnoner2128cbfd2d.ngo'...
Loading NGO design 'lngotmp/pmi_distributed_dpramebnoner5248cc18e7.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr915329153211ad013a.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5phub.ngl'...


Running DRC...

WARNING - synthesis: logical net 'i_rst_n' has no load.
WARNING - synthesis: input pad net 'i_rst_n' has no legal load.
WARNING - synthesis: logical net 'C200_FPGA_reveal_coretop_instance/jupdate[0]' has no load.
WARNING - synthesis: logical net 'sa5phub/tdoa' has no load.
WARNING - synthesis: logical net 'sa5phub/cdn' has no load.
WARNING - synthesis: logical net 'sa5phub/ip_enable[15]' has no load.
WARNING - synthesis: logical net 'sa5phub/genblk8.un1_jtagg_u_1' has no load.
WARNING - synthesis: logical net 'sa5phub/genblk8.un1_jtagg_u' has no load.
WARNING - synthesis: DRC complete with 8 warnings.

Design Results:
  27239 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file C200_FPGA_impl1.ngd.
