// Seed: 506003819
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output supply1 id_3,
    output reg id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input id_9
);
  assign id_7 = 1 && id_5 || 1 || id_6;
  assign id_3[1==1] = id_5;
  type_18(
      1 * id_0 - 1, ~1, 1'b0, id_2, 1
  );
  logic id_10;
  logic id_11;
  type_21(
      1'h0, 1'd0, 1
  );
  logic id_12 = 1;
  assign id_7  = 1'b0;
  assign id_11 = 1;
  always @(*) id_4 <= 1;
  logic id_13;
endmodule
