Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: spi_test_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spi_test_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spi_test_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : spi_test_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" into library work
Parsing entity <spi_test_top>.
Parsing architecture <structural> of entity <spi_test_top>.
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/modules/dcm/clk_wiz_v3_3.vhd" into library work
Parsing entity <clk_wiz_v3_3>.
Parsing architecture <xilinx> of entity <clk_wiz_v3_3>.
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/modules/master_controller/master_controller.vhd" into library work
Parsing entity <master_controller>.
Parsing architecture <str> of entity <master_controller>.
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/modules/simple_counter/simple_counter.vhd" into library work
Parsing entity <simple_counter>.
Parsing architecture <behavioural> of entity <simple_counter>.
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/modules/slave_checker/slave_checker.vhd" into library work
Parsing entity <slave_checker>.
Parsing architecture <str> of entity <slave_checker>.
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/modules/spi/grp_debouncer.vhd" into library work
Parsing entity <grp_debouncer>.
Parsing architecture <rtl> of entity <grp_debouncer>.
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_master.vhd" into library work
Parsing entity <spi_master>.
Parsing architecture <rtl> of entity <spi_master>.
WARNING:HDLCompiler:957 - "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_master.vhd" Line 505: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_master.vhd" Line 513: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_master.vhd" Line 521: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_master.vhd" Line 530: Case choice must be a locally static expression
Parsing VHDL file "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <rtl> of entity <spi_slave>.
WARNING:HDLCompiler:957 - "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_slave.vhd" Line 361: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_slave.vhd" Line 369: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_slave.vhd" Line 378: Case choice must be a locally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <spi_test_top> (architecture <structural>) with generics from library <work>.

Elaborating entity <clk_wiz_v3_3> (architecture <xilinx>) from library <work>.

Elaborating entity <master_controller> (architecture <str>) from library <work>.

Elaborating entity <simple_counter> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <spi_master> (architecture <rtl>) with generics from library <work>.

Elaborating entity <spi_slave> (architecture <rtl>) with generics from library <work>.

Elaborating entity <slave_checker> (architecture <str>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" Line 174: <chipscope_icon> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" Line 179: <chipscope_ila> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi_test_top>.
    Related source file is "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd".
        g_width = 16
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <do_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <state_dbg_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <sh_reg_dbg_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <wr_ack_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <do_valid_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <sck_ena_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <sck_ena_ce_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <do_transfer_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <wren_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <rx_bit_reg_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <core_clk_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <core_n_clk_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <core_ce_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 220: Output port <core_n_ce_o> of the instance <cmp_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 246: Output port <state_dbg_o> of the instance <cmp_spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 246: Output port <sh_reg_dbg_o> of the instance <cmp_spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 246: Output port <di_req_o> of the instance <cmp_spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 246: Output port <wr_ack_o> of the instance <cmp_spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 246: Output port <do_transfer_o> of the instance <cmp_spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 246: Output port <wren_o> of the instance <cmp_spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aylons/projetos/spi_test/hdl/top/spi_test_top.vhd" line 246: Output port <rx_bit_next_o> of the instance <cmp_spi_slave> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <spi_test_top> synthesized.

Synthesizing Unit <clk_wiz_v3_3>.
    Related source file is "/home/aylons/projetos/spi_test/hdl/modules/dcm/clk_wiz_v3_3.vhd".
    Summary:
	no macro.
Unit <clk_wiz_v3_3> synthesized.

Synthesizing Unit <master_controller>.
    Related source file is "/home/aylons/projetos/spi_test/hdl/modules/master_controller/master_controller.vhd".
    Found 1-bit register for signal <count_up_o>.
    Found 1-bit register for signal <wen>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <master_controller> synthesized.

Synthesizing Unit <simple_counter>.
    Related source file is "/home/aylons/projetos/spi_test/hdl/modules/simple_counter/simple_counter.vhd".
        g_width = 16
    Found 16-bit register for signal <cur_value>.
    Found 16-bit adder for signal <cur_value[15]_GND_15_o_add_0_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <simple_counter> synthesized.

Synthesizing Unit <spi_master>.
    Related source file is "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_master.vhd".
        N = 16
        CPOL = '0'
        CPHA = '0'
        PREFETCH = 1
        SPI_2X_CLK_DIV = 3
    Found 2-bit register for signal <spi_2x_ce_gen_proc.clk_cnt>.
    Found 1-bit register for signal <core_clk>.
    Found 1-bit register for signal <core_n_clk>.
    Found 1-bit register for signal <core_ce>.
    Found 1-bit register for signal <core_n_ce>.
    Found 1-bit register for signal <rx_bit_reg>.
    Found 1-bit register for signal <do_valid_A>.
    Found 1-bit register for signal <do_valid_B>.
    Found 1-bit register for signal <do_valid_C>.
    Found 1-bit register for signal <do_valid_D>.
    Found 1-bit register for signal <do_valid_o_reg>.
    Found 1-bit register for signal <di_req_o_A>.
    Found 1-bit register for signal <di_req_o_B>.
    Found 1-bit register for signal <di_req_o_C>.
    Found 1-bit register for signal <di_req_o_D>.
    Found 1-bit register for signal <di_req_o_reg>.
    Found 16-bit register for signal <di_reg>.
    Found 1-bit register for signal <wren>.
    Found 5-bit register for signal <state_reg>.
    Found 16-bit register for signal <sh_reg>.
    Found 1-bit register for signal <ssel_ena_reg>.
    Found 16-bit register for signal <do_buffer_reg>.
    Found 1-bit register for signal <do_transfer_reg>.
    Found 1-bit register for signal <di_req_reg>.
    Found 1-bit register for signal <wr_ack_reg>.
    Found 1-bit register for signal <sck_ena_reg>.
    Found 1-bit register for signal <spi_clk_reg>.
    Found 1-bit register for signal <spi_2x_ce>.
    Found 2-bit adder for signal <spi_2x_ce_gen_proc.clk_cnt[1]_GND_16_o_add_1_OUT> created at line 330.
    Found 5-bit subtractor for signal <GND_16_o_GND_16_o_sub_14_OUT<4:0>> created at line 528.
    Found 5-bit comparator greater for signal <state_reg[4]_GND_16_o_LessThan_22_o> created at line 521
    Found 5-bit comparator greater for signal <GND_16_o_state_reg[4]_LessThan_23_o> created at line 521
    Found 5-bit comparator greater for signal <state_reg[4]_GND_16_o_LessThan_24_o> created at line 530
    Found 5-bit comparator greater for signal <GND_16_o_state_reg[4]_LessThan_25_o> created at line 530
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <spi_master> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/aylons/projetos/spi_test/hdl/modules/spi/spi_slave.vhd".
        N = 16
        CPOL = '0'
        CPHA = '0'
        PREFETCH = 1
    Found 5-bit register for signal <state_reg>.
    Found 1-bit register for signal <preload_miso>.
    Found 1-bit register for signal <do_valid_B>.
    Found 1-bit register for signal <do_valid_C>.
    Found 1-bit register for signal <do_valid_D>.
    Found 1-bit register for signal <do_valid_o_reg>.
    Found 1-bit register for signal <di_req_o_A>.
    Found 1-bit register for signal <di_req_o_B>.
    Found 1-bit register for signal <di_req_o_C>.
    Found 1-bit register for signal <di_req_o_D>.
    Found 1-bit register for signal <di_req_o_reg>.
    Found 16-bit register for signal <di_reg>.
    Found 1-bit register for signal <wren>.
    Found 16-bit register for signal <sh_reg>.
    Found 16-bit register for signal <do_buffer_reg>.
    Found 1-bit register for signal <do_transfer_reg>.
    Found 1-bit register for signal <di_req_reg>.
    Found 1-bit register for signal <wr_ack_reg>.
    Found 1-bit register for signal <tx_bit_reg>.
    Found 1-bit register for signal <do_valid_A>.
    Found 5-bit subtractor for signal <GND_17_o_GND_17_o_sub_6_OUT<4:0>> created at line 376.
    Found 5-bit comparator greater for signal <state_reg[4]_GND_17_o_LessThan_9_o> created at line 369
    Found 5-bit comparator greater for signal <GND_17_o_state_reg[4]_LessThan_10_o> created at line 369
    Found 5-bit comparator greater for signal <state_reg[4]_GND_17_o_LessThan_11_o> created at line 378
    Found 5-bit comparator greater for signal <GND_17_o_state_reg[4]_LessThan_12_o> created at line 378
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <slave_checker>.
    Related source file is "/home/aylons/projetos/spi_test/hdl/modules/slave_checker/slave_checker.vhd".
        g_width = 16
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <ok_o>.
    Found 1-bit register for signal <nok_o>.
    Found 16-bit register for signal <getdata.prev_data>.
    Found 16-bit adder for signal <data_i[15]_GND_36_o_add_1_OUT> created at line 1241.
    Found 16-bit comparator equal for signal <data_i[15]_getdata.prev_data[15]_equal_1_o> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <slave_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 4
 2-bit adder                                           : 1
 5-bit subtractor                                      : 2
# Registers                                            : 57
 1-bit register                                        : 44
 16-bit register                                       : 10
 2-bit register                                        : 1
 5-bit register                                        : 2
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 5-bit comparator greater                              : 8
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 21
 16-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <chipscope_ila.ngc>.
Reading core <chipscope_icon.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <chipscope_ila_1>.
Loading core <chipscope_icon> for timing and area information for instance <cmp_chipscope_icon>.
WARNING:Xst:1710 - FF/Latch <wren> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_15> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_14> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_13> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_12> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_11> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_10> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_9> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_8> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_7> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_6> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_5> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_4> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_3> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_2> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_1> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <di_reg_0> (without init value) has a constant value of 0 in block <cmp_spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_ack_reg> of sequential type is unconnected in block <cmp_spi_slave>.

Synthesizing (advanced) Unit <simple_counter>.
The following registers are absorbed into counter <cur_value>: 1 register on signal <cur_value>.
Unit <simple_counter> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <spi_2x_ce_gen_proc.clk_cnt>: 1 register on signal <spi_2x_ce_gen_proc.clk_cnt>.
Unit <spi_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 5-bit subtractor                                      : 2
# Counters                                             : 4
 16-bit up counter                                     : 3
 2-bit up counter                                      : 1
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 9
 16-bit comparator equal                               : 1
 5-bit comparator greater                              : 8
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 37
 16-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <wren> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_15> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_14> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_13> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_12> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_11> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_10> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_9> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_8> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_7> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_6> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_5> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_4> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_3> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_2> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_1> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <di_reg_0> (without init value) has a constant value of 0 in block <spi_slave>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <spi_test_top> ...

Optimizing unit <spi_master> ...

Optimizing unit <spi_slave> ...

Optimizing unit <slave_checker> ...
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_15> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_14> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_13> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_12> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_11> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_10> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_9> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_8> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_7> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_6> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_5> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_4> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_3> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_2> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_1> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_buffer_reg_0> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_valid_D> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_valid_C> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_valid_B> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_valid_A> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_transfer_reg> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_master/do_valid_o_reg> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_spi_slave/di_req_o_D> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_spi_slave/di_req_o_C> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_spi_slave/di_req_o_B> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_spi_slave/di_req_o_A> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_spi_slave/wr_ack_reg> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_spi_slave/di_req_reg> of sequential type is unconnected in block <spi_test_top>.
WARNING:Xst:2677 - Node <cmp_spi_slave/di_req_o_reg> of sequential type is unconnected in block <spi_test_top>.
INFO:Xst:3203 - The FF/Latch <cmp_master/core_clk> in Unit <spi_test_top> is the opposite to the following FF/Latch, which will be removed : <cmp_master/core_n_clk> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block spi_test_top, actual ratio is 5.

Final Macro Processing ...

Processing Unit <spi_test_top> :
	Found 2-bit shift register for signal <cmp_master/di_req_o_D>.
	Found 2-bit shift register for signal <cmp_spi_slave/do_valid_D>.
Unit <spi_test_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : spi_test_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 662
#      GND                         : 7
#      INV                         : 13
#      LUT1                        : 115
#      LUT2                        : 34
#      LUT3                        : 24
#      LUT4                        : 88
#      LUT5                        : 28
#      LUT6                        : 77
#      MUXCY                       : 66
#      MUXCY_L                     : 67
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 11
#      MUXF8                       : 2
#      VCC                         : 10
#      XORCY                       : 117
# FlipFlops/Latches                : 514
#      FD                          : 169
#      FD_1                        : 1
#      FDC                         : 14
#      FDCE                        : 16
#      FDE                         : 85
#      FDP                         : 18
#      FDP_1                       : 1
#      FDR                         : 53
#      FDRE                        : 145
#      FDS                         : 11
#      LDC                         : 1
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Shift Registers                  : 104
#      SRL16                       : 64
#      SRL16E                      : 1
#      SRLC16E                     : 10
#      SRLC32E                     : 29
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 5
#      IBUFGDS                     : 1
#      OBUF                        : 37
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             514  out of  18224     2%  
 Number of Slice LUTs:                  483  out of   9112     5%  
    Number used as Logic:               379  out of   9112     4%  
    Number used as Memory:              104  out of   2176     4%  
       Number used as SRL:              104

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    744
   Number with an unused Flip Flop:     230  out of    744    30%  
   Number with an unused LUT:           261  out of    744    35%  
   Number of fully used LUT-FF pairs:   253  out of    744    34%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    232    19%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                                                      | Clock buffer(FF name)                                       | Load  |
--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
sys_clk_p_i                                                                                       | DCM_SP:CLKFX                                                | 456   |
spi_sck_i                                                                                         | BUFGP                                                       | 40    |
cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                         | BUFG                                                        | 128   |
cmp_chipscope_icon/CONTROL0<13>(cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
cmp_chipscope_icon/U0/iUPDATE_OUT                                                                 | NONE(cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD)              | 1     |
--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.282ns (Maximum Frequency: 97.259MHz)
   Minimum input arrival time before clock: 9.184ns
   Maximum output required time after clock: 7.427ns
   Maximum combinational path delay: 5.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p_i'
  Clock period: 3.259ns (frequency: 306.855MHz)
  Total number of paths / destination ports: 1643 / 766
-------------------------------------------------------------------------
Delay:               4.345ns (Levels of Logic = 2)
  Source:            cmp_master/state_reg_4 (FF)
  Destination:       cmp_master/sh_reg_15 (FF)
  Source Clock:      sys_clk_p_i rising 0.8X
  Destination Clock: sys_clk_p_i rising 0.8X

  Data Path: cmp_master/state_reg_4 to cmp_master/sh_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            28   0.525   1.908  cmp_master/state_reg_4 (cmp_master/state_reg_4)
     LUT6:I0->O            1   0.254   0.000  cmp_master/_n0341_inv_G (N7)
     MUXF7:I1->O          16   0.175   1.181  cmp_master/_n0341_inv (cmp_master/_n0341_inv)
     FDE:CE                    0.302          cmp_master/sh_reg_0
    ----------------------------------------
    Total                      4.345ns (1.256ns logic, 3.089ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spi_sck_i'
  Clock period: 7.618ns (frequency: 131.268MHz)
  Total number of paths / destination ports: 502 / 55
-------------------------------------------------------------------------
Delay:               3.809ns (Levels of Logic = 2)
  Source:            cmp_spi_slave/state_reg_2 (FF)
  Destination:       cmp_spi_slave/tx_bit_reg (FF)
  Source Clock:      spi_sck_i rising
  Destination Clock: spi_sck_i falling

  Data Path: cmp_spi_slave/state_reg_2 to cmp_spi_slave/tx_bit_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.284  cmp_spi_slave/state_reg_2 (cmp_spi_slave/state_reg_2)
     LUT4:I0->O           17   0.254   1.437  cmp_spi_slave/Mmux_sh_next171 (cmp_spi_slave/Mmux_sh_next17)
     LUT5:I2->O            1   0.235   0.000  cmp_spi_slave/tx_bit_next1 (cmp_spi_slave/tx_bit_next)
     FD_1:D                    0.074          cmp_spi_slave/tx_bit_reg
    ----------------------------------------
    Total                      3.809ns (1.088ns logic, 2.721ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 10.282ns (frequency: 97.259MHz)
  Total number of paths / destination ports: 2512 / 268
-------------------------------------------------------------------------
Delay:               10.282ns (Levels of Logic = 7)
  Source:            cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Source Clock:      cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.525   1.511  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.254   1.628  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O           51   0.250   2.284  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'cmp_chipscope_icon:CONTROL0<9>'
     begin scope: 'chipscope_ila_1:CONTROL<9>'
     LUT6:I0->O            1   0.254   0.910  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110)
     LUT6:I3->O            1   0.235   0.910  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113)
     LUT3:I0->O            1   0.235   0.958  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115)
     LUT6:I2->O            1   0.254   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.074          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     10.282ns (2.081ns logic, 8.201ns route)
                                       (20.2% logic, 79.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmp_chipscope_icon/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock: cmp_chipscope_icon/U0/iUPDATE_OUT rising

  Data Path: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_p_i'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              5.462ns (Levels of Logic = 4)
  Source:            cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: sys_clk_p_i rising 0.8X

  Data Path: cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            6   0.254   0.876  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'cmp_chipscope_icon:CONTROL0<13>'
     begin scope: 'chipscope_ila_1:CONTROL<13>'
     LUT2:I1->O            4   0.254   0.803  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.459          U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      5.462ns (1.221ns logic, 4.241ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spi_sck_i'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.793ns (Levels of Logic = 2)
  Source:            spi_mosi_i (PAD)
  Destination:       cmp_spi_slave/do_buffer_reg_0 (FF)
  Destination Clock: spi_sck_i rising

  Data Path: spi_mosi_i to cmp_spi_slave/do_buffer_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.137  spi_mosi_i_IBUF (spi_mosi_i_IBUF)
     LUT6:I0->O            2   0.254   0.000  cmp_spi_slave/Mmux_sh_next1 (cmp_spi_slave/sh_next<0>)
     FD:D                      0.074          cmp_spi_slave/sh_reg_0
    ----------------------------------------
    Total                      2.793ns (1.656ns logic, 1.137ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 192 / 148
-------------------------------------------------------------------------
Offset:              9.184ns (Levels of Logic = 7)
  Source:            cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           51   0.254   2.284  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'cmp_chipscope_icon:CONTROL0<9>'
     begin scope: 'chipscope_ila_1:CONTROL<9>'
     LUT6:I0->O            1   0.254   0.910  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110)
     LUT6:I3->O            1   0.235   0.910  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113)
     LUT3:I0->O            1   0.235   0.958  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115)
     LUT6:I2->O            1   0.254   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.074          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      9.184ns (1.560ns logic, 7.624ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cmp_chipscope_icon/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: cmp_chipscope_icon/U0/iUPDATE_OUT rising

  Data Path: cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_p_i'
  Total number of paths / destination ports: 42 / 35
-------------------------------------------------------------------------
Offset:              7.427ns (Levels of Logic = 3)
  Source:            cmp_master/state_reg_3 (FF)
  Destination:       spi_mosi_o (PAD)
  Source Clock:      sys_clk_p_i rising 0.8X

  Data Path: cmp_master/state_reg_3 to spi_mosi_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.525   1.664  cmp_master/state_reg_3 (cmp_master/state_reg_3)
     LUT3:I0->O            2   0.235   1.156  cmp_master/Mmux_state_next111 (cmp_master/Mmux_state_next11)
     LUT6:I1->O            1   0.254   0.681  cmp_master/Mmux_spi_mosi_o11 (spi_mosi_o_OBUF)
     OBUF:I->O                 2.912          spi_mosi_o_OBUF (spi_mosi_o)
    ----------------------------------------
    Total                      7.427ns (3.926ns logic, 3.501ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spi_sck_i'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.202ns (Levels of Logic = 2)
  Source:            cmp_spi_slave/tx_bit_reg (FF)
  Destination:       spi_miso_o (PAD)
  Source Clock:      spi_sck_i falling

  Data Path: cmp_spi_slave/tx_bit_reg to spi_miso_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.525   0.834  cmp_spi_slave/tx_bit_reg (cmp_spi_slave/tx_bit_reg)
     LUT2:I0->O            1   0.250   0.681  cmp_spi_slave/Mmux_spi_miso_o11 (spi_miso_o_OBUF)
     OBUF:I->O                 2.912          spi_miso_o_OBUF (spi_miso_o)
    ----------------------------------------
    Total                      5.202ns (3.687ns logic, 1.515ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            cmp_chipscope_icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cmp_chipscope_icon/U0/U_ICON/U_TDO_reg to cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 2)
  Source:            on_sw_i (PAD)
  Destination:       on_led_o (PAD)

  Data Path: on_sw_i to on_led_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  on_sw_i_IBUF (on_led_o_OBUF)
     OBUF:I->O                 2.912          on_led_o_OBUF (on_led_o)
    ----------------------------------------
    Total                      5.005ns (4.240ns logic, 0.765ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cmp_chipscope_icon/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_p_i    |         |         |    2.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
cmp_chipscope_icon/CONTROL0<13>                          |         |    5.272|         |         |
cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|   10.282|         |         |         |
cmp_chipscope_icon/U0/iUPDATE_OUT                        |    2.958|         |         |         |
sys_clk_p_i                                              |    5.111|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmp_chipscope_icon/U0/iUPDATE_OUT
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
cmp_chipscope_icon/U0/iUPDATE_OUT|    2.300|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock spi_sck_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spi_sck_i      |    3.874|         |    3.809|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p_i
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
cmp_chipscope_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.560|         |         |         |
spi_sck_i                                                |    3.701|         |         |         |
sys_clk_p_i                                              |    4.345|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.15 secs
 
--> 


Total memory usage is 403024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :   24 (   0 filtered)

