Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/shebalin/lom/fpga/dev/system/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_mcb_ddr3_wrapper_xst.prj"
Verilog Include Directory          : {"/home/shebalin/lom/fpga/dev/system/pcores/" "/home/shebalin/lom/IPRepository/MyProcessorIPLib/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx150tfgg900-3
Output File Name                   : "../implementation/system_mcb_ddr3_wrapper.ngc"

---- Source Options
Top Module Name                    : system_mcb_ddr3_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_init_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_init_sdram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_dm_iob_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_dm_iob_sdram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_dq_iob_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_dq_iob_sdram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_io_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_io_sdram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_ctl_io_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_ctl_io_sdram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_write_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_write_sdram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_top_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_top_sdram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mib_pim.v" into library mpmc_v6_06_a
Parsing module <mib_pim>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_pd.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_pd>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_pd_top.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_pd_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dly_ctrl.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dly_ctrl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rdclk_gen.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rdclk_gen>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_circ_buffer.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_circ_buffer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rddata_sync.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rddata_sync>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rdctrl_sync.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rdctrl_sync>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_read.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_read>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rdlvl.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rdlvl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_write.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_write>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_wrlvl.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_wrlvl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_init.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_init>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rd_bitslip.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rd_bitslip>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dq_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dq_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dm_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dm_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dqs_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dqs_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_data_io.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_data_io>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_ck_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_ck_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_clock_io.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_clock_io>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_control_io.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_control_io>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_ocb_mon_top.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_ocb_mon_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_ocb_mon.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_ocb_mon>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_top.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/round_robin_arb.v" into library mpmc_v6_06_a
Parsing module <round_robin_arb>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/rank_common.v" into library mpmc_v6_06_a
Parsing module <rank_common>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/rank_cntrl.v" into library mpmc_v6_06_a
Parsing module <rank_cntrl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/rank_mach.v" into library mpmc_v6_06_a
Parsing module <rank_mach>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/port_encoder.v" into library mpmc_v6_06_a
Parsing module <port_encoder>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ctrl_logic.v" into library mpmc_v6_06_a
Parsing module <mpmc_ctrl_logic>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_srl_delay.v" into library mpmc_v6_06_a
Parsing module <static_phy_srl_delay>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_read.v" into library mpmc_v6_06_a
Parsing module <static_phy_read>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_write.v" into library mpmc_v6_06_a
Parsing module <static_phy_write>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_control.v" into library mpmc_v6_06_a
Parsing module <static_phy_control>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_iobs.v" into library mpmc_v6_06_a
Parsing module <static_phy_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_top.v" into library mpmc_v6_06_a
Parsing module <static_phy_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dpram.v" into library mpmc_v6_06_a
Parsing module <dpram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo.v" into library mpmc_v6_06_a
Parsing module <srl16e_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo_protect.v" into library mpmc_v6_06_a
Parsing module <srl16e_fifo_protect>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_pipeline.v" into library mpmc_v6_06_a
Parsing module <fifo_pipeline>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_sample_cycle.v" into library mpmc_v6_06_a
Parsing module <mpmc_sample_cycle>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm_arbiter.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm_arbiter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm_timer.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm_timer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2pm_rd.v" into library mpmc_v6_06_a
Parsing module <mpmc_npi2pm_rd>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2pm_wr.v" into library mpmc_v6_06_a
Parsing module <mpmc_npi2pm_wr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm_npi_if.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm_npi_if>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rdcntr.v" into library mpmc_v6_06_a
Parsing module <mpmc_rdcntr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/pop_generator.v" into library mpmc_v6_06_a
Parsing module <pop_generator>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_addr.v" into library mpmc_v6_06_a
Parsing module <xcl_addr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v" into library mpmc_v6_06_a
Parsing module <xcl_read_data>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_write_data.v" into library mpmc_v6_06_a
Parsing module <xcl_write_data>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_xcl_if.v" into library mpmc_v6_06_a
Parsing module <mpmc_xcl_if>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access_data_path.v" into library mpmc_v6_06_a
Parsing module <dualxcl_access_data_path>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access.v" into library mpmc_v6_06_a
Parsing module <dualxcl_access>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_fsm.v" into library mpmc_v6_06_a
Parsing module <dualxcl_fsm>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v" into library mpmc_v6_06_a
Parsing module <dualxcl_read>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl.v" into library mpmc_v6_06_a
Parsing module <dualxcl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/DDR_MEMC_FIFO_32_RdCntr.v" into library mpmc_v6_06_a
Parsing module <DDR_MEMC_FIFO_32_RdCntr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_fifoaddr.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_fifoaddr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_input_pipeline.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_input_pipeline>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_output_pipeline.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_output_pipeline>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_push_tmp.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_push_tmp>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_nto1_mux>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_nto1_ormux>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ramb16_sx_sx.v" into library mpmc_v6_06_a
Parsing module <mpmc_ramb16_sx_sx>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_bram_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_bram_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_read_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_read_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_write_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_write_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_data_path.v" into library mpmc_v6_06_a
Parsing module <mpmc_data_path>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_addr_path.v" into library mpmc_v6_06_a
Parsing module <mpmc_addr_path>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_32_rdcntr.v" into library mpmc_v6_06_a
Parsing module <fifo_32_rdcntr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_4.v" into library mpmc_v6_06_a
Parsing module <fifo_4>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_1.v" into library mpmc_v6_06_a
Parsing module <fifo_1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ctrl_path_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_ctrl_path_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_req_pending_muxes.v" into library mpmc_v6_06_a
Parsing module <arb_req_pending_muxes>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/high_priority_select.v" into library mpmc_v6_06_a
Parsing module <high_priority_select>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_type_fifo.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_type_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_type_muxes.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_type_muxes>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_acknowledge.v" into library mpmc_v6_06_a
Parsing module <arb_acknowledge>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_bram_addr.v" into library mpmc_v6_06_a
Parsing module <arb_bram_addr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_start.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_start>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_which_port.v" into library mpmc_v6_06_a
Parsing module <arb_which_port>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_type.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_type>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arbiter.v" into library mpmc_v6_06_a
Parsing module <arbiter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_delay.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_delay>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/ctrl_path.v" into library mpmc_v6_06_a
Parsing module <ctrl_path>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ctrl_path.v" into library mpmc_v6_06_a
Parsing module <mpmc_ctrl_path>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_controller_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_controller_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_data_path_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_data_path_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_data_tap_inc.v" into library mpmc_v6_06_a
Parsing module <v4_phy_data_tap_inc>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_dm_iob.v" into library mpmc_v6_06_a
Parsing module <v4_phy_dm_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_dq_iob.v" into library mpmc_v6_06_a
Parsing module <v4_phy_dq_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_dqs_iob.v" into library mpmc_v6_06_a
Parsing module <v4_phy_dqs_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_infrastructure_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_infrastructure_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_init_ddr1.v" into library mpmc_v6_06_a
Parsing module <v4_phy_init_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_init_ddr2.v" into library mpmc_v6_06_a
Parsing module <v4_phy_init_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_pattern_compare8.v" into library mpmc_v6_06_a
Parsing module <v4_phy_pattern_compare8>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_tap_ctrl.v" into library mpmc_v6_06_a
Parsing module <v4_phy_tap_ctrl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_tap_logic.v" into library mpmc_v6_06_a
Parsing module <v4_phy_tap_logic>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_top.v" into library mpmc_v6_06_a
Parsing module <v4_phy_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_write.v" into library mpmc_v6_06_a
Parsing module <v4_phy_write>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_calib_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_calib_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dm_iob_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dm_iob_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dq_iob_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dq_iob_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dqs_iob_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_io_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_io_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_ctl_io_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_ctl_io_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_write_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_write_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_init_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_init_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_top_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_top_ddr1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_calib_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_calib_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dm_iob_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dm_iob_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dq_iob_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dq_iob_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dqs_iob_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dqs_iob_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_io_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_io_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_ctl_io_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_ctl_io_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_write_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_write_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_init_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_init_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_top_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_top_ddr2>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_rd_data_ram.v" into library mpmc_v6_06_a
Parsing module <s3_rd_data_ram>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_cal_ctl.v" into library mpmc_v6_06_a
Parsing module <s3_cal_ctl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_cal_top.v" into library mpmc_v6_06_a
Parsing module <s3_cal_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_controller_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_controller_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_path.v" into library mpmc_v6_06_a
Parsing module <s3_data_path>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_path_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_data_path_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_read_controller.v" into library mpmc_v6_06_a
Parsing module <s3_data_read_controller>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_read.v" into library mpmc_v6_06_a
Parsing module <s3_data_read>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dm_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_dm_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dq_iob.v" into library mpmc_v6_06_a
Parsing module <s3_dq_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dqs_delay.v" into library mpmc_v6_06_a
Parsing module <s3_dqs_delay>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dqs_div.v" into library mpmc_v6_06_a
Parsing module <s3_dqs_div>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dqs_iob.v" into library mpmc_v6_06_a
Parsing module <s3_dqs_iob>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_fifo_0_wr_en.v" into library mpmc_v6_06_a
Parsing module <s3_fifo_0_wr_en>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_fifo_1_wr_en.v" into library mpmc_v6_06_a
Parsing module <s3_fifo_1_wr_en>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_gray_cntr.v" into library mpmc_v6_06_a
Parsing module <s3_gray_cntr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_infrastructure.v" into library mpmc_v6_06_a
Parsing module <s3_infrastructure>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_infrastructure_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_infrastructure_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_iobs>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_phy_init.v" into library mpmc_v6_06_a
Parsing module <s3_phy_init>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_phy_top.v" into library mpmc_v6_06_a
Parsing module <s3_phy_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_phy_write.v" into library mpmc_v6_06_a
Parsing module <s3_phy_write>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_rd_data_ram0.v" into library mpmc_v6_06_a
Parsing module <s3_rd_data_ram0>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_rd_data_ram1.v" into library mpmc_v6_06_a
Parsing module <s3_rd_data_ram1>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_tap_dly.v" into library mpmc_v6_06_a
Parsing module <s3_tap_dly>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_raw_wrapper.v" into library mpmc_v6_06_a
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_controller.v" into library mpmc_v6_06_a
Parsing module <iodrp_controller>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v" into library mpmc_v6_06_a
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library mpmc_v6_06_a
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" into library mpmc_v6_06_a
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" into library mpmc_v6_06_a
Parsing module <s6_phy_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" into library mpmc_v6_06_a
Parsing module <mpmc_npi2mcb>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/bram_fifo_32bit.v" into library mpmc_v6_06_a
Parsing module <bram_fifo_32bit>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rmw_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_rmw_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ecc_control.v" into library mpmc_v6_06_a
Parsing module <mpmc_ecc_control>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ecc_encode.v" into library mpmc_v6_06_a
Parsing module <mpmc_ecc_encode>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ecc_decode.v" into library mpmc_v6_06_a
Parsing module <mpmc_ecc_decode>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/ecc_top.v" into library mpmc_v6_06_a
Parsing module <ecc_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_realign_bytes.v" into library mpmc_v6_06_a
Parsing module <mpmc_realign_bytes>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_debug_ctrl_reg.v" into library mpmc_v6_06_a
Parsing module <mpmc_debug_ctrl_reg>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_core.v" into library mpmc_v6_06_a
Parsing module <mpmc_core>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" into library mpmc_v6_06_a
Parsing module <mpmc>.
Analyzing Verilog file "/home/shebalin/lom/fpga/dev/system/hdl/system_mcb_ddr3_wrapper.v" into library work
Parsing module <system_mcb_ddr3_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_utils.vhd" into library mpmc_v6_06_a
Parsing package <memxlib_utils>.
Parsing package body <memxlib_utils>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" into library mpmc_v6_06_a
Parsing entity <dp_ram>.
Parsing architecture <rtl> of entity <dp_ram>.
Parsing entity <sp_ram>.
Parsing architecture <rtl> of entity <sp_ram>.
Parsing entity <synch_fifo>.
Parsing architecture <rtl> of entity <synch_fifo>.
Parsing entity <ObjFifo_cons_ctl>.
Parsing architecture <structure> of entity <objfifo_cons_ctl>.
Parsing entity <ObjFifo_prod_ctl>.
Parsing architecture <structure> of entity <objfifo_prod_ctl>.
Parsing entity <ObjFifo>.
Parsing architecture <structure> of entity <objfifo>.
Parsing entity <dp_ram_async>.
Parsing architecture <rtl> of entity <dp_ram_async>.
Parsing entity <ObjFifoAsync>.
Parsing architecture <structure> of entity <objfifoasync>.
Parsing entity <async_fifo>.
Parsing architecture <rtl> of entity <async_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/PrimXLib_arch.vhd" into library mpmc_v6_06_a
Parsing entity <dp_ram_async_diffw>.
Parsing architecture <ramb> of entity <dp_ram_async_diffw>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" into library mpmc_v6_06_a
Parsing entity <ObjFifo_cons_ctl_async>.
Parsing architecture <structure> of entity <objfifo_cons_ctl_async>.
Parsing entity <ObjFifo_prod_ctl_async>.
Parsing architecture <structure> of entity <objfifo_prod_ctl_async>.
Parsing entity <ObjFifoAsyncDiffW>.
Parsing architecture <rtl> of entity <objfifoasyncdiffw>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_sample_cycle.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_sample_cycle>.
Parsing architecture <implementation> of entity <plbv46_sample_cycle>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_data_steer_mirror.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_data_steer_mirror>.
Parsing architecture <implementation> of entity <plbv46_data_steer_mirror>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support>.
Parsing architecture <implementation> of entity <plbv46_rd_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support_dsplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support_dsplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_dsplb>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support_isplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support_isplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_isplb>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support_single.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support_single>.
Parsing architecture <implementation> of entity <plbv46_rd_support_single>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_write_module.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_write_module>.
Parsing architecture <implementation> of entity <plbv46_write_module>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder>.
Parsing architecture <RTL> of entity <plbv46_address_decoder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder_dsplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder_dsplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_dsplb>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder_isplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder_isplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_isplb>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder_single.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder_single>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_single>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_pim.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_pim>.
Parsing architecture <rtl_pim> of entity <plbv46_pim>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_pkg.vhd" into library mpmc_v6_06_a
Parsing package <sdma_pkg>.
Parsing package body <sdma_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_addr_arbiter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_addr_arbiter>.
Parsing architecture <implementation> of entity <sdma_addr_arbiter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_address_counter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_address_counter>.
Parsing architecture <implementation> of entity <sdma_address_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_channel_status_reg.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_channel_status_reg>.
Parsing architecture <implementation> of entity <sdma_channel_status_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_sample_cycle.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_sample_cycle>.
Parsing architecture <implementation> of entity <sdma_sample_cycle>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_ipic_if.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_ipic_if>.
Parsing architecture <implementation> of entity <sdma_ipic_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_dmac_regfile_arb.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_dmac_regfile_arb>.
Parsing architecture <implementation> of entity <sdma_dmac_regfile_arb>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_interrupt_register.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_interrupt_register>.
Parsing architecture <implementation> of entity <sdma_interrupt_register>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_length_counter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_length_counter>.
Parsing architecture <implementation> of entity <sdma_length_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_port_arbiter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_port_arbiter>.
Parsing architecture <implementation> of entity <sdma_port_arbiter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_read_data_delay.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_read_data_delay>.
Parsing architecture <implementation> of entity <sdma_read_data_delay>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_rx_byte_shifter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_port_controller.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_port_controller>.
Parsing architecture <implementation> of entity <sdma_rx_port_controller>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_read_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_read_handler>.
Parsing architecture <implementation> of entity <sdma_rx_read_handler>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_write_handler>.
Parsing architecture <implementation> of entity <sdma_rx_write_handler>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_tx_byte_shifter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_port_controller.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_port_controller>.
Parsing architecture <implementation> of entity <sdma_tx_port_controller>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_read_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_read_handler>.
Parsing architecture <implementation> of entity <sdma_tx_read_handler>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_rx_state.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_rx_state>.
Parsing architecture <implementation> of entity <sdma_tx_rx_state>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_write_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_write_handler>.
Parsing architecture <implementation> of entity <sdma_tx_write_handler>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_reset_module.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_reset_module>.
Parsing architecture <implementation> of entity <sdma_reset_module>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_cntl>.
Parsing architecture <implementation> of entity <sdma_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_datapath.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_datapath>.
Parsing architecture <implementation> of entity <sdma_datapath>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd" into library mpmc_v6_06_a
Parsing entity <sdma>.
Parsing architecture <implementation> of entity <sdma>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_pim_wrapper.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_pim_wrapper>.
Parsing architecture <rtl_pim> of entity <plbv46_pim_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_wrapper.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_wrapper>.
Parsing architecture <implementation> of entity <sdma_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/p_vfbc.vhd" into library mpmc_v6_06_a
Parsing package <p_vfbc>.
Parsing package body <p_vfbc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_arbitrator.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_arbitrator>.
Parsing architecture <rtl> of entity <vfbc_arbitrator>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_onehot.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_onehot>.
Parsing architecture <rtl> of entity <vfbc_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_burst_control.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_burst_control>.
Parsing architecture <rtl> of entity <vfbc_burst_control>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_buffer.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_cmd_buffer>.
Parsing architecture <rtl> of entity <vfbc_cmd_buffer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_control.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_cmd_control>.
Parsing architecture <rtl> of entity <vfbc_cmd_control>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_fetch.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_cmd_fetch>.
Parsing architecture <rtl> of entity <vfbc_cmd_fetch>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_newcmd.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_newcmd>.
Parsing architecture <rtl> of entity <vfbc_newcmd>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc>.
Parsing architecture <rtl> of entity <vfbc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_backend_control>.
Parsing architecture <rtl> of entity <vfbc_backend_control>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc1_pim>.
Parsing architecture <rtl> of entity <vfbc1_pim>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_pim_wrapper>.
Parsing architecture <IMP> of entity <vfbc_pim_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/mpmc_ctrl_if.vhd" into library mpmc_v6_06_a
Parsing entity <mpmc_ctrl_if>.
Parsing architecture <IMP> of entity <mpmc_ctrl_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_mcb_ddr3_wrapper>.

Elaborating module
<mpmc(C_FAMILY="spartan6",C_BASEFAMILY="spartan6",C_SPEEDGRADE_INT=3,C_NUM_PORTS=2,C_PORT_CONFIG=1,C_ALL_PIMS_SHARE_ADDRESSES=1,C_MPMC_BASEADDR=32'b01001000000000000000000000000000,C_MPMC_HIGHADDR=32'b01001111111111111111111111111111,C_SDMA_CTRL_BASEADDR=32'b10000100011000000000000000000000,C_SDMA_CTRL_HIGHADDR=32'b10000100011000001111111111111111,C_MPMC_CTRL_BASEADDR=32'b11111111111111111111111111111111,C_MPMC_CTRL_HIGHADDR=32'b0,C_MPMC_CTRL_AWIDTH=32,C_MPMC_CTRL_DWIDTH=64,C_MPMC_CTRL_NATIVE_DWIDTH=32,C_MPMC_CTRL_NUM_MASTERS=1,C_MPMC_CTRL_MID_WIDTH=1,C_MPMC_CTRL_P2P=1,C_MPMC_CTRL_SUPPORT_BURSTS=0,C_MPMC_CTRL_SMALLEST_MASTER=32,C_NUM_IDELAYCTRL=1,C_IODELAY_GRP="MCB_DDR3",C_MAX_REQ_ALLOWED=1,C_ARB_PIPELINE=1,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_ARB_USE_DEFAULT=0,C_ARB0_ALGO="ROUND_ROBIN",C_ARB0_NUM_SLOTS=8,C_PM_ENABLE=0,C_PM_DC_WIDTH=48,C_PM_GC_CNTR=1,C_PM_GC_WIDTH=48,C_PM_SHIFT_CNT_BY=1,C_SKIP_SIM_INIT_DELAY=0,C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=0
,C_USE_MCB_S6_PHY=1,C_USE_STATIC_PHY=0,C_STATIC_PHY_RDDATA_CLK_SEL=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_DEBUG_REG_ENABLE=0,C_SPECIAL_BOARD="NONE",C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="TRUE",C_MEM_CALIBRATION_BYPASS="NO",C_MPMC_MCB_DRP_CLK_PRESENT=0,C_MEM_SKIP_IN_TERM_CAL=0,C_MEM_SKIP_DYNAMIC_CAL=0,C_MEM_SKIP_DYN_IN_TERM=0,C_MEM_INCDEC_THRESHOLD=32'b010,C_MEM_CHECK_MAX_INDELAY=0,C_MEM_CHECK_MAX_TAP_REG=0,C_MEM_TZQINIT_MAXCNT=528,C_MPMC_CLK_MEM_2X_PERIOD_PS=1667,C_MCB_USE_EXTERNAL_BUFPLL=0,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,
C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MEM_TYPE="DDR3",C_MEM_PART_NUM_BANK_BITS=3,C_MEM_PART_NUM_ROW_BITS=13,C_MEM_PART_NUM_COL_BITS=10,C_MEM_PART_TRAS=37500,C_MEM_PART_TRCD=13130,C_MEM_PART_TWR=15000,C_MEM_PART_TRP=13130,C_MEM_PART_TRFC=110000,C_MEM_PART_TREFI=7800000,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MPMC_CLK0_PERIOD_PS=13333,C_MEM_CAS_LATENCY=5,C_MEM_ODT_TYPE=1,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_DATA_WIDTH=16,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_DM_WIDTH=2,C_MEM_DQS_WIDTH=2,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_DDR2_DQSN_ENABLE=1,C_INCLUDE_ECC_SUPPORT=0,C_ECC_DEFAULT_ON=1,C_INCLUDE_ECC_TEST=0,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DQS_WIDTH=0,C_MEM_P
A_SR=0,C_MEM_CAS_WR_LATENCY=5,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=0,C_MEM_NDQS_COL1=0,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0,C_MEM_DQS_LOC_COL1=144'b0,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_MAINT_PRESCALER_PERIOD=200000,C_TBY4TAPVALUE=9999,C_PIM0_BASEADDR=32'b11111111111111111111111111111111,C_PIM0_HIGHADDR=32'b0,C_PIM0_OFFSET=32'b0,C_PIM0_DATA_WIDTH=64,C_PIM0_BASETYPE=1,C_PIM0_SUBTYPE="IXCL",C_XCL0_LINESIZE=4,C_XCL0_WRITEXFER=1,C_XCL0_PIPE_STAGES=2,C_XCL0_B_IN_USE=1,C_PIM0_B_SUBTYPE="DXCL",C_XCL0_B_LINESIZE=4,C_XCL0_B_WRITEXFER=1,C_SPLB0_AWIDTH=32,C_SPLB0_DWIDTH=64,C_SPLB0_NATIVE_DWIDTH=64,C_SPLB0_NUM_MASTERS=1,C_SPLB0_MID_WIDTH=1,C_SPLB0_P2P=1,C_SPLB0_SUPPORT_BURSTS=0,C_SPLB0_SMALLEST_MASTE
R=32,C_SDMA_CTRL0_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL0_HIGHADDR=32'b0,C_SDMA_CTRL0_AWIDTH=32,C_SDMA_CTRL0_DWIDTH=64,C_SDMA_CTRL0_NATIVE_DWIDTH=32,C_SDMA_CTRL0_NUM_MASTERS=1,C_SDMA_CTRL0_MID_WIDTH=1,C_SDMA_CTRL0_P2P=1,C_SDMA_CTRL0_SUPPORT_BURSTS=0,C_SDMA_CTRL0_SMALLEST_MASTER=32,C_SDMA0_COMPLETED_ERR_TX=1,C_SDMA0_COMPLETED_ERR_RX=1,C_SDMA0_PRESCALAR=1023,C_SDMA0_PI2LL_CLK_RATIO=1,C_PPC440MC0_BURST_LENGTH=4,C_PPC440MC0_PIPE_STAGES=1,C_VFBC0_CMD_FIFO_DEPTH=32,C_VFBC0_CMD_AFULL_COUNT=3,C_VFBC0_RDWD_DATA_WIDTH=32,C_VFBC0_RDWD_FIFO_DEPTH=1024,C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI0_RD_FIFO_TYPE="BRAM",C_PI0_WR_FIFO_TYPE="BRAM",C_PI0_ADDRACK_PIPELINE=1,C_PI0_RD_FIFO_APP_PIPELINE=1,C_PI0_RD_FIFO_MEM_PIPELINE=1,C_PI0_WR_FIFO_APP_PIPELINE=1,C_PI0_WR_FIFO_MEM_PIPELINE=1,C_PI0_PM_USED=1,C_PI0_PM_DC_CNTR=1,C_PIM1_BASEADDR=32'b11111111111111111111111111111111,C_PIM1_HIGHADDR=32'b0,C_PIM1_OFFSET=32'b0,C_PIM1_DATA_WIDTH=64,C_PIM1_BASETYPE=3,C_PIM1_SUBTYPE="SDMA",C_XCL1_LINESIZE=4,C_XCL1_WRITEXFER=1,C_X
CL1_PIPE_STAGES=2,C_XCL1_B_IN_USE=0,C_PIM1_B_SUBTYPE="SDMA",C_XCL1_B_LINESIZE=4,C_XCL1_B_WRITEXFER=1,C_SPLB1_AWIDTH=32,C_SPLB1_DWIDTH=64,C_SPLB1_NATIVE_DWIDTH=64,C_SPLB1_NUM_MASTERS=1,C_SPLB1_MID_WIDTH=1,C_SPLB1_P2P=1,C_SPLB1_SUPPORT_BURSTS=0,C_SPLB1_SMALLEST_MASTER=32,C_SDMA_CTRL1_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL1_HIGHADDR=32'b0,C_SDMA_CTRL1_AWIDTH=32,C_SDMA_CTRL1_DWIDTH=32,C_SDMA_CTRL1_NATIVE_DWIDTH=32,C_SDMA_CTRL1_NUM_MASTERS=2,C_SDMA_CTRL1_MID_WIDTH=1,C_SDMA_CTRL1_P2P=0,C_SDMA_CTRL1_SUPPORT_BURSTS=0,C_SDMA_CTRL1_SMALLEST_MASTER=32,C_SDMA1_COMPLETED_ERR_TX=1,C_SDMA1_COMPLETED_ERR_RX=1,C_SDMA1_PRESCALAR=1023,C_SDMA1_PI2LL_CLK_RATIO=1,C_PPC440MC1_BURST_LENGTH=4,C_PPC440MC1_PIPE_STAGES=1,C_VFBC1_CMD_FIFO_DEPTH=32,C_VFBC1_CMD_AFULL_COUNT=3,C_VFBC1_RDWD_DATA_WIDTH=32,C_VFBC1_RDWD_FIFO_DEPTH=1024,C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI1_RD_FIFO_TYPE="BRAM",C_PI1_WR_FIFO_TYPE="BRAM",C_PI1_ADDRACK_PIPELINE=1,C_PI1_RD_FIFO_APP_PIPELINE=1,C_PI1_RD_FIFO_MEM_PIPELINE=1,C_PI1_WR_FIFO_APP_PIPELI
NE=1,C_PI1_WR_FIFO_MEM_PIPELINE=1,C_PI1_PM_USED=1,C_PI1_PM_DC_CNTR=1,C_PIM2_BASEADDR=32'b11111111111111111111111111111111,C_PIM2_HIGHADDR=32'b0,C_PIM2_OFFSET=32'b0,C_PIM2_DATA_WIDTH=64,C_PIM2_BASETYPE=0,C_PIM2_SUBTYPE="INACTIVE",C_XCL2_LINESIZE=4,C_XCL2_WRITEXFER=1,C_XCL2_PIPE_STAGES=2,C_XCL2_B_IN_USE=0,C_PIM2_B_SUBTYPE="INACTIVE",C_XCL2_B_LINESIZE=4,C_XCL2_B_WRITEXFER=1,C_SPLB2_AWIDTH=32,C_SPLB2_DWIDTH=64,C_SPLB2_NATIVE_DWIDTH=64,C_SPLB2_NUM_MASTERS=1,C_SPLB2_MID_WIDTH=1,C_SPLB2_P2P=1,C_SPLB2_SUPPORT_BURSTS=0,C_SPLB2_SMALLEST_MASTER=32,C_SDMA_CTRL2_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL2_HIGHADDR=32'b0,C_SDMA_CTRL2_AWIDTH=32,C_SDMA_CTRL2_DWIDTH=64,C_SDMA_CTRL2_NATIVE_DWIDTH=32,C_SDMA_CTRL2_NUM_MASTERS=1,C_SDMA_CTRL2_MID_WIDTH=1,C_SDMA_CTRL2_P2P=1,C_SDMA_CTRL2_SUPPORT_BURSTS=0,C_SDMA_CTRL2_SMALLEST_MASTER=32,C_SDMA2_COMPLETED_ERR_TX=1,C_SDMA2_COMPLETED_ERR_RX=1,C_SDMA2_PRESCALAR=1023,C_SDMA2_PI2LL_CLK_RATIO=1,C_PPC440MC2_BURST_LENGTH=4,C_PPC440MC2_PIPE_STAGES=1,C_VFBC2_CMD_FIFO_DEPTH=32,C_V
FBC2_CMD_AFULL_COUNT=3,C_VFBC2_RDWD_DATA_WIDTH=32,C_VFBC2_RDWD_FIFO_DEPTH=1024,C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI2_RD_FIFO_TYPE="BRAM",C_PI2_WR_FIFO_TYPE="BRAM",C_PI2_ADDRACK_PIPELINE=1,C_PI2_RD_FIFO_APP_PIPELINE=1,C_PI2_RD_FIFO_MEM_PIPELINE=1,C_PI2_WR_FIFO_APP_PIPELINE=1,C_PI2_WR_FIFO_MEM_PIPELINE=1,C_PI2_PM_USED=1,C_PI2_PM_DC_CNTR=1,C_PIM3_BASEADDR=32'b11111111111111111111111111111111,C_PIM3_HIGHADDR=32'b0,C_PIM3_OFFSET=32'b0,C_PIM3_DATA_WIDTH=64,C_PIM3_BASETYPE=0,C_PIM3_SUBTYPE="INACTIVE",C_XCL3_LINESIZE=4,C_XCL3_WRITEXFER=1,C_XCL3_PIPE_STAGES=2,C_XCL3_B_IN_USE=0,C_PIM3_B_SUBTYPE="INACTIVE",C_XCL3_B_LINESIZE=4,C_XCL3_B_WRITEXFER=1,C_SPLB3_AWIDTH=32,C_SPLB3_DWIDTH=64,C_SPLB3_NATIVE_DWIDTH=64,C_SPLB3_NUM_MASTERS=1,C_SPLB3_MID_WIDTH=1,C_SPLB3_P2P=1,C_SPLB3_SUPPORT_BURSTS=0,C_SPLB3_SMALLEST_MASTER=32,C_SDMA_CTRL3_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL3_HIGHADDR=32'b0,C_SDMA_CTRL3_AWIDTH=32,C_SDMA_CTRL3_DWIDTH=64,C_SDMA_CTRL3_NATIVE_DWIDTH=32,C_SDMA_CTRL3_NUM_MASTERS=1,C_SDMA_CTRL3_MID_W
IDTH=1,C_SDMA_CTRL3_P2P=1,C_SDMA_CTRL3_SUPPORT_BURSTS=0,C_SDMA_CTRL3_SMALLEST_MASTER=32,C_SDMA3_COMPLETED_ERR_TX=1,C_SDMA3_COMPLETED_ERR_RX=1,C_SDMA3_PRESCALAR=1023,C_SDMA3_PI2LL_CLK_RATIO=1,C_PPC440MC3_BURST_LENGTH=4,C_PPC440MC3_PIPE_STAGES=1,C_VFBC3_CMD_FIFO_DEPTH=32,C_VFBC3_CMD_AFULL_COUNT=3,C_VFBC3_RDWD_DATA_WIDTH=32,C_VFBC3_RDWD_FIFO_DEPTH=1024,C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI3_RD_FIFO_TYPE="BRAM",C_PI3_WR_FIFO_TYPE="BRAM",C_PI3_ADDRACK_PIPELINE=1,C_PI3_RD_FIFO_APP_PIPELINE=1,C_PI3_RD_FIFO_MEM_PIPELINE=1,C_PI3_WR_FIFO_APP_PIPELINE=1,C_PI3_WR_FIFO_MEM_PIPELINE=1,C_PI3_PM_USED=1,C_PI3_PM_DC_CNTR=1,C_PIM4_BASEADDR=32'b11111111111111111111111111111111,C_PIM4_HIGHADDR=32'b0,C_PIM4_OFFSET=32'b0,C_PIM4_DATA_WIDTH=64,C_PIM4_BASETYPE=0,C_PIM4_SUBTYPE="INACTIVE",C_XCL4_LINESIZE=4,C_XCL4_WRITEXFER=1,C_XCL4_PIPE_STAGES=2,C_XCL4_B_IN_USE=0,C_PIM4_B_SUBTYPE="INACTIVE",C_XCL4_B_LINESIZE=4,C_XCL4_B_WRITEXFER=1,C_SPLB4_AWIDTH=32,C_SPLB4_DWIDTH=64,C_SPLB4_NATIVE_DWIDTH=64,C_SPLB4_NUM_MASTERS=1,C_SPLB4_MID_WIDTH=1,C
_SPLB4_P2P=1,C_SPLB4_SUPPORT_BURSTS=0,C_SPLB4_SMALLEST_MASTER=32,C_SDMA_CTRL4_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL4_HIGHADDR=32'b0,C_SDMA_CTRL4_AWIDTH=32,C_SDMA_CTRL4_DWIDTH=64,C_SDMA_CTRL4_NATIVE_DWIDTH=32,C_SDMA_CTRL4_NUM_MASTERS=1,C_SDMA_CTRL4_MID_WIDTH=1,C_SDMA_CTRL4_P2P=1,C_SDMA_CTRL4_SUPPORT_BURSTS=0,C_SDMA_CTRL4_SMALLEST_MASTER=32,C_SDMA4_COMPLETED_ERR_TX=1,C_SDMA4_COMPLETED_ERR_RX=1,C_SDMA4_PRESCALAR=1023,C_SDMA4_PI2LL_CLK_RATIO=1,C_PPC440MC4_BURST_LENGTH=4,C_PPC440MC4_PIPE_STAGES=1,C_VFBC4_CMD_FIFO_DEPTH=32,C_VFBC4_CMD_AFULL_COUNT=3,C_VFBC4_RDWD_DATA_WIDTH=32,C_VFBC4_RDWD_FIFO_DEPTH=1024,C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI4_RD_FIFO_TYPE="BRAM",C_PI4_WR_FIFO_TYPE="BRAM",C_PI4_ADDRACK_PIPELINE=1,C_PI4_RD_FIFO_APP_PIPELINE=1,C_PI4_RD_FIFO_MEM_PIPELINE=1,C_PI4_WR_FIFO_APP_PIPELINE=1,C_PI4_WR_FIFO_MEM_PIPELINE=1,C_PI4_PM_USED=1,C_PI4_PM_DC_CNTR=1,C_PIM5_BASEADDR=32'b11111111111111111111111111111111,C_PIM5_HIGHADDR=32'b0,C_PIM5_OFFSET=32'b0,C_PIM5_DATA_WIDTH=64,C_PIM5_BASETYPE=0,C_
PIM5_SUBTYPE="INACTIVE",C_XCL5_LINESIZE=4,C_XCL5_WRITEXFER=1,C_XCL5_PIPE_STAGES=2,C_XCL5_B_IN_USE=0,C_PIM5_B_SUBTYPE="INACTIVE",C_XCL5_B_LINESIZE=4,C_XCL5_B_WRITEXFER=1,C_SPLB5_AWIDTH=32,C_SPLB5_DWIDTH=64,C_SPLB5_NATIVE_DWIDTH=64,C_SPLB5_NUM_MASTERS=1,C_SPLB5_MID_WIDTH=1,C_SPLB5_P2P=1,C_SPLB5_SUPPORT_BURSTS=0,C_SPLB5_SMALLEST_MASTER=32,C_SDMA_CTRL5_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL5_HIGHADDR=32'b0,C_SDMA_CTRL5_AWIDTH=32,C_SDMA_CTRL5_DWIDTH=64,C_SDMA_CTRL5_NATIVE_DWIDTH=32,C_SDMA_CTRL5_NUM_MASTERS=1,C_SDMA_CTRL5_MID_WIDTH=1,C_SDMA_CTRL5_P2P=1,C_SDMA_CTRL5_SUPPORT_BURSTS=0,C_SDMA_CTRL5_SMALLEST_MASTER=32,C_SDMA5_COMPLETED_ERR_TX=1,C_SDMA5_COMPLETED_ERR_RX=1,C_SDMA5_PRESCALAR=1023,C_SDMA5_PI2LL_CLK_RATIO=1,C_PPC440MC5_BURST_LENGTH=4,C_PPC440MC5_PIPE_STAGES=1,C_VFBC5_CMD_FIFO_DEPTH=32,C_VFBC5_CMD_AFULL_COUNT=3,C_VFBC5_RDWD_DATA_WIDTH=32,C_VFBC5_RDWD_FIFO_DEPTH=1024,C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI5_RD_FIFO_TYPE="BRAM",C_PI5_WR_FIFO_TYPE="BRAM",C_PI5_ADDRACK_PIPELINE=1,C_PI5_RD_FIFO_
APP_PIPELINE=1,C_PI5_RD_FIFO_MEM_PIPELINE=1,C_PI5_WR_FIFO_APP_PIPELINE=1,C_PI5_WR_FIFO_MEM_PIPELINE=1,C_PI5_PM_USED=1,C_PI5_PM_DC_CNTR=1,C_PIM6_BASEADDR=32'b11111111111111111111111111111111,C_PIM6_HIGHADDR=32'b0,C_PIM6_OFFSET=32'b0,C_PIM6_DATA_WIDTH=64,C_PIM6_BASETYPE=0,C_PIM6_SUBTYPE="INACTIVE",C_XCL6_LINESIZE=4,C_XCL6_WRITEXFER=1,C_XCL6_PIPE_STAGES=2,C_XCL6_B_IN_USE=0,C_PIM6_B_SUBTYPE="INACTIVE",C_XCL6_B_LINESIZE=4,C_XCL6_B_WRITEXFER=1,C_SPLB6_AWIDTH=32,C_SPLB6_DWIDTH=64,C_SPLB6_NATIVE_DWIDTH=64,C_SPLB6_NUM_MASTERS=1,C_SPLB6_MID_WIDTH=1,C_SPLB6_P2P=1,C_SPLB6_SUPPORT_BURSTS=0,C_SPLB6_SMALLEST_MASTER=32,C_SDMA_CTRL6_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL6_HIGHADDR=32'b0,C_SDMA_CTRL6_AWIDTH=32,C_SDMA_CTRL6_DWIDTH=64,C_SDMA_CTRL6_NATIVE_DWIDTH=32,C_SDMA_CTRL6_NUM_MASTERS=1,C_SDMA_CTRL6_MID_WIDTH=1,C_SDMA_CTRL6_P2P=1,C_SDMA_CTRL6_SUPPORT_BURSTS=0,C_SDMA_CTRL6_SMALLEST_MASTER=32,C_SDMA6_COMPLETED_ERR_TX=1,C_SDMA6_COMPLETED_ERR_RX=1,C_SDMA6_PRESCALAR=1023,C_SDMA6_PI2LL_CLK_RATIO=1,C_PPC440MC6_BU
RST_LENGTH=4,C_PPC440MC6_PIPE_STAGES=1,C_VFBC6_CMD_FIFO_DEPTH=32,C_VFBC6_CMD_AFULL_COUNT=3,C_VFBC6_RDWD_DATA_WIDTH=32,C_VFBC6_RDWD_FIFO_DEPTH=1024,C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI6_RD_FIFO_TYPE="BRAM",C_PI6_WR_FIFO_TYPE="BRAM",C_PI6_ADDRACK_PIPELINE=1,C_PI6_RD_FIFO_APP_PIPELINE=1,C_PI6_RD_FIFO_MEM_PIPELINE=1,C_PI6_WR_FIFO_APP_PIPELINE=1,C_PI6_WR_FIFO_MEM_PIPELINE=1,C_PI6_PM_USED=1,C_PI6_PM_DC_CNTR=1,C_PIM7_BASEADDR=32'b11111111111111111111111111111111,C_PIM7_HIGHADDR=32'b0,C_PIM7_OFFSET=32'b0,C_PIM7_DATA_WIDTH=64,C_PIM7_BASETYPE=0,C_PIM7_SUBTYPE="INACTIVE",C_XCL7_LINESIZE=4,C_XCL7_WRITEXFER=1,C_XCL7_PIPE_STAGES=2,C_XCL7_B_IN_USE=0,C_PIM7_B_SUBTYPE="INACTIVE",C_XCL7_B_LINESIZE=4,C_XCL7_B_WRITEXFER=1,C_SPLB7_AWIDTH=32,C_SPLB7_DWIDTH=64,C_SPLB7_NATIVE_DWIDTH=64,C_SPLB7_NUM_MASTERS=1,C_SPLB7_MID_WIDTH=1,C_SPLB7_P2P=1,C_SPLB7_SUPPORT_BURSTS=0,C_SPLB7_SMALLEST_MASTER=32,C_SDMA_CTRL7_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL7_HIGHADDR=32'b0,C_SDMA_CTRL7_AWIDTH=32,C_SDMA_CTRL7_DWIDTH=64,C_SDMA_
CTRL7_NATIVE_DWIDTH=32,C_SDMA_CTRL7_NUM_MASTERS=1,C_SDMA_CTRL7_MID_WIDTH=1,C_SDMA_CTRL7_P2P=1,C_SDMA_CTRL7_SUPPORT_BURSTS=0,C_SDMA_CTRL7_SMALLEST_MASTER=32,C_SDMA7_COMPLETED_ERR_TX=1,C_SDMA7_COMPLETED_ERR_RX=1,C_SDMA7_PRESCALAR=1023,C_SDMA7_PI2LL_CLK_RATIO=1,C_PPC440MC7_BURST_LENGTH=4,C_PPC440MC7_PIPE_STAGES=1,C_VFBC7_CMD_FIFO_DEPTH=32,C_VFBC7_CMD_AFULL_COUNT=3,C_VFBC7_RDWD_DATA_WIDTH=32,C_VFBC7_RDWD_FIFO_DEPTH=1024,C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI7_RD_FIFO_TYPE="BRAM",C_PI7_WR_FIFO_TYPE="BRAM",C_PI7_ADDRACK_PIPELINE=1,C_PI7_RD_FIFO_APP_PIPELINE=1,C_PI7_RD_FIFO_MEM_PIPELINE=1,C_PI7_WR_FIFO_APP_PIPELINE=1,C_PI7_WR_FIFO_MEM_PIPELINE=1,C_PI7_PM_USED=1,C_PI7_PM_DC_CNTR=1,C_WR_TRAINING_PORT=0,C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b0111111111111111111111
11100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b01111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111101000100001100000000111111111111001000011010000000001111111111110000110100010000000
0111111111111011010001000,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_NCK_PER_CLK=1,C_TWR=0,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=0,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTR
L_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_INDEX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=0,C_CTRL_AP_COL_CNT_ENABLE_INDEX=0,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=0,C_CTRL_AP_ROW_COL_SEL_INDEX=0,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=0,C_CTRL_DFI_RAS_N_0_INDEX=0,C_CTRL_DFI_CAS_N_0_INDEX=0,C_CTRL_DFI_WE_N_0_INDEX=0,C_CTRL_DFI_RAS_N_1_INDEX=0,C_CTRL_DFI_CAS_N_1_INDEX=0,C_CTRL_DFI_WE_N_1_INDEX=0,C_CTRL_DP_WRFIFO_POP_INDEX=0,C_CTRL_DFI_WRDATA_EN_INDEX=0,C_CTRL_DFI_RDDATA_EN_INDEX=0,C_CTRL_AP_OTF_ADDR12_INDEX=0,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=0,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=0,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=0,C_CTRL_DP_SIZE_DELAY=0,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=0,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=0,C_CTRL_Q0_DELAY=0,C_CTRL_Q1_DELAY=0,C_CTRL_Q2_DELAY=0,C_CTRL_Q3_DELAY=0,C_CTRL_Q4_DELAY=0,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CT
RL_Q8_DELAY=0,C_CTRL_Q9_DELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=0,C_CTRL_Q13_DELAY=0,C_CTRL_Q14_DELAY=0,C_CTRL_Q15_DELAY=0,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=0,C_CTRL_Q18_DELAY=0,C_CTRL_Q19_DELAY=0,C_CTRL_Q20_DELAY=0,C_CTRL_Q21_DELAY=0,C_CTRL_Q22_DELAY=0,C_CTRL_Q23_DELAY=0,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_SKIP_1_VALUE=15,C_SKIP_2_VALUE=15,C_SKIP_3_VALUE=15,C_SKIP_4_VALUE=20,C_SKIP_5_VALUE=36,C_SKIP_6_VALUE=20,C_SKIP_7_VALUE=36,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_CNT=0,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01101,C_BASEADDR_CTRL1=12'b01110,C_HIGHADDR_CTRL1=12'b010111,C_BASEADDR_CTRL2=12'b011000,C_HIGHADDR_CTRL2=12'b0100101,C_BASEADDR_CTRL3=12'b0100110,C_HIGHADDR_CTRL3=12'b0101111,C_BASEADDR_CTRL4=12'b0110000,C_HIGHADDR_CTRL4=12'b0111101,C_BASEADDR_CTRL5=
12'b0111110,C_HIGHADDR_CTRL5=12'b01000111,C_BASEADDR_CTRL6=12'b01001000,C_HIGHADDR_CTRL6=12'b01011011,C_BASEADDR_CTRL7=12'b01011100,C_HIGHADDR_CTRL7=12'b01101010,C_BASEADDR_CTRL8=12'b01101011,C_HIGHADDR_CTRL8=12'b010000110,C_BASEADDR_CTRL9=12'b010000111,C_HIGHADDR_CTRL9=12'b010011101,C_BASEADDR_CTRL10=12'b010011110,C_HIGHADDR_CTRL10=12'b010100101,C_BASEADDR_CTRL11=12'b010100110,C_HIGHADDR_CTRL11=12'b010101101,C_BASEADDR_CTRL12=12'b010101110,C_HIGHADDR_CTRL12=12'b010110101,C_BASEADDR_CTRL13=12'b010110110,C_HIGHADDR_CTRL13=12'b010111101,C_BASEADDR_CTRL14=12'b010111110,C_HIGHADDR_CTRL14=12'b011010000,C_BASEADDR_CTRL15=12'b011010001,C_HIGHADDR_CTRL15=12'b011011000,C_BASEADDR_CTRL16=12'b011011001,C_HIGHADDR_CTRL16=12'b011011010,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b01011
11110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRA
M_INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001
011111100,C_CTRL_BRAM_INIT_36=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000
00000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000
0000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111
111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000
00000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_23=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000
0001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_21=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_20=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110
000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1B=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000
00000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_19=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_18=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_17=256'b010111111000000000000000000010000101110100000000000000000000000001
0111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_16=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_15=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_14=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_13=256'b0101111110000000000000000000000001011111100000
000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101,C_CTRL_BRAM_INIT_12=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100,C_CTRL_BRAM_INIT_11=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100,C_CTRL_BRAM_INIT_10=256'b0100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100,C_CTRL_BRAM_INIT_0F=256'b010111111000000000
0000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0E=256'b010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0D=256'b010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_0C=256'b010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100,C_CTRL_BRAM_IN
IT_0B=256'b0101101111010000000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000,C_CTRL_BRAM_INIT_0A=256'b0101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100,C_CTRL_BRAM_INIT_09=256'b01010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_08=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000
001011111100,C_CTRL_BRAM_INIT_07=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_06=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_05=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_04=256'b01000001011111100000000000000000010000010111110000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000
00101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_03=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_02=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_01=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_00=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000001001111000000000000000000000110010010010000000000000000001000000000
1111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INITP_07=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_03=256'b01000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_02=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_01=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001,C_CTRL_BRAM_INITP_00=256'b0100010001000100010001000100010001000100010001000000000000000100010001000100010001000000010001000100010001000100010001000100010001
0001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" Line 3461: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module
<mpmc_core(C_FAMILY="spartan6",C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=0,C_USE_MCB_S6_PHY=1,C_IODELAY_GRP="MCB_DDR3",C_SPEEDGRADE_INT=3,C_MEM_TYPE="DDR3",C_DEBUG_REG_ENABLE=0,C_USE_STATIC_PHY=0,C_STATIC_PHY_RDDATA_CLK_SEL=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_MEM_PART_NUM_COL_BITS=10,C_ARB0_NUM_SLOTS=8,C_PORT_CONFIG=1,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="TRUE",C_MEM_SKIP_IN_TERM_CAL=0,C_MEM_SKIP_DYNAMIC_CAL=0,C_MEM_SKIP_DYN_IN_TERM=0,C_MEM_CALIBRATION_BYPASS="NO",C_MCB_DRP_CLK_PRESENT=0,C_MEM_TZQINIT_MAXCNT=528,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VA
L=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MPMC_CLK_MEM_2X_PERIOD_PS=1667,C_MCB_USE_EXTERNAL_BUFPLL=0,C_INCLUDE_ECC_SUPPORT=0,C_INCLUDE_ECC_TEST=0,C_ECC_DEFAULT_ON=1,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_IS_DDR=1'b1,C_SPECIAL_BOARD=0,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=5,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=0,C_MEM_NDQS_COL1=0,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0,C_MEM_DQS_LOC_COL1=144'b0,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_NUM_PORTS=2,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_MEM_DQS_MATCHED=1'b0,C_MEM_CAS_LATENCY0=5,C_MEM_CAS_LATEN
CY1=0,C_MEM_BURST_LENGTH=4'b1000,C_MEM_ADDITIVE_LATENCY=0,C_MEM_ODT_TYPE=1,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MPMC_CLK_PERIOD=13333,C_MEM_PART_TRAS=37500,C_MEM_PART_TRCD=13130,C_MEM_PART_TWR=15000,C_MEM_PART_TREFI=7800000,C_MEM_PART_TRP=13130,C_MEM_PART_TRFC=110000,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MEM_DDR2_ENABLE=1'b0,C_MEM_DQSN_ENABLE=1'b1,C_MEM_DQS_GATE_EN=1'b1,C_MEM_IDEL_HIGH_PERF="FALSE",C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_ECC_DATA_WIDTH_INT=0,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DM_WIDTH_INT=32'b0,C_ECC_DQS_WIDTH=0,C_ECC_DQS_WIDTH_INT=32'b0,C_MEM_DATA_WIDTH=16,C_MEM_DATA_WIDTH_INT=32'b0100000,C_MEM_DM_WIDTH=2,C_MEM_DM_WIDTH_INT=32'b0100,C_MEM_DQS_WIDTH=2,C_MEM_DQS_WIDTH_INT=32'b0100,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_SUPPORTED_TOTAL_OFFSETS=32'b01000000000000000000000000000,C_MEM_SUPPORTED_DIMM_OFFSETS=32'b0100000000000000
0000000000000,C_MEM_SUPPORTED_RANK_OFFSETS=32'b01000000000000000000000000000,C_MEM_SUPPORTED_BANK_OFFSETS=32'b01000000000000000000000000,C_MEM_SUPPORTED_ROW_OFFSETS=32'b0100000000000,C_MEM_SUPPORTED_COL_OFFSETS=32'b010,C_WR_TRAINING_PORT=0,C_PIX_ADDR_WIDTH_MAX=32,C_PIX_DATA_WIDTH_MAX=32,C_PI_DATA_WIDTH=8'b0,C_PI_RD_FIFO_TYPE=16'b1010101010101010,C_PI_WR_FIFO_TYPE=16'b1010101010101010,C_RD_FIFO_APP_PIPELINE=8'b11111111,C_RD_FIFO_MEM_PIPELINE=8'b11111111,C_WR_FIFO_APP_PIPELINE=8'b11111111,C_WR_FIFO_MEM_PIPELINE=8'b11111111,C_PIX_BE_WIDTH_MAX=32'sb0100,C_PIX_RDWDADDR_WIDTH_MAX=4,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_AP_PIPELINE1=1'b1,C_AP_PIPELINE2=1'b1,C_NUM_CTRL_SIGNALS=36,C_PIPELINE_ADDRACK=8'b11111111,C_CP_PIPELINE=1'b1,C_ARB_PIPELINE=1,C_MAX_REQ_ALLOWED=1,C_REQ_PENDING_CNTR_WIDTH=1,C_REFRESH_CNT_MAX=32'sb01001001001,C_REFRESH_CNT_WIDTH=10,C_MAINT_PRESCALER_DIV=32'sb01111,C_REFRESH_TIMER_DIV=32'sb0100101,C_PERIODIC_RD_TIMER_DIV=32'sb0101,C_MAINT_PRESCALER_PERIOD_NS=32'sb011001000,C_ZQ
_TIMER_DIV=32'sb010011100010000000000,C_NREFRESH_BANK=8,C_ECC_NUM_REG=16,C_STATIC_PHY_NUM_REG=1,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_NOP_SEQ=15,C_REFH_SEQ=14,C_NCK_PER_CLK=1,C_TWR=0,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=0,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_INDEX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=0,C_CTRL_AP_COL_CNT_ENABLE_INDEX=0,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=0,C_CTRL_AP_ROW_COL_SEL_INDEX=0,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=0,C_CTRL_DFI_RAS_N_0_INDEX=0,C_CTRL_DFI_CAS_N_0_INDEX=0,C_CTRL_DFI_WE_N_0_INDEX=0,C_CTRL_DFI_RAS_N_1_INDEX=0,C_CTRL_DFI_CAS_N_1_INDEX=0,C_CTRL_DFI_WE_N_1_INDEX=0,
C_CTRL_DP_WRFIFO_POP_INDEX=0,C_CTRL_DFI_WRDATA_EN_INDEX=0,C_CTRL_DFI_RDDATA_EN_INDEX=0,C_CTRL_AP_OTF_ADDR12_INDEX=0,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=0,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=0,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=0,C_CTRL_DP_SIZE_DELAY=0,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=0,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=0,C_CTRL_Q0_DELAY=0,C_CTRL_Q1_DELAY=0,C_CTRL_Q2_DELAY=0,C_CTRL_Q3_DELAY=0,C_CTRL_Q4_DELAY=0,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=0,C_CTRL_Q9_DELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=0,C_CTRL_Q13_DELAY=0,C_CTRL_Q14_DELAY=0,C_CTRL_Q15_DELAY=0,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=0,C_CTRL_Q18_DELAY=0,C_CTRL_Q19_DELAY=0,C_CTRL_Q20_DELAY=0,C_CTRL_Q21_DELAY=0,C_CTRL_Q22_DELAY=0,C_CTRL_Q23_DELAY=0,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32
_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_ARB0_ALGO="ROUND_ROBIN",C_BASEADDR_ARB0=9'b0,C_HIGHADDR_ARB0=32'b0111,C_BASEADDR_ARB1=9'b010000,C_HIGHADDR_ARB1=9'b011111,C_BASEADDR_ARB2=9'b0100000,C_HIGHADDR_ARB2=9'b0101111,C_BASEADDR_ARB3=9'b0110000,C_HIGHADDR_ARB3=9'b0111111,C_BASEADDR_ARB4=9'b01000000,C_HIGHADDR_ARB4=9'b01001111,C_BASEADDR_ARB5=9'b01010000,C_HIGHADDR_ARB5=9'b01011111,C_BASEADDR_ARB6=9'b01100000,C_HIGHADDR_ARB6=9'b01101111,C_BASEADDR_ARB7=9'b01110000,C_HIGHADDR_ARB7=9'b01111111,C_BASEADDR_ARB8=9'b010000000,C_HIGHADDR_ARB8=9'b010001111,C_BASEADDR_ARB9=9'b010010000,C_HIGHADDR_ARB9=9'b010011111,C_BASEADDR_ARB10=9'b010100000,C_HIGHADDR_ARB10=9'b010101111,C_BASEADDR_ARB11=9'b010110000,C_HIGHADDR_ARB11=9'b010111111,C_BASEADDR_ARB12=9'b011000000,C_HIGHADDR_ARB12=9'b011001111,C_BASEADDR_ARB13=9'b011010000,C_HIGHADDR_ARB13=9'b011011111,C_BASEADDR_ARB14=9'b011100000,C_HIGHADDR_ARB14=9'b011101111,C_BASEADDR_ARB15=9'b011110000,C_HIGHADDR_ARB15=9'b011111111,C_ARB_BRAM_SRVAL_A=36'b0,C
_ARB_BRAM_SRVAL_B=36'b0,C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b0111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110
00000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b0111111111111111111111111000000001111111111111111111111110000000011111111111111111
11111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_08=256'b0,C_ARB_BRAM_INIT_09=256'b0,C_ARB_BRAM_INIT_0A=256'b0,C_ARB_BRAM_INIT_0B=256'b0,C_ARB_BRAM_INIT_0C=256'b0,C_ARB_BRAM_INIT_0D=256'b0,C_ARB_BRAM_INIT_0E=256'b0,C_ARB_BRAM_INIT_0F=256'b0,C_ARB_BRAM_INIT_10=256'b0,C_ARB_BRAM_INIT_11=256'b0,C_ARB_BRAM_INIT_12=256'b0,C_ARB_BRAM_INIT_13=256'b0,C_ARB_BRAM_INIT_14=256'b0,C_ARB_BRAM_INIT_15=256'b0,C_ARB_BRAM_INIT_16=256'b0,C_ARB_BRAM_INIT_17=256'b0,C_ARB_BRAM_INIT_18=256'b0,C_ARB_BRAM_INIT_19=256'b0,C_ARB_BRAM_INIT_1A=256'b0,C_ARB_BRAM_INIT_1B=256'b0,C_ARB_BRAM_INIT_1C=256'b0,C_ARB_BRAM_INIT_1D=256'b0,C_ARB_BRAM_INIT_1E=256'b0,C_ARB_BRAM_INIT_1F=256'b0,C_ARB_BRAM_INIT_20=256'b0,C_ARB_BRAM_INIT_21=256'b0,C_ARB_BRAM_INIT_22=256'b0,C_ARB_BRAM_INIT_23=256'b0,C_ARB_BRAM_INIT_24=256'b0,C_ARB_BRAM_INIT_25=256'b0,C_ARB_BRAM_INIT_26=256'b0,C_ARB_BRAM_INIT_27=256'b0,C_ARB_BRAM_INIT_28=256'b
0,C_ARB_BRAM_INIT_29=256'b0,C_ARB_BRAM_INIT_2A=256'b0,C_ARB_BRAM_INIT_2B=256'b0,C_ARB_BRAM_INIT_2C=256'b0,C_ARB_BRAM_INIT_2D=256'b0,C_ARB_BRAM_INIT_2E=256'b0,C_ARB_BRAM_INIT_2F=256'b0,C_ARB_BRAM_INIT_30=256'b0,C_ARB_BRAM_INIT_31=256'b0,C_ARB_BRAM_INIT_32=256'b0,C_ARB_BRAM_INIT_33=256'b0,C_ARB_BRAM_INIT_34=256'b0,C_ARB_BRAM_INIT_35=256'b0,C_ARB_BRAM_INIT_36=256'b0,C_ARB_BRAM_INIT_37=256'b0,C_ARB_BRAM_INIT_38=256'b0,C_ARB_BRAM_INIT_39=256'b0,C_ARB_BRAM_INIT_3A=256'b0,C_ARB_BRAM_INIT_3B=256'b0,C_ARB_BRAM_INIT_3C=256'b0,C_ARB_BRAM_INIT_3D=256'b0,C_ARB_BRAM_INIT_3E=256'b0,C_ARB_BRAM_INIT_3F=256'b0,C_ARB_BRAM_INITP_00=256'b0,C_ARB_BRAM_INITP_01=256'b0,C_ARB_BRAM_INITP_02=256'b0,C_ARB_BRAM_INITP_03=256'b0,C_ARB_BRAM_INITP_04=256'b0,C_ARB_BRAM_INITP_05=256'b0,C_ARB_BRAM_INITP_06=256'b0,C_ARB_BRAM_INITP_07=256'b0,C_USE_FIXED_BASEADDR_CTRL=0,C_SKIP_1_VALUE=15,C_SKIP_2_VALUE=15,C_SKIP_3_VALUE=15,C_SKIP_4_VALUE=20,C_SKIP_5_VALUE=36,C_SKIP_6_VALUE=20,C_SKIP_7_VALUE=36,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT
=0,C_ZQCS_REPEAT_CNT=0,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01101,C_BASEADDR_CTRL1=12'b01110,C_HIGHADDR_CTRL1=12'b010111,C_BASEADDR_CTRL2=12'b011000,C_HIGHADDR_CTRL2=12'b0100101,C_BASEADDR_CTRL3=12'b0100110,C_HIGHADDR_CTRL3=12'b0101111,C_BASEADDR_CTRL4=12'b0110000,C_HIGHADDR_CTRL4=12'b0111101,C_BASEADDR_CTRL5=12'b0111110,C_HIGHADDR_CTRL5=12'b01000111,C_BASEADDR_CTRL6=12'b01001000,C_HIGHADDR_CTRL6=12'b01011011,C_BASEADDR_CTRL7=12'b01011100,C_HIGHADDR_CTRL7=12'b01101010,C_BASEADDR_CTRL8=12'b01101011,C_HIGHADDR_CTRL8=12'b010000110,C_BASEADDR_CTRL9=12'b010000111,C_HIGHADDR_CTRL9=12'b010011101,C_BASEADDR_CTRL10=12'b010011110,C_HIGHADDR_CTRL10=12'b010100101,C_BASEADDR_CTRL11=12'b010100110,C_HIGHADDR_CTRL11=12'b010101101,C_BASEADDR_CTRL12=12'b010101110,C_HIGHADDR_CTRL12=12'b010110101,C_BASEADDR_CTRL13=12'b010110110,C_HIGHADDR_CTRL13=12'b010111101,C_BASEADDR_CTRL14=12'b010111110,C_HIGHADDR_CTRL14=12'b011010000,C_BASEADDR_CTRL15=12'b011010001,C_HIGHADDR_CTRL15=12'b011011000,C_BASEADDR_CTRL16=12'b011011001,C_HIG
HADDR_CTRL16=12'b011011010,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INIT_00=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_01=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_02=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_03=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000100111100000000000000000000011001001001000000000000
00000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_04=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_05=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_06=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_07=256'b010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000
0000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_08=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_09=256'b01010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_0A=256'b0101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100,C_CTRL_BRAM_INIT_0B=256'b010110111101000000000000000000100000101111110000000000000000001000001011111100000000000000000
0100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000,C_CTRL_BRAM_INIT_0C=256'b010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100,C_CTRL_BRAM_INIT_0D=256'b010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_0E=256'b010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0F=256'b0101111110000000000000000000000001011111100000000000000000000
001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_10=256'b0100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100,C_CTRL_BRAM_INIT_11=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100,C_CTRL_BRAM_INIT_12=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100,C_CTRL_BRAM_INIT_13=256'b010111111000000000000000000000000
1011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101,C_CTRL_BRAM_INIT_14=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_15=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_16=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_17=256'b0101111110000
000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_18=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_19=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1
B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1E=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110
0,C_CTRL_BRAM_INIT_1F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_20=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_21=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000
000000000001011111100,C_CTRL_BRAM_INIT_23=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001
01111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000
0000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000
000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111
11100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_36=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000
0000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000
000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b01011111100000000000000000000000010111111000000000000000000000000101111110
00000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INITP_00=256'b01000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001,C_CTRL_BRAM_INITP_01=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001,C_CTRL_BRAM_INITP_02=256'b0100010001000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_03=256'b01000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_07=256'b0,C_PIM0_BASETYPE=1,C_PI0_ADDR_WIDTH=32,C_PI0_DATA_WIDTH=64,C_PI0_BE_WIDTH=32'sb01000,C_PI0_RDWDADDR_WIDTH=4,C_PIM1_BASETYPE=3,C_PI1_ADDR_WIDTH=32,C_PI1_DATA_WIDTH=64,C_PI1_BE_WIDTH=32'sb01000,C_PI1_RDWDADDR_WIDTH=4,C_PIM2_BASETYPE=0,C_PI2_ADDR_WIDTH=32,C_PI2_DATA_WIDTH=64,C_PI2_BE_WIDTH=32'sb01000,C_PI2_RDWDADDR_WIDTH=4,C_PIM3_BASETYPE=0,C_PI3_ADDR_WIDTH=32,C_PI3_DATA_WIDTH=64,C_PI3_BE_WIDTH=32'sb01000,C_PI3_RDWDADDR_WIDTH=4,C_PIM4_BASETYPE=0,C_PI4_ADDR_WIDTH=32,C_PI4_DATA_WIDTH=64,C_PI4_BE_WIDTH=32'sb01000,C_PI4_RDWDADDR_WIDTH=4,C_PIM5_BASETYPE=0,C_PI5_ADDR_WIDTH=32,C_PI5_DA
TA_WIDTH=64,C_PI5_BE_WIDTH=32'sb01000,C_PI5_RDWDADDR_WIDTH=4,C_PI6_ADDR_WIDTH=32,C_PI6_DATA_WIDTH=64,C_PI6_BE_WIDTH=32'sb01000,C_PI6_RDWDADDR_WIDTH=4,C_PI7_ADDR_WIDTH=32,C_PI7_DATA_WIDTH=64,C_PI7_BE_WIDTH=32'sb01000,C_PI7_RDWDADDR_WIDTH=4,C_TBY4TAPVALUE=32'sb0101011>.

Elaborating module <BUFPLL_MCB(DIVIDE=2,LOCK_SRC="LOCK_TO_0")>.

Elaborating module
<s6_phy_top(C_MEM_TYPE="DDR3",C_PORT_CONFIG=1,C_MEM_PART_NUM_COL_BITS=10,C_ARB0_NUM_SLOTS=8,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="TRUE",C_MEM_SKIP_IN_TERM_CAL=0,C_MEM_SKIP_DYNAMIC_CAL=0,C_MEM_SKIP_DYN_IN_TERM=0,C_MEM_CALIBRATION_BYPASS="NO",C_SIMULATION="FALSE",C_MCB_DRP_CLK_PRESENT=0,C_MEM_TZQINIT_MAXCNT=528,C_MPMC_CLK_MEM_2X_PERIOD_PS=1667,C_NUM_PORTS=2,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=5,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_CAS_LATENCY0=5,C_MEM_BURST_LENGTH=4'b1000,C_MEM_ODT_TYPE=1,C_MEM_REDUCED_DRV=0,C_MEM_PART_TRAS=37500,C_MEM_PART_TRCD=13130,C_MEM_PART_TREFI=7800000,C_MEM_PART_TRP=13130,C_MEM_PART_TRFC=110000,C_MEM_PART_TWR=15000,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_DQSN_ENABLE=1'b1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_DATA_WIDTH=16,C_PIX_ADDR_WIDTH_MAX=32,C_PIX_DATA_WIDTH_MAX=32,C_PI_DATA_WIDTH=8'b0,C_PIX_BE_WIDTH_MAX=32'sb0100,C_PIX_RDWDADDR_WIDTH_M
AX=4,C_ARB0_ALGO="ROUND_ROBIN",C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_PIM0_BASETYPE=1,C_PI0_ADDR_WIDTH=32,C_PI0_DATA_WIDTH=64,C_PI0_BE_WIDTH=32'sb01000,C_PI0_RDWDADDR_WIDTH=4,C_PIM1_BASETYPE=3,C_PI1_ADDR_WIDTH=32,C_PI1_DATA_WIDTH=64,C_PI1_BE_WIDTH=32'sb01000,C_PI1_RDWDADDR_WIDTH=4,C_PIM2_BASETYPE=0,C_PI2_ADDR_WIDTH=32,C_PI2_DATA_WIDTH=64,C_PI2_BE_WIDTH=32'sb01000,C_PI2_RDWDADDR_WIDTH=4,C_PIM3_BASETYPE=0,C_PI3_ADDR_WIDTH=32,C_PI3_DATA_WIDTH=64,C_PI3_BE_WIDTH=32'sb01000,C_PI3_RDWDADDR_WIDTH=4,C_PIM4_BASETYPE=0,C_PI4_ADDR_WIDTH=32,C_PI4_DATA_WIDTH=64,C_PI4_BE_WIDTH=32'sb01000,C_PI4_RDWDADDR_WIDTH=4,C_PIM5_BASETYPE=0,C_PI5_ADDR_WIDTH=32,C_PI5_DATA_WIDTH=64,C_PI5_BE_WIDTH=32'sb01000,C_PI5_RDWDADDR_WIDTH=4,C_PI6_ADDR_WIDTH=32,C_PI6_DATA_WIDTH=64,C_PI6_BE_WIDTH=32'sb01000,C_PI6_RDWDA
DDR_WIDTH=4,C_PI7_ADDR_WIDTH=32,C_PI7_DATA_WIDTH=64,C_PI7_BE_WIDTH=32'sb01000,C_PI7_RDWDADDR_WIDTH=4,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0)>.

Elaborating module <mpmc_npi2mcb(C_PI_ADDR_WIDTH=32,C_PI_BASETYPE=1,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_PI_RDWDADDR_WIDTH=4)>.

Elaborating module <mpmc_rdcntr>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rdcntr.v" Line 78: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <SRL16E>.

Elaborating module <mpmc_npi2mcb(C_PI_ADDR_WIDTH=32,C_PI_BASETYPE=3,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_PI_RDWDADDR_WIDTH=4)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3334,C_PORT_ENABLE=6'b011,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b111111100010001000,C_ARB_TIME_SLOT_1=18'b111111000100010001,C_ARB_TIME_SLOT_2=18'b111111001000100010,C_ARB_TIME_SLOT_3=18'b111111010001000100,C_ARB_TIME_SLOT_4=18'b111111100010001000,C_ARB_TIME_SLOT_5=18'b111111000100010001,C_ARB_TIME_SLOT_6=18'b111111001000100010,C_ARB_TIME_SLOT_7=18'b111111010001000100,C_ARB_TIME_SLOT_8=18'b111111100010001000,C_ARB_TIME_SLOT_9=18'b111111000100010001,C_ARB_TIME_SLOT_10=18'b111111001000100010,C_ARB_TIME_SLOT_11=18'b111111010001000100,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_BURST_LEN=4'b1000,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=5,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="F
ULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="75OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=0,C_MC_CALIB_BYPASS="NO",C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIBRATION_RA=13'b1111111111111,C_MC_CALIBRATION_BA=3'b111,C_MC_CALIBRATION_CA=32'b01111111000,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=32'sb0100,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=32'sb0100,C_P1_DATA_PORT_SIZE=32,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_
TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0)>.
WARNING:HDLCompiler:872 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_raw_wrapper.v" Line 687: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_B32_B32",MEM_WIDTH=16,MEM_TYPE="DDR3",MEM_BURST_LEN=4'b1000,MEM_ADDR_ORDER="BANK_ROW_COLUMN",MEM_CAS_LATENCY=5,MEM_DDR3_CAS_LATENCY=5,MEM_DDR2_WRT_RECOVERY=5,MEM_DDR3_WRT_RECOVERY=32'sb0101,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="75OHMS",MEM_DDR3_RTT="DIV4",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01100,MEM_RCD_VAL=32'sb0100,MEM_REFI_VAL=32'sb0100100001011,MEM_RFC_VAL=32'sb0100001,MEM_RP_VAL=32'sb0100,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=4,MEM_WTR_VAL=4,CAL_BYPASS="NO",CAL_RA=13'b1111111111111,CAL_BA=3'b111,CAL_CA=32'b01111111000,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=12,ARB_TIME_SLOT_0=18'b111111100010001000,ARB_TIME_SLOT_1=18'b111111000100010001,ARB_TIME_SLOT_2=18'b11
1111001000100010,ARB_TIME_SLOT_3=18'b111111010001000100,ARB_TIME_SLOT_4=18'b111111100010001000,ARB_TIME_SLOT_5=18'b111111000100010001,ARB_TIME_SLOT_6=18'b111111001000100010,ARB_TIME_SLOT_7=18'b111111010001000100,ARB_TIME_SLOT_8=18'b111111100010001000,ARB_TIME_SLOT_9=18'b111111000100010001,ARB_TIME_SLOT_10=18'b111111001000100010,ARB_TIME_SLOT_11=18'b111111010001000100)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=0,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=0,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 415: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 417: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_controller.v" Line 185: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v" Line 300: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v" Line 311: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 450: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 600: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 722: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 748: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 779: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 941: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 945: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 991: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 995: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 825: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v" Line 218: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.

Elaborating module <dualxcl(C_FAMILY="spartan6",C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_PI_BASEADDR=32'sb01001000000000000000000000000000,C_PI_HIGHADDR=32'sb01001111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_XCL_A_WRITEXFER=1,C_XCL_A_LINESIZE=4,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_XCL_PIPE_STAGES=2,C_MEM_DATA_WIDTH=16,C_MEM_SDR_DATA_WIDTH=32'b0100000)>.

Elaborating module <mpmc_sample_cycle>.

Elaborating module <dualxcl_access(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_ADDR_MASK=32'b0111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_XCL_A_WRITEXFER=0,C_XCL_A_LINESIZE=4,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_MEM_DATA_WIDTH=16,C_ACCESS_FIFO_PIPE=0)>.

Elaborating module <dualxcl_access_data_path(C_XCL_LINESIZE=4,C_XCL_WRITEXFER=0,C_PI_SUBTYPE="IXCL",C_ADDR_MASK=32'b0111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_MEM_DATA_WIDTH=16,C_ACCESS_FIFO_PIPE=0)>.

Elaborating module <srl16e_fifo(c_width=32,c_awidth=1,c_depth=1)>.

Elaborating module <dualxcl_access_data_path(C_XCL_LINESIZE=4,C_XCL_WRITEXFER=1,C_PI_SUBTYPE="DXCL",C_ADDR_MASK=32'b0111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_MEM_DATA_WIDTH=16,C_ACCESS_FIFO_PIPE=0)>.

Elaborating module <srl16e_fifo(c_width=33,c_awidth=1,c_depth=1)>.

Elaborating module <dualxcl_fsm(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_XCL_A_WRITEXFER=0,C_XCL_B_WRITEXFER=1,C_XCL_A_LINESIZE=4,C_XCL_B_LINESIZE=4,C_MAX_CNTR_WIDTH=2)>.

Elaborating module <dualxcl_read(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_XCL_A_LINESIZE=4,C_XCL_B_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b0100000,C_READ_FIFO_PIPE=0,C_RDFIFO_EMPTY_PIPE=0,C_MAX_CNTR_WIDTH=2)>.

Elaborating module <srl16e_fifo_protect(c_width=3,c_awidth=2,c_depth=4)>.

Elaborating module <fifo_pipeline(C_DWIDTH=3,C_INV_EXISTS=1)>.

Elaborating module <xcl_read_data(C_PI_SUBTYPE="IXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b0100000,C_READ_FIFO_PIPE=0,C_RDFIFO_EMPTY_PIPE=0)>.

Elaborating module <dpram(C_WIDTH=33,C_AWIDTH=2,C_DEPTH=32'sb0100)>.

Elaborating module <xcl_read_data(C_PI_SUBTYPE="DXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b0100000,C_READ_FIFO_PIPE=0,C_RDFIFO_EMPTY_PIPE=0)>.
Going to vhdl side to elaborate module sdma_wrapper

Elaborating entity <sdma_wrapper> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <sdma> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <sdma_cntl> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" Line 729: Assignment to rx_endofpacket ignored, since the identifier is never used

Elaborating entity <sdma_ipic_if> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <sdma_sample_cycle> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_interrupt_register> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <sdma_dmac_regfile_arb> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_read_data_delay> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_read_data_delay.vhd" Line 223: Assignment to early_pop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_read_data_delay.vhd" Line 277: Assignment to early_pop3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_read_data_delay.vhd" Line 308: Assignment to pop_d3 ignored, since the identifier is never used

Elaborating entity <sdma_addr_arbiter> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_port_arbiter> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <sdma_tx_write_handler> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_tx_read_handler> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_read_handler.vhd" Line 515. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_read_handler.vhd" Line 719. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_read_handler.vhd" Line 730. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_read_handler.vhd" Line 745. Case statement is complete. others clause is never selected

Elaborating entity <sdma_tx_port_controller> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_port_controller.vhd" Line 649. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_port_controller.vhd" Line 715. Case statement is complete. others clause is never selected

Elaborating entity <sdma_tx_rx_state> (architecture <implementation>) from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_rx_state.vhd" Line 217. Case statement is complete. others clause is never selected

Elaborating entity <sdma_rx_write_handler> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd" Line 780. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd" Line 791. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd" Line 812. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd" Line 825. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd" Line 858. Case statement is complete. others clause is never selected

Elaborating entity <sdma_rx_read_handler> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_rx_port_controller> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_port_controller.vhd" Line 620. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_port_controller.vhd" Line 698. Case statement is complete. others clause is never selected

Elaborating entity <sdma_datapath> (architecture <implementation>) with generics from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_datapath.vhd" Line 561. Case statement is complete. others clause is never selected

Elaborating entity <sdma_reset_module> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_channel_status_reg> (architecture <implementation>) from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_channel_status_reg.vhd" Line 217: Assignment to sdma_error_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_channel_status_reg.vhd" Line 223: Assignment to sdma_channel_busy_i ignored, since the identifier is never used

Elaborating entity <sdma_address_counter> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_length_counter> (architecture <implementation>) from library <mpmc_v6_06_a>.

Elaborating entity <sdma_tx_byte_shifter> (architecture <implementation>) from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" Line 184. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" Line 203. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" Line 222. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" Line 241. Case statement is complete. others clause is never selected

Elaborating entity <sdma_rx_byte_shifter> (architecture <implementation>) from library <mpmc_v6_06_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 201. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 225. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 249. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 273. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 299. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 323. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 348. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" Line 372. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_datapath.vhd" Line 1184. Case statement is complete. others clause is never selected

Elaborating entity <plbv46_slave_single> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_single_v1_01_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 319: Assignment to cs_s_h_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 323: Assignment to addr_match_clr ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_muxcy> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 711. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 1025: Assignment to start_data_phase ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd" Line 566: Net <early_pop_i_d4> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd" Line 567: Net <early_pop_i_d5> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd" Line 568: Net <early_pop_i_d6> does not have a driver.
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_mcb_ddr3_wrapper>.
    Related source file is "/home/shebalin/lom/fpga/dev/system/hdl/system_mcb_ddr3_wrapper.v".
    Summary:
	no macro.
Unit <system_mcb_ddr3_wrapper> synthesized.

Synthesizing Unit <mpmc>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v".
        C_FAMILY = "spartan6"
        C_BASEFAMILY = "spartan6"
        C_SPEEDGRADE_INT = 3
        C_NUM_PORTS = 2
        C_ALL_PIMS_SHARE_ADDRESSES = 1
        C_MPMC_BASEADDR = 1207959552
        C_MPMC_HIGHADDR = 1342177279
        C_SDMA_CTRL_BASEADDR = -2074083328
        C_SDMA_CTRL_HIGHADDR = -2074017793
        C_MPMC_CTRL_BASEADDR = -1
        C_MPMC_CTRL_HIGHADDR = 0
        C_MPMC_CTRL_AWIDTH = 32
        C_MPMC_CTRL_DWIDTH = 64
        C_MPMC_CTRL_NATIVE_DWIDTH = 32
        C_MPMC_CTRL_NUM_MASTERS = 1
        C_MPMC_CTRL_MID_WIDTH = 1
        C_MPMC_CTRL_P2P = 1
        C_MPMC_CTRL_SUPPORT_BURSTS = 0
        C_MPMC_CTRL_SMALLEST_MASTER = 32
        C_NUM_IDELAYCTRL = 1
        C_IODELAY_GRP = "MCB_DDR3"
        C_MAX_REQ_ALLOWED = 1
        C_ARB_PIPELINE = 1
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_ARB_USE_DEFAULT = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_ARB0_NUM_SLOTS = 8
        C_PM_ENABLE = 0
        C_PM_DC_WIDTH = 48
        C_PM_GC_CNTR = 1
        C_PM_GC_WIDTH = 48
        C_PM_SHIFT_CNT_BY = 1
        C_SKIP_SIM_INIT_DELAY = 0
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 0
        C_USE_MCB_S6_PHY = 1
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_DEBUG_REG_ENABLE = 0
        C_SPECIAL_BOARD = "NONE"
        C_PORT_CONFIG = 1
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "TRUE"
        C_MEM_SKIP_IN_TERM_CAL = 0
        C_MEM_SKIP_DYNAMIC_CAL = 0
        C_MEM_SKIP_DYN_IN_TERM = 0
        C_MEM_INCDEC_THRESHOLD = 32'b00000000000000000000000000000010
        C_MEM_CHECK_MAX_INDELAY = 0
        C_MEM_CHECK_MAX_TAP_REG = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MPMC_MCB_DRP_CLK_PRESENT = 0
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1667
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_MEM_TYPE = "DDR3"
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_CAS_LATENCY = 5
        C_MEM_ODT_TYPE = 1
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK0_PERIOD_PS = 13333
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 16
        C_MEM_DM_WIDTH = 2
        C_MEM_DQS_WIDTH = 2
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_DDR2_DQSN_ENABLE = 1
        C_INCLUDE_ECC_SUPPORT = 0
        C_ECC_DEFAULT_ON = 1
        C_INCLUDE_ECC_TEST = 0
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_ECC_DATA_WIDTH = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DQS_WIDTH = 0
        C_MEM_PART_NUM_BANK_BITS = 3
        C_MEM_PART_NUM_ROW_BITS = 13
        C_MEM_PART_NUM_COL_BITS = 10
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TRAS = 37500
        C_MEM_PART_TRCD = 13130
        C_MEM_PART_TRP = 13130
        C_MEM_PART_TRFC = 110000
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_TBY4TAPVALUE = 9999
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 5
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 0
        C_MEM_NDQS_COL1 = 0
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MAINT_PRESCALER_PERIOD = 200000
        C_PIM0_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM0_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM0_OFFSET = 32'b00000000000000000000000000000000
        C_PIM0_DATA_WIDTH = 64
        C_PIM0_BASETYPE = 1
        C_PIM0_SUBTYPE = "IXCL"
        C_PIM0_B_SUBTYPE = "DXCL"
        C_XCL0_LINESIZE = 4
        C_XCL0_WRITEXFER = 1
        C_XCL0_PIPE_STAGES = 2
        C_XCL0_B_IN_USE = 1
        C_XCL0_B_LINESIZE = 4
        C_XCL0_B_WRITEXFER = 1
        C_SPLB0_AWIDTH = 32
        C_SPLB0_DWIDTH = 64
        C_SPLB0_NATIVE_DWIDTH = 64
        C_SPLB0_NUM_MASTERS = 1
        C_SPLB0_MID_WIDTH = 1
        C_SPLB0_P2P = 1
        C_SPLB0_SUPPORT_BURSTS = 0
        C_SPLB0_SMALLEST_MASTER = 32
        C_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL0_AWIDTH = 32
        C_SDMA_CTRL0_DWIDTH = 64
        C_SDMA_CTRL0_NATIVE_DWIDTH = 32
        C_SDMA_CTRL0_NUM_MASTERS = 1
        C_SDMA_CTRL0_MID_WIDTH = 1
        C_SDMA_CTRL0_P2P = 1
        C_SDMA_CTRL0_SUPPORT_BURSTS = 0
        C_SDMA_CTRL0_SMALLEST_MASTER = 32
        C_SDMA0_COMPLETED_ERR_TX = 1
        C_SDMA0_COMPLETED_ERR_RX = 1
        C_SDMA0_PRESCALAR = 1023
        C_SDMA0_PI2LL_CLK_RATIO = 1
        C_PPC440MC0_BURST_LENGTH = 4
        C_PPC440MC0_PIPE_STAGES = 1
        C_VFBC0_CMD_FIFO_DEPTH = 32
        C_VFBC0_CMD_AFULL_COUNT = 3
        C_VFBC0_RDWD_DATA_WIDTH = 32
        C_VFBC0_RDWD_FIFO_DEPTH = 1024
        C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI0_ADDRACK_PIPELINE = 1
        C_PI0_RD_FIFO_TYPE = "BRAM"
        C_PI0_WR_FIFO_TYPE = "BRAM"
        C_PI0_RD_FIFO_APP_PIPELINE = 1
        C_PI0_RD_FIFO_MEM_PIPELINE = 1
        C_PI0_WR_FIFO_APP_PIPELINE = 1
        C_PI0_WR_FIFO_MEM_PIPELINE = 1
        C_PI0_PM_USED = 1
        C_PI0_PM_DC_CNTR = 1
        C_PIM1_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM1_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM1_OFFSET = 32'b00000000000000000000000000000000
        C_PIM1_DATA_WIDTH = 64
        C_PIM1_BASETYPE = 3
        C_PIM1_SUBTYPE = "SDMA"
        C_PIM1_B_SUBTYPE = "SDMA"
        C_XCL1_LINESIZE = 4
        C_XCL1_WRITEXFER = 1
        C_XCL1_PIPE_STAGES = 2
        C_XCL1_B_IN_USE = 0
        C_XCL1_B_LINESIZE = 4
        C_XCL1_B_WRITEXFER = 1
        C_SPLB1_AWIDTH = 32
        C_SPLB1_DWIDTH = 64
        C_SPLB1_NATIVE_DWIDTH = 64
        C_SPLB1_NUM_MASTERS = 1
        C_SPLB1_MID_WIDTH = 1
        C_SPLB1_P2P = 1
        C_SPLB1_SUPPORT_BURSTS = 0
        C_SPLB1_SMALLEST_MASTER = 32
        C_SDMA_CTRL1_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL1_AWIDTH = 32
        C_SDMA_CTRL1_DWIDTH = 32
        C_SDMA_CTRL1_NATIVE_DWIDTH = 32
        C_SDMA_CTRL1_NUM_MASTERS = 2
        C_SDMA_CTRL1_MID_WIDTH = 1
        C_SDMA_CTRL1_P2P = 0
        C_SDMA_CTRL1_SUPPORT_BURSTS = 0
        C_SDMA_CTRL1_SMALLEST_MASTER = 32
        C_SDMA1_COMPLETED_ERR_TX = 1
        C_SDMA1_COMPLETED_ERR_RX = 1
        C_SDMA1_PRESCALAR = 1023
        C_SDMA1_PI2LL_CLK_RATIO = 1
        C_PPC440MC1_BURST_LENGTH = 4
        C_PPC440MC1_PIPE_STAGES = 1
        C_VFBC1_CMD_FIFO_DEPTH = 32
        C_VFBC1_CMD_AFULL_COUNT = 3
        C_VFBC1_RDWD_DATA_WIDTH = 32
        C_VFBC1_RDWD_FIFO_DEPTH = 1024
        C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI1_ADDRACK_PIPELINE = 1
        C_PI1_RD_FIFO_TYPE = "BRAM"
        C_PI1_WR_FIFO_TYPE = "BRAM"
        C_PI1_RD_FIFO_APP_PIPELINE = 1
        C_PI1_RD_FIFO_MEM_PIPELINE = 1
        C_PI1_WR_FIFO_APP_PIPELINE = 1
        C_PI1_WR_FIFO_MEM_PIPELINE = 1
        C_PI1_PM_USED = 1
        C_PI1_PM_DC_CNTR = 1
        C_PIM2_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM2_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM2_OFFSET = 32'b00000000000000000000000000000000
        C_PIM2_DATA_WIDTH = 64
        C_PIM2_BASETYPE = 0
        C_PIM2_SUBTYPE = "INACTIVE"
        C_PIM2_B_SUBTYPE = "INACTIVE"
        C_XCL2_LINESIZE = 4
        C_XCL2_WRITEXFER = 1
        C_XCL2_PIPE_STAGES = 2
        C_XCL2_B_IN_USE = 0
        C_XCL2_B_LINESIZE = 4
        C_XCL2_B_WRITEXFER = 1
        C_SPLB2_AWIDTH = 32
        C_SPLB2_DWIDTH = 64
        C_SPLB2_NATIVE_DWIDTH = 64
        C_SPLB2_NUM_MASTERS = 1
        C_SPLB2_MID_WIDTH = 1
        C_SPLB2_P2P = 1
        C_SPLB2_SUPPORT_BURSTS = 0
        C_SPLB2_SMALLEST_MASTER = 32
        C_SDMA_CTRL2_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL2_AWIDTH = 32
        C_SDMA_CTRL2_DWIDTH = 64
        C_SDMA_CTRL2_NATIVE_DWIDTH = 32
        C_SDMA_CTRL2_NUM_MASTERS = 1
        C_SDMA_CTRL2_MID_WIDTH = 1
        C_SDMA_CTRL2_P2P = 1
        C_SDMA_CTRL2_SUPPORT_BURSTS = 0
        C_SDMA_CTRL2_SMALLEST_MASTER = 32
        C_SDMA2_COMPLETED_ERR_TX = 1
        C_SDMA2_COMPLETED_ERR_RX = 1
        C_SDMA2_PRESCALAR = 1023
        C_SDMA2_PI2LL_CLK_RATIO = 1
        C_PPC440MC2_BURST_LENGTH = 4
        C_PPC440MC2_PIPE_STAGES = 1
        C_VFBC2_CMD_FIFO_DEPTH = 32
        C_VFBC2_CMD_AFULL_COUNT = 3
        C_VFBC2_RDWD_DATA_WIDTH = 32
        C_VFBC2_RDWD_FIFO_DEPTH = 1024
        C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI2_ADDRACK_PIPELINE = 1
        C_PI2_RD_FIFO_TYPE = "BRAM"
        C_PI2_WR_FIFO_TYPE = "BRAM"
        C_PI2_RD_FIFO_APP_PIPELINE = 1
        C_PI2_RD_FIFO_MEM_PIPELINE = 1
        C_PI2_WR_FIFO_APP_PIPELINE = 1
        C_PI2_WR_FIFO_MEM_PIPELINE = 1
        C_PI2_PM_USED = 1
        C_PI2_PM_DC_CNTR = 1
        C_PIM3_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM3_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM3_OFFSET = 32'b00000000000000000000000000000000
        C_PIM3_DATA_WIDTH = 64
        C_PIM3_BASETYPE = 0
        C_PIM3_SUBTYPE = "INACTIVE"
        C_PIM3_B_SUBTYPE = "INACTIVE"
        C_XCL3_LINESIZE = 4
        C_XCL3_WRITEXFER = 1
        C_XCL3_PIPE_STAGES = 2
        C_XCL3_B_IN_USE = 0
        C_XCL3_B_LINESIZE = 4
        C_XCL3_B_WRITEXFER = 1
        C_SPLB3_AWIDTH = 32
        C_SPLB3_DWIDTH = 64
        C_SPLB3_NATIVE_DWIDTH = 64
        C_SPLB3_NUM_MASTERS = 1
        C_SPLB3_MID_WIDTH = 1
        C_SPLB3_P2P = 1
        C_SPLB3_SUPPORT_BURSTS = 0
        C_SPLB3_SMALLEST_MASTER = 32
        C_SDMA_CTRL3_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL3_AWIDTH = 32
        C_SDMA_CTRL3_DWIDTH = 64
        C_SDMA_CTRL3_NATIVE_DWIDTH = 32
        C_SDMA_CTRL3_NUM_MASTERS = 1
        C_SDMA_CTRL3_MID_WIDTH = 1
        C_SDMA_CTRL3_P2P = 1
        C_SDMA_CTRL3_SUPPORT_BURSTS = 0
        C_SDMA_CTRL3_SMALLEST_MASTER = 32
        C_SDMA3_COMPLETED_ERR_TX = 1
        C_SDMA3_COMPLETED_ERR_RX = 1
        C_SDMA3_PRESCALAR = 1023
        C_SDMA3_PI2LL_CLK_RATIO = 1
        C_PPC440MC3_BURST_LENGTH = 4
        C_PPC440MC3_PIPE_STAGES = 1
        C_VFBC3_CMD_FIFO_DEPTH = 32
        C_VFBC3_CMD_AFULL_COUNT = 3
        C_VFBC3_RDWD_DATA_WIDTH = 32
        C_VFBC3_RDWD_FIFO_DEPTH = 1024
        C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI3_ADDRACK_PIPELINE = 1
        C_PI3_RD_FIFO_TYPE = "BRAM"
        C_PI3_WR_FIFO_TYPE = "BRAM"
        C_PI3_RD_FIFO_APP_PIPELINE = 1
        C_PI3_RD_FIFO_MEM_PIPELINE = 1
        C_PI3_WR_FIFO_APP_PIPELINE = 1
        C_PI3_WR_FIFO_MEM_PIPELINE = 1
        C_PI3_PM_USED = 1
        C_PI3_PM_DC_CNTR = 1
        C_PIM4_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM4_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM4_OFFSET = 32'b00000000000000000000000000000000
        C_PIM4_DATA_WIDTH = 64
        C_PIM4_BASETYPE = 0
        C_PIM4_SUBTYPE = "INACTIVE"
        C_PIM4_B_SUBTYPE = "INACTIVE"
        C_XCL4_LINESIZE = 4
        C_XCL4_WRITEXFER = 1
        C_XCL4_PIPE_STAGES = 2
        C_XCL4_B_IN_USE = 0
        C_XCL4_B_LINESIZE = 4
        C_XCL4_B_WRITEXFER = 1
        C_SPLB4_AWIDTH = 32
        C_SPLB4_DWIDTH = 64
        C_SPLB4_NATIVE_DWIDTH = 64
        C_SPLB4_NUM_MASTERS = 1
        C_SPLB4_MID_WIDTH = 1
        C_SPLB4_P2P = 1
        C_SPLB4_SUPPORT_BURSTS = 0
        C_SPLB4_SMALLEST_MASTER = 32
        C_SDMA_CTRL4_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL4_AWIDTH = 32
        C_SDMA_CTRL4_DWIDTH = 64
        C_SDMA_CTRL4_NATIVE_DWIDTH = 32
        C_SDMA_CTRL4_NUM_MASTERS = 1
        C_SDMA_CTRL4_MID_WIDTH = 1
        C_SDMA_CTRL4_P2P = 1
        C_SDMA_CTRL4_SUPPORT_BURSTS = 0
        C_SDMA_CTRL4_SMALLEST_MASTER = 32
        C_SDMA4_COMPLETED_ERR_TX = 1
        C_SDMA4_COMPLETED_ERR_RX = 1
        C_SDMA4_PRESCALAR = 1023
        C_SDMA4_PI2LL_CLK_RATIO = 1
        C_PPC440MC4_BURST_LENGTH = 4
        C_PPC440MC4_PIPE_STAGES = 1
        C_VFBC4_CMD_FIFO_DEPTH = 32
        C_VFBC4_CMD_AFULL_COUNT = 3
        C_VFBC4_RDWD_DATA_WIDTH = 32
        C_VFBC4_RDWD_FIFO_DEPTH = 1024
        C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI4_ADDRACK_PIPELINE = 1
        C_PI4_RD_FIFO_TYPE = "BRAM"
        C_PI4_WR_FIFO_TYPE = "BRAM"
        C_PI4_RD_FIFO_APP_PIPELINE = 1
        C_PI4_RD_FIFO_MEM_PIPELINE = 1
        C_PI4_WR_FIFO_APP_PIPELINE = 1
        C_PI4_WR_FIFO_MEM_PIPELINE = 1
        C_PI4_PM_USED = 1
        C_PI4_PM_DC_CNTR = 1
        C_PIM5_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM5_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM5_OFFSET = 32'b00000000000000000000000000000000
        C_PIM5_DATA_WIDTH = 64
        C_PIM5_BASETYPE = 0
        C_PIM5_SUBTYPE = "INACTIVE"
        C_PIM5_B_SUBTYPE = "INACTIVE"
        C_XCL5_LINESIZE = 4
        C_XCL5_WRITEXFER = 1
        C_XCL5_PIPE_STAGES = 2
        C_XCL5_B_IN_USE = 0
        C_XCL5_B_LINESIZE = 4
        C_XCL5_B_WRITEXFER = 1
        C_SPLB5_AWIDTH = 32
        C_SPLB5_DWIDTH = 64
        C_SPLB5_NATIVE_DWIDTH = 64
        C_SPLB5_NUM_MASTERS = 1
        C_SPLB5_MID_WIDTH = 1
        C_SPLB5_P2P = 1
        C_SPLB5_SUPPORT_BURSTS = 0
        C_SPLB5_SMALLEST_MASTER = 32
        C_SDMA_CTRL5_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL5_AWIDTH = 32
        C_SDMA_CTRL5_DWIDTH = 64
        C_SDMA_CTRL5_NATIVE_DWIDTH = 32
        C_SDMA_CTRL5_NUM_MASTERS = 1
        C_SDMA_CTRL5_MID_WIDTH = 1
        C_SDMA_CTRL5_P2P = 1
        C_SDMA_CTRL5_SUPPORT_BURSTS = 0
        C_SDMA_CTRL5_SMALLEST_MASTER = 32
        C_SDMA5_COMPLETED_ERR_TX = 1
        C_SDMA5_COMPLETED_ERR_RX = 1
        C_SDMA5_PRESCALAR = 1023
        C_SDMA5_PI2LL_CLK_RATIO = 1
        C_PPC440MC5_BURST_LENGTH = 4
        C_PPC440MC5_PIPE_STAGES = 1
        C_VFBC5_CMD_FIFO_DEPTH = 32
        C_VFBC5_CMD_AFULL_COUNT = 3
        C_VFBC5_RDWD_DATA_WIDTH = 32
        C_VFBC5_RDWD_FIFO_DEPTH = 1024
        C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI5_ADDRACK_PIPELINE = 1
        C_PI5_RD_FIFO_TYPE = "BRAM"
        C_PI5_WR_FIFO_TYPE = "BRAM"
        C_PI5_RD_FIFO_APP_PIPELINE = 1
        C_PI5_RD_FIFO_MEM_PIPELINE = 1
        C_PI5_WR_FIFO_APP_PIPELINE = 1
        C_PI5_WR_FIFO_MEM_PIPELINE = 1
        C_PI5_PM_USED = 1
        C_PI5_PM_DC_CNTR = 1
        C_PIM6_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM6_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM6_OFFSET = 32'b00000000000000000000000000000000
        C_PIM6_DATA_WIDTH = 64
        C_PIM6_BASETYPE = 0
        C_PIM6_SUBTYPE = "INACTIVE"
        C_PIM6_B_SUBTYPE = "INACTIVE"
        C_XCL6_LINESIZE = 4
        C_XCL6_WRITEXFER = 1
        C_XCL6_PIPE_STAGES = 2
        C_XCL6_B_IN_USE = 0
        C_XCL6_B_LINESIZE = 4
        C_XCL6_B_WRITEXFER = 1
        C_SPLB6_AWIDTH = 32
        C_SPLB6_DWIDTH = 64
        C_SPLB6_NATIVE_DWIDTH = 64
        C_SPLB6_NUM_MASTERS = 1
        C_SPLB6_MID_WIDTH = 1
        C_SPLB6_P2P = 1
        C_SPLB6_SUPPORT_BURSTS = 0
        C_SPLB6_SMALLEST_MASTER = 32
        C_SDMA_CTRL6_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL6_AWIDTH = 32
        C_SDMA_CTRL6_DWIDTH = 64
        C_SDMA_CTRL6_NATIVE_DWIDTH = 32
        C_SDMA_CTRL6_NUM_MASTERS = 1
        C_SDMA_CTRL6_MID_WIDTH = 1
        C_SDMA_CTRL6_P2P = 1
        C_SDMA_CTRL6_SUPPORT_BURSTS = 0
        C_SDMA_CTRL6_SMALLEST_MASTER = 32
        C_SDMA6_COMPLETED_ERR_TX = 1
        C_SDMA6_COMPLETED_ERR_RX = 1
        C_SDMA6_PRESCALAR = 1023
        C_SDMA6_PI2LL_CLK_RATIO = 1
        C_PPC440MC6_BURST_LENGTH = 4
        C_PPC440MC6_PIPE_STAGES = 1
        C_VFBC6_CMD_FIFO_DEPTH = 32
        C_VFBC6_CMD_AFULL_COUNT = 3
        C_VFBC6_RDWD_DATA_WIDTH = 32
        C_VFBC6_RDWD_FIFO_DEPTH = 1024
        C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI6_ADDRACK_PIPELINE = 1
        C_PI6_RD_FIFO_TYPE = "BRAM"
        C_PI6_WR_FIFO_TYPE = "BRAM"
        C_PI6_RD_FIFO_APP_PIPELINE = 1
        C_PI6_RD_FIFO_MEM_PIPELINE = 1
        C_PI6_WR_FIFO_APP_PIPELINE = 1
        C_PI6_WR_FIFO_MEM_PIPELINE = 1
        C_PI6_PM_USED = 1
        C_PI6_PM_DC_CNTR = 1
        C_PIM7_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM7_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM7_OFFSET = 32'b00000000000000000000000000000000
        C_PIM7_DATA_WIDTH = 64
        C_PIM7_BASETYPE = 0
        C_PIM7_SUBTYPE = "INACTIVE"
        C_PIM7_B_SUBTYPE = "INACTIVE"
        C_XCL7_LINESIZE = 4
        C_XCL7_WRITEXFER = 1
        C_XCL7_PIPE_STAGES = 2
        C_XCL7_B_IN_USE = 0
        C_XCL7_B_LINESIZE = 4
        C_XCL7_B_WRITEXFER = 1
        C_SPLB7_AWIDTH = 32
        C_SPLB7_DWIDTH = 64
        C_SPLB7_NATIVE_DWIDTH = 64
        C_SPLB7_NUM_MASTERS = 1
        C_SPLB7_MID_WIDTH = 1
        C_SPLB7_P2P = 1
        C_SPLB7_SUPPORT_BURSTS = 0
        C_SPLB7_SMALLEST_MASTER = 32
        C_SDMA_CTRL7_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL7_AWIDTH = 32
        C_SDMA_CTRL7_DWIDTH = 64
        C_SDMA_CTRL7_NATIVE_DWIDTH = 32
        C_SDMA_CTRL7_NUM_MASTERS = 1
        C_SDMA_CTRL7_MID_WIDTH = 1
        C_SDMA_CTRL7_P2P = 1
        C_SDMA_CTRL7_SUPPORT_BURSTS = 0
        C_SDMA_CTRL7_SMALLEST_MASTER = 32
        C_SDMA7_COMPLETED_ERR_TX = 1
        C_SDMA7_COMPLETED_ERR_RX = 1
        C_SDMA7_PRESCALAR = 1023
        C_SDMA7_PI2LL_CLK_RATIO = 1
        C_PPC440MC7_BURST_LENGTH = 4
        C_PPC440MC7_PIPE_STAGES = 1
        C_VFBC7_CMD_FIFO_DEPTH = 32
        C_VFBC7_CMD_AFULL_COUNT = 3
        C_VFBC7_RDWD_DATA_WIDTH = 32
        C_VFBC7_RDWD_FIFO_DEPTH = 1024
        C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI7_ADDRACK_PIPELINE = 1
        C_PI7_RD_FIFO_TYPE = "BRAM"
        C_PI7_WR_FIFO_TYPE = "BRAM"
        C_PI7_RD_FIFO_APP_PIPELINE = 1
        C_PI7_RD_FIFO_MEM_PIPELINE = 1
        C_PI7_WR_FIFO_APP_PIPELINE = 1
        C_PI7_WR_FIFO_MEM_PIPELINE = 1
        C_PI7_PM_USED = 1
        C_PI7_PM_DC_CNTR = 1
        C_WR_TRAINING_PORT = 0
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_NCK_PER_CLK = 1
        C_TWR = 0
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 0
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 0
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 0
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 0
        C_CTRL_AP_ROW_COL_SEL_INDEX = 0
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 0
        C_CTRL_DFI_RAS_N_0_INDEX = 0
        C_CTRL_DFI_CAS_N_0_INDEX = 0
        C_CTRL_DFI_WE_N_0_INDEX = 0
        C_CTRL_DFI_RAS_N_1_INDEX = 0
        C_CTRL_DFI_CAS_N_1_INDEX = 0
        C_CTRL_DFI_WE_N_1_INDEX = 0
        C_CTRL_DP_WRFIFO_POP_INDEX = 0
        C_CTRL_DFI_WRDATA_EN_INDEX = 0
        C_CTRL_DFI_RDDATA_EN_INDEX = 0
        C_CTRL_AP_OTF_ADDR12_INDEX = 0
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 0
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 0
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 0
        C_CTRL_DP_SIZE_DELAY = 0
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 0
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 0
        C_CTRL_Q0_DELAY = 0
        C_CTRL_Q1_DELAY = 0
        C_CTRL_Q2_DELAY = 0
        C_CTRL_Q3_DELAY = 0
        C_CTRL_Q4_DELAY = 0
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 0
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 0
        C_CTRL_Q13_DELAY = 0
        C_CTRL_Q14_DELAY = 0
        C_CTRL_Q15_DELAY = 0
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 0
        C_CTRL_Q18_DELAY = 0
        C_CTRL_Q19_DELAY = 0
        C_CTRL_Q20_DELAY = 0
        C_CTRL_Q21_DELAY = 0
        C_CTRL_Q22_DELAY = 0
        C_CTRL_Q23_DELAY = 0
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_SKIP_1_VALUE = 15
        C_SKIP_2_VALUE = 15
        C_SKIP_3_VALUE = 15
        C_SKIP_4_VALUE = 20
        C_SKIP_5_VALUE = 36
        C_SKIP_6_VALUE = 20
        C_SKIP_7_VALUE = 36
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 0
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001101
        C_BASEADDR_CTRL1 = 12'b000000001110
        C_HIGHADDR_CTRL1 = 12'b000000010111
        C_BASEADDR_CTRL2 = 12'b000000011000
        C_HIGHADDR_CTRL2 = 12'b000000100101
        C_BASEADDR_CTRL3 = 12'b000000100110
        C_HIGHADDR_CTRL3 = 12'b000000101111
        C_BASEADDR_CTRL4 = 12'b000000110000
        C_HIGHADDR_CTRL4 = 12'b000000111101
        C_BASEADDR_CTRL5 = 12'b000000111110
        C_HIGHADDR_CTRL5 = 12'b000001000111
        C_BASEADDR_CTRL6 = 12'b000001001000
        C_HIGHADDR_CTRL6 = 12'b000001011011
        C_BASEADDR_CTRL7 = 12'b000001011100
        C_HIGHADDR_CTRL7 = 12'b000001101010
        C_BASEADDR_CTRL8 = 12'b000001101011
        C_HIGHADDR_CTRL8 = 12'b000010000110
        C_BASEADDR_CTRL9 = 12'b000010000111
        C_HIGHADDR_CTRL9 = 12'b000010011101
        C_BASEADDR_CTRL10 = 12'b000010011110
        C_HIGHADDR_CTRL10 = 12'b000010100101
        C_BASEADDR_CTRL11 = 12'b000010100110
        C_HIGHADDR_CTRL11 = 12'b000010101101
        C_BASEADDR_CTRL12 = 12'b000010101110
        C_HIGHADDR_CTRL12 = 12'b000010110101
        C_BASEADDR_CTRL13 = 12'b000010110110
        C_HIGHADDR_CTRL13 = 12'b000010111101
        C_BASEADDR_CTRL14 = 12'b000010111110
        C_HIGHADDR_CTRL14 = 12'b000011010000
        C_BASEADDR_CTRL15 = 12'b000011010001
        C_HIGHADDR_CTRL15 = 12'b000011011000
        C_BASEADDR_CTRL16 = 12'b000011011001
        C_HIGHADDR_CTRL16 = 12'b000011011010
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_04 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_07 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_09 = 256'b0000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100
        C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000101101111010000000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000
        C_CTRL_BRAM_INIT_0C = 256'b0000000000000000010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100
        C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_0E = 256'b0000000000000000000010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_10 = 256'b0000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100
        C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100
        C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100
        C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101
        C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_15 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0001000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001
        C_CTRL_BRAM_INITP_01 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001
        C_CTRL_BRAM_INITP_02 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Set property "syn_maxfan = 20" for signal <Rst_tocore<8>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<8>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<7>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<7>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<6>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<6>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<5>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<5>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<4>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<4>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<3>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<3>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<2>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<2>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<1>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<1>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<0>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<0>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<1>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<1>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<0>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<0>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore_tmp>.
    Set property "shreg_extract = no" for signal <idelay_ctrl_rdy_d1>.
    Set property "shreg_extract = no" for signal <idelay_ctrl_rdy_d2>.
    Set property "shreg_extract = no" for signal <Rst_d1>.
    Set property "shreg_extract = no" for signal <Rst_d2>.
WARNING:Xst:647 - Input <SPLB0_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR2_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <Debug_Ctrl_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <ECC_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <Static_Phy_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <Mem_DQS_Div_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Rst_d2>.
    Found 1-bit register for signal <Rst_topim<0>>.
    Found 1-bit register for signal <Rst_topim<1>>.
    Found 1-bit register for signal <Rst_tocore_tmp>.
    Found 1-bit register for signal <Rst_tocore<0>>.
    Found 1-bit register for signal <Rst_tocore<1>>.
    Found 1-bit register for signal <Rst_tocore<2>>.
    Found 1-bit register for signal <Rst_tocore<3>>.
    Found 1-bit register for signal <Rst_tocore<4>>.
    Found 1-bit register for signal <Rst_tocore<5>>.
    Found 1-bit register for signal <Rst_tocore<6>>.
    Found 1-bit register for signal <Rst_tocore<7>>.
    Found 1-bit register for signal <Rst_tocore<8>>.
    Found 1-bit register for signal <Rst270>.
    Found 1-bit register for signal <Rst90>.
    Found 1-bit register for signal <Rst_d1>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <mpmc> synthesized.

Synthesizing Unit <mpmc_core>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_core.v".
        C_FAMILY = "spartan6"
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 0
        C_USE_MCB_S6_PHY = 1
        C_IODELAY_GRP = "MCB_DDR3"
        C_SPEEDGRADE_INT = 3
        C_MEM_TYPE = "DDR3"
        C_SKIP_INIT_DELAY = 1'b0
        C_FAST_CALIBRATION = 1'b0
        C_MMCM_ADV_PS_WA = "ON"
        C_DEBUG_REG_ENABLE = 0
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_PORT_CONFIG = 1
        C_MEM_PART_NUM_COL_BITS = 10
        C_ARB0_NUM_SLOTS = 8
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "TRUE"
        C_MEM_SKIP_IN_TERM_CAL = 0
        C_MEM_SKIP_DYNAMIC_CAL = 0
        C_MEM_SKIP_DYN_IN_TERM = 0
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MCB_DRP_CLK_PRESENT = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1667
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_INCLUDE_ECC_SUPPORT = 0
        C_INCLUDE_ECC_TEST = 0
        C_ECC_DEFAULT_ON = 1
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_IS_DDR = 1'b1
        C_SPECIAL_BOARD = 0
        C_NUM_PORTS = 2
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 5
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 0
        C_MEM_NDQS_COL1 = 0
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_MATCHED = 1'b0
        C_MEM_CAS_LATENCY0 = 5
        C_MEM_CAS_LATENCY1 = 0
        C_MEM_BURST_LENGTH = 4'b1000
        C_MEM_ADDITIVE_LATENCY = 0
        C_MEM_ODT_TYPE = 1
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK_PERIOD = 13333
        C_MEM_PART_TRAS = 37500
        C_MEM_PART_TRCD = 13130
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TRP = 13130
        C_MEM_PART_TRFC = 110000
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_MEM_DDR2_ENABLE = 1'b0
        C_MEM_DQSN_ENABLE = 1'b1
        C_MEM_DQS_GATE_EN = 1'b1
        C_MEM_IDEL_HIGH_PERF = "FALSE"
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 16
        C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000000100000
        C_ECC_DATA_WIDTH = 0
        C_ECC_DATA_WIDTH_INT = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000000
        C_ECC_DQS_WIDTH = 0
        C_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000000
        C_MEM_DM_WIDTH = 2
        C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000000100
        C_MEM_DQS_WIDTH = 2
        C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000000100
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00001000000000000000000000000000
        C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00001000000000000000000000000000
        C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00001000000000000000000000000000
        C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000001000000000000000000000000
        C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000000100000000000
        C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000010
        C_WR_TRAINING_PORT = 0
        C_PIX_ADDR_WIDTH_MAX = 32
        C_PIX_DATA_WIDTH_MAX = 32
        C_PI_DATA_WIDTH = 8'b00000000
        C_PI_RD_FIFO_TYPE = 16'b1010101010101010
        C_PI_WR_FIFO_TYPE = 16'b1010101010101010
        C_RD_FIFO_APP_PIPELINE = 8'b11111111
        C_RD_FIFO_MEM_PIPELINE = 8'b11111111
        C_WR_FIFO_APP_PIPELINE = 8'b11111111
        C_WR_FIFO_MEM_PIPELINE = 8'b11111111
        C_PIX_BE_WIDTH_MAX = 4
        C_PIX_RDWDADDR_WIDTH_MAX = 4
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_AP_PIPELINE1 = 1'b1
        C_AP_PIPELINE2 = 1'b1
        C_NUM_CTRL_SIGNALS = 36
        C_PIPELINE_ADDRACK = 8'b11111111
        C_CP_PIPELINE = 1'b1
        C_ARB_PIPELINE = 1
        C_MAX_REQ_ALLOWED = 1
        C_REQ_PENDING_CNTR_WIDTH = 1
        C_REFRESH_CNT_MAX = 585
        C_REFRESH_CNT_WIDTH = 10
        C_MAINT_PRESCALER_DIV = 15
        C_REFRESH_TIMER_DIV = 37
        C_PERIODIC_RD_TIMER_DIV = 5
        C_MAINT_PRESCALER_PERIOD_NS = 200
        C_ZQ_TIMER_DIV = 640000
        C_NREFRESH_BANK = 8
        C_ECC_NUM_REG = 16
        C_STATIC_PHY_NUM_REG = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_NOP_SEQ = 15
        C_REFH_SEQ = 14
        C_NCK_PER_CLK = 1
        C_TWR = 0
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 0
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 0
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 0
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 0
        C_CTRL_AP_ROW_COL_SEL_INDEX = 0
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 0
        C_CTRL_DFI_RAS_N_0_INDEX = 0
        C_CTRL_DFI_CAS_N_0_INDEX = 0
        C_CTRL_DFI_WE_N_0_INDEX = 0
        C_CTRL_DFI_RAS_N_1_INDEX = 0
        C_CTRL_DFI_CAS_N_1_INDEX = 0
        C_CTRL_DFI_WE_N_1_INDEX = 0
        C_CTRL_DP_WRFIFO_POP_INDEX = 0
        C_CTRL_DFI_WRDATA_EN_INDEX = 0
        C_CTRL_DFI_RDDATA_EN_INDEX = 0
        C_CTRL_AP_OTF_ADDR12_INDEX = 0
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 0
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 0
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 0
        C_CTRL_DP_SIZE_DELAY = 0
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 0
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 0
        C_CTRL_Q0_DELAY = 0
        C_CTRL_Q1_DELAY = 0
        C_CTRL_Q2_DELAY = 0
        C_CTRL_Q3_DELAY = 0
        C_CTRL_Q4_DELAY = 0
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 0
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 0
        C_CTRL_Q13_DELAY = 0
        C_CTRL_Q14_DELAY = 0
        C_CTRL_Q15_DELAY = 0
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 0
        C_CTRL_Q18_DELAY = 0
        C_CTRL_Q19_DELAY = 0
        C_CTRL_Q20_DELAY = 0
        C_CTRL_Q21_DELAY = 0
        C_CTRL_Q22_DELAY = 0
        C_CTRL_Q23_DELAY = 0
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_BASEADDR_ARB0 = 9'b000000000
        C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
        C_BASEADDR_ARB1 = 9'b000010000
        C_HIGHADDR_ARB1 = 9'b000011111
        C_BASEADDR_ARB2 = 9'b000100000
        C_HIGHADDR_ARB2 = 9'b000101111
        C_BASEADDR_ARB3 = 9'b000110000
        C_HIGHADDR_ARB3 = 9'b000111111
        C_BASEADDR_ARB4 = 9'b001000000
        C_HIGHADDR_ARB4 = 9'b001001111
        C_BASEADDR_ARB5 = 9'b001010000
        C_HIGHADDR_ARB5 = 9'b001011111
        C_BASEADDR_ARB6 = 9'b001100000
        C_HIGHADDR_ARB6 = 9'b001101111
        C_BASEADDR_ARB7 = 9'b001110000
        C_HIGHADDR_ARB7 = 9'b001111111
        C_BASEADDR_ARB8 = 9'b010000000
        C_HIGHADDR_ARB8 = 9'b010001111
        C_BASEADDR_ARB9 = 9'b010010000
        C_HIGHADDR_ARB9 = 9'b010011111
        C_BASEADDR_ARB10 = 9'b010100000
        C_HIGHADDR_ARB10 = 9'b010101111
        C_BASEADDR_ARB11 = 9'b010110000
        C_HIGHADDR_ARB11 = 9'b010111111
        C_BASEADDR_ARB12 = 9'b011000000
        C_HIGHADDR_ARB12 = 9'b011001111
        C_BASEADDR_ARB13 = 9'b011010000
        C_HIGHADDR_ARB13 = 9'b011011111
        C_BASEADDR_ARB14 = 9'b011100000
        C_HIGHADDR_ARB14 = 9'b011101111
        C_BASEADDR_ARB15 = 9'b011110000
        C_HIGHADDR_ARB15 = 9'b011111111
        C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_USE_FIXED_BASEADDR_CTRL = 0
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 0
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001101
        C_BASEADDR_CTRL1 = 12'b000000001110
        C_HIGHADDR_CTRL1 = 12'b000000010111
        C_BASEADDR_CTRL2 = 12'b000000011000
        C_HIGHADDR_CTRL2 = 12'b000000100101
        C_BASEADDR_CTRL3 = 12'b000000100110
        C_HIGHADDR_CTRL3 = 12'b000000101111
        C_BASEADDR_CTRL4 = 12'b000000110000
        C_HIGHADDR_CTRL4 = 12'b000000111101
        C_BASEADDR_CTRL5 = 12'b000000111110
        C_HIGHADDR_CTRL5 = 12'b000001000111
        C_BASEADDR_CTRL6 = 12'b000001001000
        C_HIGHADDR_CTRL6 = 12'b000001011011
        C_BASEADDR_CTRL7 = 12'b000001011100
        C_HIGHADDR_CTRL7 = 12'b000001101010
        C_BASEADDR_CTRL8 = 12'b000001101011
        C_HIGHADDR_CTRL8 = 12'b000010000110
        C_BASEADDR_CTRL9 = 12'b000010000111
        C_HIGHADDR_CTRL9 = 12'b000010011101
        C_BASEADDR_CTRL10 = 12'b000010011110
        C_HIGHADDR_CTRL10 = 12'b000010100101
        C_BASEADDR_CTRL11 = 12'b000010100110
        C_HIGHADDR_CTRL11 = 12'b000010101101
        C_BASEADDR_CTRL12 = 12'b000010101110
        C_HIGHADDR_CTRL12 = 12'b000010110101
        C_BASEADDR_CTRL13 = 12'b000010110110
        C_HIGHADDR_CTRL13 = 12'b000010111101
        C_BASEADDR_CTRL14 = 12'b000010111110
        C_HIGHADDR_CTRL14 = 12'b000011010000
        C_BASEADDR_CTRL15 = 12'b000011010001
        C_HIGHADDR_CTRL15 = 12'b000011011000
        C_BASEADDR_CTRL16 = 12'b000011011001
        C_HIGHADDR_CTRL16 = 12'b000011011010
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_04 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_07 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_09 = 256'b0000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100
        C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000101101111010000000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000
        C_CTRL_BRAM_INIT_0C = 256'b0000000000000000010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100
        C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_0E = 256'b0000000000000000000010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_10 = 256'b0000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100
        C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100
        C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100
        C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101
        C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_15 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0001000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001
        C_CTRL_BRAM_INITP_01 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001
        C_CTRL_BRAM_INITP_02 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_SKIP_1_VALUE = 15
        C_SKIP_2_VALUE = 15
        C_SKIP_3_VALUE = 15
        C_SKIP_4_VALUE = 20
        C_SKIP_5_VALUE = 36
        C_SKIP_6_VALUE = 20
        C_SKIP_7_VALUE = 36
        C_PIM0_BASETYPE = 1
        C_PI0_ADDR_WIDTH = 32
        C_PI0_DATA_WIDTH = 64
        C_PI0_BE_WIDTH = 8
        C_PI0_RDWDADDR_WIDTH = 4
        C_PIM1_BASETYPE = 3
        C_PI1_ADDR_WIDTH = 32
        C_PI1_DATA_WIDTH = 64
        C_PI1_BE_WIDTH = 8
        C_PI1_RDWDADDR_WIDTH = 4
        C_PIM2_BASETYPE = 0
        C_PI2_ADDR_WIDTH = 32
        C_PI2_DATA_WIDTH = 64
        C_PI2_BE_WIDTH = 8
        C_PI2_RDWDADDR_WIDTH = 4
        C_PIM3_BASETYPE = 0
        C_PI3_ADDR_WIDTH = 32
        C_PI3_DATA_WIDTH = 64
        C_PI3_BE_WIDTH = 8
        C_PI3_RDWDADDR_WIDTH = 4
        C_PIM4_BASETYPE = 0
        C_PI4_ADDR_WIDTH = 32
        C_PI4_DATA_WIDTH = 64
        C_PI4_BE_WIDTH = 8
        C_PI4_RDWDADDR_WIDTH = 4
        C_PIM5_BASETYPE = 0
        C_PI5_ADDR_WIDTH = 32
        C_PI5_DATA_WIDTH = 64
        C_PI5_BE_WIDTH = 8
        C_PI5_RDWDADDR_WIDTH = 4
        C_PI6_ADDR_WIDTH = 32
        C_PI6_DATA_WIDTH = 64
        C_PI6_BE_WIDTH = 8
        C_PI6_RDWDADDR_WIDTH = 4
        C_PI7_ADDR_WIDTH = 32
        C_PI7_DATA_WIDTH = 64
        C_PI7_BE_WIDTH = 8
        C_PI7_RDWDADDR_WIDTH = 4
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_TBY4TAPVALUE = 43
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM_d1>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i2>.
    Set property "equivalent_register_removal = no" for signal <InitDone>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1b>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_270>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i>.
WARNING:Xst:647 - Input <Rst<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_data<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk0_DIV2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_200MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Rd_Base> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCM_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_O> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_WE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Static_Phy_Reg_Out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Mem_Reset_n_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <InitDone>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_core> synthesized.

Synthesizing Unit <s6_phy_top>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v".
        C_MEM_TYPE = "DDR3"
        C_PORT_CONFIG = 1
        C_MEM_PART_NUM_COL_BITS = 10
        C_ARB0_NUM_SLOTS = 8
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "TRUE"
        C_MEM_SKIP_IN_TERM_CAL = 0
        C_MEM_SKIP_DYNAMIC_CAL = 0
        C_MEM_SKIP_DYN_IN_TERM = 0
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_SIMULATION = "FALSE"
        C_MCB_DRP_CLK_PRESENT = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1667
        C_NUM_PORTS = 2
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 5
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_CAS_LATENCY0 = 5
        C_MEM_BURST_LENGTH = 4'b1000
        C_MEM_ODT_TYPE = 1
        C_MEM_REDUCED_DRV = 0
        C_MEM_PART_TRAS = 37500
        C_MEM_PART_TRCD = 13130
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TRP = 13130
        C_MEM_PART_TRFC = 110000
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_DQSN_ENABLE = 1'b1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 16
        C_PIX_ADDR_WIDTH_MAX = 32
        C_PIX_DATA_WIDTH_MAX = 32
        C_PI_DATA_WIDTH = 8'b00000000
        C_PIX_BE_WIDTH_MAX = 4
        C_PIX_RDWDADDR_WIDTH_MAX = 4
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_PIM0_BASETYPE = 1
        C_PI0_ADDR_WIDTH = 32
        C_PI0_DATA_WIDTH = 64
        C_PI0_BE_WIDTH = 8
        C_PI0_RDWDADDR_WIDTH = 4
        C_PIM1_BASETYPE = 3
        C_PI1_ADDR_WIDTH = 32
        C_PI1_DATA_WIDTH = 64
        C_PI1_BE_WIDTH = 8
        C_PI1_RDWDADDR_WIDTH = 4
        C_PIM2_BASETYPE = 0
        C_PI2_ADDR_WIDTH = 32
        C_PI2_DATA_WIDTH = 64
        C_PI2_BE_WIDTH = 8
        C_PI2_RDWDADDR_WIDTH = 4
        C_PIM3_BASETYPE = 0
        C_PI3_ADDR_WIDTH = 32
        C_PI3_DATA_WIDTH = 64
        C_PI3_BE_WIDTH = 8
        C_PI3_RDWDADDR_WIDTH = 4
        C_PIM4_BASETYPE = 0
        C_PI4_ADDR_WIDTH = 32
        C_PI4_DATA_WIDTH = 64
        C_PI4_BE_WIDTH = 8
        C_PI4_RDWDADDR_WIDTH = 4
        C_PIM5_BASETYPE = 0
        C_PI5_ADDR_WIDTH = 32
        C_PI5_DATA_WIDTH = 64
        C_PI5_BE_WIDTH = 8
        C_PI5_RDWDADDR_WIDTH = 4
        C_PI6_ADDR_WIDTH = 32
        C_PI6_DATA_WIDTH = 64
        C_PI6_BE_WIDTH = 8
        C_PI6_RDWDADDR_WIDTH = 4
        C_PI7_ADDR_WIDTH = 32
        C_PI7_DATA_WIDTH = 64
        C_PI7_BE_WIDTH = 8
        C_PI7_RDWDADDR_WIDTH = 4
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
    Set property "shreg_extract = no" for signal <uo_done_cal_d1>.
    Set property "shreg_extract = no" for signal <uo_done_cal_d2>.
    Set property "shreg_extract = no" for signal <rst_d1>.
    Set property "shreg_extract = no" for signal <rst_d2>.
WARNING:Xst:647 - Input <MCB0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_DRP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 857: Output port <PI_Error> of the instance <NPI_BRIDGE_INST_0.mpmc_npi2mcb_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 998: Output port <PI_Error> of the instance <NPI_BRIDGE_INST_1.mpmc_npi2mcb_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <status> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p2_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_data_valid> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_cmd_ready_in> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_refrsh_flag> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_cal_start> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_sdo> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <uo_done_cal_d2>.
    Found 1-bit register for signal <rst_d1>.
    Found 1-bit register for signal <rst_d2>.
    Found 1-bit register for signal <uo_done_cal_d1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <s6_phy_top> synthesized.

Synthesizing Unit <mpmc_npi2mcb_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v".
        C_PI_BASETYPE = 1
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
WARNING:Xst:647 - Input <PI_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_Addr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <full> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <exists> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 1-bit register for signal <last_pop_d1>.
    Found 32-bit register for signal <PI_RdFIFO_Data>.
    Found 7-bit register for signal <lutaddr>.
    Found 5-bit register for signal <num_xfers_in_fifo>.
    Found 1-bit register for signal <bridge_flush_hold>.
    Found 1-bit register for signal <wrfifo_almostfull_q>.
    Found 4-bit register for signal <PI_RdFIFO_RdWdAddr>.
    Found 1-bit register for signal <XCL_DELAY_CMD.PI_AddrAck_q>.
    Found 30-bit register for signal <XCL_DELAY_CMD.modified_pi_addr_q>.
    Found 6-bit register for signal <XCL_DELAY_CMD.cmd_bl_q>.
    Found 1-bit register for signal <XCL_DELAY_CMD.read_transfer_q>.
    Found 1-bit register for signal <num_xfers_in_fifo_eq_zero_q>.
    Found 5-bit subtractor for signal <num_xfers_in_fifo[4]_GND_6_o_sub_15_OUT> created at line 233.
    Found 7-bit adder for signal <lutaddr[6]_GND_6_o_add_11_OUT> created at line 225.
    Found 5-bit adder for signal <num_xfers_in_fifo[4]_GND_6_o_add_15_OUT> created at line 235.
    Found 8x4-bit Read Only RAM for signal <_n0201>
    Found 8x13-bit Read Only RAM for signal <_n0234>
    Found 7-bit comparator equal for signal <highaddr_eq_lutaddr> created at line 168
    Found 7-bit comparator lessequal for signal <n0008> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <sdma_read_fifo_hold<0:0>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb_1>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_npi2mcb_1> synthesized.

Synthesizing Unit <mpmc_rdcntr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rdcntr.v".
    Found 5-bit register for signal <raddr>.
    Found 6-bit subtractor for signal <GND_7_o_GND_7_o_sub_6_OUT> created at line 78.
    Found 6-bit adder for signal <n0019[5:0]> created at line 78.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_rdcntr> synthesized.

Synthesizing Unit <mpmc_npi2mcb_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v".
        C_PI_BASETYPE = 3
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
WARNING:Xst:647 - Input <PI_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_Addr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <full> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <exists> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 1-bit register for signal <last_pop_d1>.
    Found 32-bit register for signal <PI_RdFIFO_Data>.
    Found 7-bit register for signal <lutaddr>.
    Found 5-bit register for signal <num_xfers_in_fifo>.
    Found 1-bit register for signal <bridge_flush_hold>.
    Found 1-bit register for signal <sdma_read_fifo_hold>.
    Found 1-bit register for signal <wrfifo_almostfull_q>.
    Found 1-bit register for signal <mcb_wr_count_lt_watermark>.
    Found 4-bit register for signal <PI_RdFIFO_RdWdAddr>.
    Found 1-bit register for signal <SDMA_PIPELINE.pi_wrfifo_push_q>.
    Found 32-bit register for signal <SDMA_PIPELINE.pi_wrfifo_data_q>.
    Found 4-bit register for signal <SDMA_PIPELINE.pi_wrfifo_mask_q>.
    Found 1-bit register for signal <num_xfers_in_fifo_eq_zero_q>.
    Found 5-bit subtractor for signal <num_xfers_in_fifo[4]_GND_9_o_sub_15_OUT> created at line 233.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_5_OUT> created at line 174.
    Found 7-bit adder for signal <lutaddr[6]_GND_9_o_add_11_OUT> created at line 225.
    Found 5-bit adder for signal <num_xfers_in_fifo[4]_GND_9_o_add_15_OUT> created at line 235.
    Found 8x7-bit Read Only RAM for signal <_n0180>
    Found 8x4-bit Read Only RAM for signal <_n0210>
    Found 7-bit comparator equal for signal <highaddr_eq_lutaddr> created at line 168
    Found 32-bit comparator equal for signal <rd_count_eq_highaddr> created at line 174
    Found 7-bit comparator lessequal for signal <n0011> created at line 205
    Found 7-bit comparator greater for signal <MCB_wr_count[6]_GND_9_o_LessThan_11_o> created at line 209
    WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:0>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb_2>.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mpmc_npi2mcb_2> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3334
        C_PORT_ENABLE = 6'b000011
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111100010001000
        C_ARB_TIME_SLOT_1 = 18'b111111000100010001
        C_ARB_TIME_SLOT_2 = 18'b111111001000100010
        C_ARB_TIME_SLOT_3 = 18'b111111010001000100
        C_ARB_TIME_SLOT_4 = 18'b111111100010001000
        C_ARB_TIME_SLOT_5 = 18'b111111000100010001
        C_ARB_TIME_SLOT_6 = 18'b111111001000100010
        C_ARB_TIME_SLOT_7 = 18'b111111010001000100
        C_ARB_TIME_SLOT_8 = 18'b111111100010001000
        C_ARB_TIME_SLOT_9 = 18'b111111000100010001
        C_ARB_TIME_SLOT_10 = 18'b111111001000100010
        C_ARB_TIME_SLOT_11 = 18'b111111010001000100
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "512M"
        C_MEM_BURST_LEN = 4'b1000
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 5
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "75OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 13'b1111111111111
        C_MC_CALIBRATION_BA = 3'b111
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 0
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 32'b00000000000000000000001111111000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 0
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR3"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v" line 171: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 0
        C_MEM_TYPE = "DDR3"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" line 430: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" line 447: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <LastPass_DynCal>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 137                                            |
    | Inputs             | 28                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 414.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 416.
    Found 7-bit subtractor for signal <GND_13_o_GND_13_o_sub_67_OUT> created at line 945.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_102_OUT> created at line 1000.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_13_o_sub_233_OUT> created at line 1499.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_13_o_add_12_OUT> created at line 494.
    Found 10-bit adder for signal <RstCounter[9]_GND_13_o_add_16_OUT> created at line 551.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_13_o_add_24_OUT> created at line 600.
    Found 8-bit adder for signal <WaitTimer[7]_GND_13_o_add_41_OUT> created at line 748.
    Found 6-bit adder for signal <count[5]_GND_13_o_add_50_OUT> created at line 771.
    Found 6-bit adder for signal <P_Term[5]_GND_13_o_add_65_OUT> created at line 941.
    Found 10-bit adder for signal <n0713[9:0]> created at line 479.
    Found 11-bit adder for signal <n0716[10:0]> created at line 479.
    Found 12-bit adder for signal <n0719[11:0]> created at line 479.
    Found 7-bit adder for signal <N_Term[6]_GND_13_o_add_79_OUT> created at line 991.
    Found 8-bit adder for signal <n0739[7:0]> created at line 479.
    Found 9-bit adder for signal <n0742[8:0]> created at line 479.
    Found 10-bit adder for signal <n0745[9:0]> created at line 479.
    Found 11-bit adder for signal <n0748[10:0]> created at line 479.
    Found 12-bit adder for signal <n0751[11:0]> created at line 479.
    Found 10-bit adder for signal <n0763[9:0]> created at line 479.
    Found 11-bit adder for signal <n0766[10:0]> created at line 479.
    Found 12-bit adder for signal <n0769[11:0]> created at line 479.
    Found 13-bit adder for signal <n0772[12:0]> created at line 479.
    Found 14-bit adder for signal <n0775[13:0]> created at line 479.
    Found 10-bit adder for signal <n0781> created at line 479.
    Found 8-bit adder for signal <counter_inc[7]_GND_13_o_add_215_OUT> created at line 1469.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_13_o_add_218_OUT> created at line 1474.
    Found 8-bit adder for signal <counter_dec[7]_GND_13_o_add_229_OUT> created at line 1494.
    Found 13-bit adder for signal <_n0878> created at line 479.
    Found 13-bit adder for signal <n0471> created at line 479.
    Found 13-bit adder for signal <_n0880> created at line 479.
    Found 13-bit adder for signal <n0489> created at line 479.
    Found 15-bit adder for signal <_n0885> created at line 479.
    Found 15-bit adder for signal <n0481> created at line 479.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 791.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_16_o_LessThan_16_o> created at line 549
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 759
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 760
    Found 6-bit comparator equal for signal <n0152> created at line 1007
    Found 7-bit comparator equal for signal <n0161> created at line 1040
    Found 6-bit comparator greater for signal <count[5]_PWR_16_o_LessThan_193_o> created at line 1411
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_199_o> created at line 1443
    Found 8-bit comparator greater for signal <n0244> created at line 1443
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_203_o> created at line 1448
    Found 8-bit comparator greater for signal <n0248> created at line 1448
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o> created at line 1471
    Found 8-bit comparator lessequal for signal <n0262> created at line 1471
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_231_o> created at line 1496
    Found 8-bit comparator lessequal for signal <n0280> created at line 1496
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  49 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_14_o_add_15_OUT> created at line 185.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_15_o_add_16_OUT> created at line 300.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <dualxcl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl.v".
        C_FAMILY = "spartan6"
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_PI_BASEADDR = 1207959552
        C_PI_HIGHADDR = 1342177279
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_XCL_A_WRITEXFER = 1
        C_XCL_A_LINESIZE = 4
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_XCL_PIPE_STAGES = 2
        C_MEM_DATA_WIDTH = 16
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
WARNING:Xst:647 - Input <FSL_A_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wrfifo_mask>.
    Found 1-bit register for signal <addrack_hold>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl> synthesized.

Synthesizing Unit <mpmc_sample_cycle>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_sample_cycle.v".
        C_OUTPUT_WIDTH = 1
    Set property "equivalent_register_removal = no" for signal <sample_cycle>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 5-bit register for signal <count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit register for signal <new_count>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 1-bit register for signal <sample_cycle>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 5-bit subtractor for signal <ratio[0]_GND_51_o_sub_11_OUT> created at line 118.
    Found 5-bit adder for signal <count[0]_GND_51_o_add_3_OUT> created at line 108.
    Found 5-bit adder for signal <new_count[0]_GND_51_o_add_14_OUT> created at line 126.
    Found 5-bit comparator equal for signal <clear_count_p1> created at line 120
    Found 5-bit comparator equal for signal <new_count[0]_ratio[0]_equal_21_o> created at line 140
    Found 5-bit comparator equal for signal <new_count[0]_GND_51_o_equal_22_o> created at line 141
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_sample_cycle> synthesized.

Synthesizing Unit <dualxcl_access>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_ADDR_MASK = 32'b00000111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_XCL_A_WRITEXFER = 0
        C_XCL_A_LINESIZE = 4
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_MEM_DATA_WIDTH = 16
        C_ACCESS_FIFO_PIPE = 0
    Summary:
	inferred   7 Multiplexer(s).
Unit <dualxcl_access> synthesized.

Synthesizing Unit <dualxcl_access_data_path_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access_data_path.v".
        C_XCL_LINESIZE = 4
        C_XCL_WRITEXFER = 0
        C_PI_SUBTYPE = "IXCL"
        C_ADDR_MASK = 32'b00000111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_MEM_DATA_WIDTH = 16
        C_ACCESS_FIFO_PIPE = 0
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <dualxcl_access_data_path_1> synthesized.

Synthesizing Unit <srl16e_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo.v".
        c_width = 32
        c_awidth = 1
        c_depth = 1
    Found 1-bit register for signal <cnt_read>.
    Found 32-bit register for signal <memory<0>>.
    Found 1-bit adder for signal <cnt_read[0]_PWR_57_o_add_4_OUT<0>> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <srl16e_fifo_1> synthesized.

Synthesizing Unit <dualxcl_access_data_path_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access_data_path.v".
        C_XCL_LINESIZE = 4
        C_XCL_WRITEXFER = 1
        C_PI_SUBTYPE = "DXCL"
        C_ADDR_MASK = 32'b00000111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_MEM_DATA_WIDTH = 16
        C_ACCESS_FIFO_PIPE = 0
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <DXCL.line_cnt_done>.
    Found 4-bit register for signal <DXCL.line_cnt>.
    Found 4-bit adder for signal <DXCL.line_cnt[3]_GND_56_o_add_2_OUT> created at line 264.
    Found 8x4-bit Read Only RAM for signal <pi_wrfifo_be_i>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <dualxcl_access_data_path_2> synthesized.

Synthesizing Unit <srl16e_fifo_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo.v".
        c_width = 33
        c_awidth = 1
        c_depth = 1
    Found 1-bit register for signal <cnt_read>.
    Found 33-bit register for signal <memory<0>>.
    Found 1-bit adder for signal <cnt_read[0]_PWR_59_o_add_4_OUT<0>> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <srl16e_fifo_2> synthesized.

Synthesizing Unit <dualxcl_fsm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_fsm.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_XCL_A_WRITEXFER = 0
        C_XCL_B_WRITEXFER = 1
        C_XCL_A_LINESIZE = 4
        C_XCL_B_LINESIZE = 4
        C_MAX_CNTR_WIDTH = 2
    Set property "fsm_encoding = auto" for signal <state>.
WARNING:Xst:647 - Input <Data_Wr_Burst_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Wr_Burst_Early_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Exists_Early_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <pi_wrfifo_push_a>.
    Found 1-bit register for signal <pi_wrfifo_push_b>.
    Found 1-bit register for signal <addr_read_i_a>.
    Found 1-bit register for signal <addr_read_i_b>.
    Found 2-bit register for signal <push_count>.
    Found 1-bit register for signal <wrfifo_full>.
INFO:Xst:1799 - State 00001 is never reached in FSM <state>.
INFO:Xst:1799 - State 00010 is never reached in FSM <state>.
INFO:Xst:1799 - State 00011 is never reached in FSM <state>.
INFO:Xst:1799 - State 00101 is never reached in FSM <state>.
INFO:Xst:1799 - State 01101 is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 41                                             |
    | Inputs             | 15                                             |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01111                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <push_count[1]_GND_58_o_add_87_OUT> created at line 287.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dualxcl_fsm> synthesized.

Synthesizing Unit <dualxcl_read>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_XCL_A_LINESIZE = 4
        C_XCL_B_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_READ_FIFO_PIPE = 0
        C_RDFIFO_EMPTY_PIPE = 0
        C_MAX_CNTR_WIDTH = 2
WARNING:Xst:647 - Input <Addr_Sel_Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v" line 163: Output port <ALMOST_EMPTY> of the instance <FIFO.read_sel_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v" line 238: Output port <PI_RdFIFO_Flush> of the instance <xcl_read_data_a> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <read_done_d1>.
    Found 1-bit register for signal <FIFO.read_sel_fifo_empty_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl_read> synthesized.

Synthesizing Unit <srl16e_fifo_protect>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo_protect.v".
        c_width = 3
        c_awidth = 2
        c_depth = 4
    Found 2-bit register for signal <cnt_read>.
    Found 12-bit register for signal <n0023[11:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_60_o_sub_6_OUT> created at line 124.
    Found 2-bit adder for signal <cnt_read[1]_GND_60_o_add_4_OUT> created at line 123.
    Found 3-bit 4-to-1 multiplexer for signal <DOUT> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <srl16e_fifo_protect> synthesized.

Synthesizing Unit <fifo_pipeline>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_pipeline.v".
        C_DWIDTH = 3
        C_INV_EXISTS = 1
    Found 1-bit register for signal <fifo_exists_d1>.
    Found 3-bit register for signal <PIPE_Data>.
    Found 1-bit register for signal <pipe_exists_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <fifo_pipeline> synthesized.

Synthesizing Unit <xcl_read_data_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v".
        C_PI_SUBTYPE = "IXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_PI_RDDATA_PIPELINE = 0
        C_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_READ_FIFO_PIPE = 0
        C_RDFIFO_EMPTY_PIPE = 0
WARNING:Xst:647 - Input <Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v" line 259: Output port <SPO> of the instance <REORDER.xcl_reorder_buffer> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <pi_rdfifo_pop_d1>.
    Found 1-bit register for signal <REORDER.dpram_init>.
    Found 2-bit register for signal <REORDER.wr_cnt>.
    Found 1-bit register for signal <REORDER.data_valid_flag>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<1>>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<0>>.
    Found 2-bit register for signal <rd_cnt>.
    Found 2-bit register for signal <pop_count>.
    Found 2-bit subtractor for signal <pop_count[1]_GND_62_o_sub_6_OUT> created at line 119.
    Found 2-bit adder for signal <REORDER.wr_cnt[1]_GND_62_o_add_15_OUT> created at line 236.
    Found 2-bit adder for signal <REORDER.dpram_rd_adr[1]_GND_62_o_add_22_OUT> created at line 283.
    Found 2-bit adder for signal <rd_cnt[1]_GND_62_o_add_25_OUT> created at line 340.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xcl_read_data_1> synthesized.

Synthesizing Unit <dpram>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dpram.v".
        C_WIDTH = 33
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 4x33-bit dual-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   2 RAM(s).
Unit <dpram> synthesized.

Synthesizing Unit <xcl_read_data_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v".
        C_PI_SUBTYPE = "DXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_PI_RDDATA_PIPELINE = 0
        C_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_READ_FIFO_PIPE = 0
        C_RDFIFO_EMPTY_PIPE = 0
WARNING:Xst:647 - Input <Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v" line 259: Output port <SPO> of the instance <REORDER.xcl_reorder_buffer> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <pi_rdfifo_pop_d1>.
    Found 1-bit register for signal <REORDER.dpram_init>.
    Found 2-bit register for signal <REORDER.wr_cnt>.
    Found 1-bit register for signal <REORDER.data_valid_flag>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<1>>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<0>>.
    Found 2-bit register for signal <rd_cnt>.
    Found 2-bit register for signal <pop_count>.
    Found 2-bit subtractor for signal <pop_count[1]_GND_64_o_sub_6_OUT> created at line 119.
    Found 2-bit adder for signal <REORDER.wr_cnt[1]_GND_64_o_add_15_OUT> created at line 236.
    Found 2-bit adder for signal <REORDER.dpram_rd_adr[1]_GND_64_o_add_22_OUT> created at line 283.
    Found 2-bit adder for signal <rd_cnt[1]_GND_64_o_add_25_OUT> created at line 340.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xcl_read_data_2> synthesized.

Synthesizing Unit <sdma_wrapper>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_wrapper.vhd".
        C_PI_BASEADDR = 301989888
        C_PI_HIGHADDR = 335544319
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
        C_SDMA_BASEADDR = 555221024
        C_SDMA_HIGHADDR = 555221055
        C_COMPLETED_ERR_TX = 1
        C_COMPLETED_ERR_RX = 1
        C_PRESCALAR = 1023
        C_PI_RDDATA_DELAY = 1
        C_PI2LL_CLK_RATIO = 1
        C_SPLB_P2P = 0
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <sdma_wrapper> synthesized.

Synthesizing Unit <sdma>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd".
        C_PI_BASEADDR = "01001000000000000000000000000000"
        C_PI_HIGHADDR = "01001111111111111111111111111111"
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
        C_SDMA_BASEADDR = "10000100011000000000000010000000"
        C_SDMA_HIGHADDR = "10000100011000000000000011111111"
        C_COMPLETED_ERR_TX = 1
        C_COMPLETED_ERR_RX = 1
        C_PRESCALAR = 1023
        C_PI_RDDATA_DELAY = 1
        C_PI2LL_CLK_RATIO = 1
        C_SPLB_P2P = 0
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd" line 1503: Output port <Bus2IP_BE> of the instance <I_IPIF_BLK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd" line 1503: Output port <Bus2IP_Clk> of the instance <I_IPIF_BLK> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <early_pop_i_d4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <early_pop_i_d5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <early_pop_i_d6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <PI_RdFIFO_Empty_d1> equivalent to <PI_RdFIFO_Empty_i> has been removed
    Found 1-bit register for signal <early_pop_i_d1>.
    Found 1-bit register for signal <early_pop_i_d2>.
    Found 1-bit register for signal <early_pop_i_d3>.
    Found 1-bit register for signal <rst_d1>.
    Found 1-bit register for signal <llink_rst>.
    Found 1-bit register for signal <pi_rst_d1>.
    Found 1-bit register for signal <pi_rst>.
    Found 1-bit register for signal <PI_AddrReq>.
    Found 1-bit register for signal <PI_RdFIFO_Empty_i>.
    Found 1-bit register for signal <TX_SOF>.
    Found 1-bit register for signal <TX_SOP>.
    Found 1-bit register for signal <TX_EOP>.
    Found 1-bit register for signal <TX_EOF>.
    Found 1-bit register for signal <TX_Src_Rdy>.
    Found 4-bit register for signal <TX_Rem>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <sdma> synthesized.

Synthesizing Unit <sdma_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd".
        C_COMPLETED_ERR_TX = 1
        C_COMPLETED_ERR_RX = 1
        C_PI_BASEADDR = "01001000000000000000000000000000"
        C_PI_HIGHADDR = "01001111111111111111111111111111"
        C_INSTANTIATE_TIMER_TX = 1
        C_INSTANTIATE_TIMER_RX = 1
        C_PRESCALAR = 1023
        C_RX_TIMEOUT_PERIOD = "0100"
        C_PI_RDDATA_DELAY = 1
        C_PI2LL_CLK_RATIO = 1
        C_NUM_CE = 17
        C_SPLB_AWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PI_RdFIFO_RdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_TX_Status_Out<0:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_TX_Status_Out<28:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_TX_Status_Out<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_RX_Status_Out<0:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_RX_Status_Out<28:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_RX_Status_Out<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_Control_Reg<0:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_Control_Reg<30:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdFIFO_DataAvailable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1109: Output port <PI_RdPop> of the instance <READ_DATA_DELAY_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1109: Output port <extra_d_reg_ce> of the instance <READ_DATA_DELAY_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1150: Output port <Timeout> of the instance <READ_ARBITER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1168: Output port <Timeout> of the instance <WRITE_ARBITER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1301: Output port <wrComp> of the instance <TX_WR_HANDLER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1333: Output port <rdComp> of the instance <TX_RD_HANDLER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1390: Output port <TX_RdHandlerRST> of the instance <TX_PORT_CNTRL_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1541: Output port <wrComp> of the instance <RX_WR_HANDLER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1541: Output port <RX_Payload> of the instance <RX_WR_HANDLER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1541: Output port <RX_RdModWr> of the instance <RX_WR_HANDLER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1606: Output port <rdComp> of the instance <RX_RD_HANDLER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" line 1631: Output port <RX_WrHandlerForce> of the instance <RX_PORT_CNTRL_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_busy_cache_write>.
    Found 1-bit register for signal <rx_busy_burst_write>.
    Found 1-bit register for signal <system_busy>.
    Found 1-bit register for signal <tx_rst_cmplt>.
    Found 1-bit register for signal <rx_rst_cmplt>.
    Found 1-bit register for signal <SDMA_RX_Status_Set_Start_Of_Packet>.
    Found 1-bit register for signal <SDMA_RX_Status_Set_End_Of_Packet>.
    Found 1-bit register for signal <tx_start>.
    Found 1-bit register for signal <rx_start>.
    Found 1-bit register for signal <tx_busy_write>.
    Found 32-bit comparator lessequal for signal <n0080> created at line 835
    Found 32-bit comparator lessequal for signal <n0082> created at line 836
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  49 Multiplexer(s).
Unit <sdma_cntl> synthesized.

Synthesizing Unit <sdma_ipic_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_ipic_if.vhd".
        C_NUM_CE = 17
        C_SPLB_AWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <Bus2IP_Addr<0:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<8:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<7:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bus2ip_cs_strb>.
    Found 1-bit register for signal <bus2ip_cs_reg>.
    Found 1-bit register for signal <ipic_regfile_request_i>.
    Found 1-bit register for signal <ipic_regfile_busy_i>.
    Found 1-bit register for signal <wrack>.
    Found 1-bit register for signal <rdack>.
    Found 1-bit register for signal <IP2Bus_RdAck>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 1-bit register for signal <wrack_d1>.
    Found 1-bit register for signal <start_reset>.
    Found 1-bit register for signal <channelrst_d1>.
    Found 1-bit register for signal <regfilerstdone_d1>.
    Found 4-bit register for signal <addr_i>.
    Found 1-bit register for signal <regfilerstdone_i>.
    Found 1-bit register for signal <select_reset>.
    Found 1-bit register for signal <SDMA_Ext_Reset>.
    Found 1-bit register for signal <bus2ip_cs_d1>.
    Found 4-bit adder for signal <addr_i[0]_GND_79_o_add_10_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <sdma_ipic_if> synthesized.

Synthesizing Unit <sdma_sample_cycle>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_sample_cycle.vhd".
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 5-bit register for signal <count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit register for signal <new_count>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 1-bit register for signal <sample_cycle>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 5-bit adder for signal <count[0]_GND_80_o_add_0_OUT> created at line 1241.
    Found 5-bit adder for signal <new_count[0]_GND_80_o_add_8_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_80_o_GND_80_o_sub_6_OUT<4:0>> created at line 1308.
    Found 5-bit comparator equal for signal <clear_count_p1> created at line 202
    Found 5-bit comparator equal for signal <scnd_slwclk_pair[0]_new_count[0]_equal_15_o> created at line 239
    Found 5-bit comparator equal for signal <frst_slwclk_pair[0]_new_count[0]_equal_16_o> created at line 240
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <sdma_sample_cycle> synthesized.

Synthesizing Unit <sdma_interrupt_register>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_interrupt_register.vhd".
        C_PRESCALAR = 1023
        C_INSTANTIATE_TIMER_TX = 1
        C_INSTANTIATE_TIMER_RX = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <IPIC_WrDBus<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPIC_WrDBus<24:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_Control_Reg<16:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_Control_Reg<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_Control_Reg<25:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_Control_Reg<16:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_Control_Reg<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_Control_Reg<25:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <timer_ce_mask_tx>.
    Found 8-bit register for signal <tx_dlytmr_value>.
    Found 1-bit register for signal <timer_int_tx>.
    Found 1-bit register for signal <timer_ce_mask_rx>.
    Found 8-bit register for signal <rx_dlytmr_value>.
    Found 1-bit register for signal <timer_int_rx>.
    Found 2-bit register for signal <tx_dly_cnt>.
    Found 2-bit register for signal <rx_dly_cnt>.
    Found 1-bit register for signal <tx_eof_reg>.
    Found 1-bit register for signal <tx_desc_update>.
    Found 1-bit register for signal <incr_tx_coalesce_cnt>.
    Found 1-bit register for signal <tx_ipif_load>.
    Found 8-bit register for signal <tx_coalesce_cnt>.
    Found 4-bit register for signal <tx_int_cnt>.
    Found 1-bit register for signal <rx_eof_reg>.
    Found 1-bit register for signal <rx_desc_update>.
    Found 1-bit register for signal <incr_rx_coalesce_cnt>.
    Found 1-bit register for signal <rx_ipif_load>.
    Found 8-bit register for signal <rx_coalesce_cnt>.
    Found 4-bit register for signal <rx_int_cnt>.
    Found 10-bit register for signal <clk_divide_cnt>.
    Found 10-bit adder for signal <clk_divide_cnt[0]_GND_81_o_add_8_OUT> created at line 1241.
    Found 8-bit adder for signal <tx_dlytmr_value[0]_GND_81_o_add_14_OUT> created at line 1241.
    Found 8-bit adder for signal <rx_dlytmr_value[0]_GND_81_o_add_21_OUT> created at line 1241.
    Found 2-bit adder for signal <tx_dly_cnt[0]_GND_81_o_add_27_OUT> created at line 1241.
    Found 2-bit adder for signal <rx_dly_cnt[0]_GND_81_o_add_37_OUT> created at line 1241.
    Found 4-bit adder for signal <tx_int_cnt[0]_GND_81_o_add_56_OUT> created at line 1241.
    Found 4-bit adder for signal <rx_int_cnt[0]_GND_81_o_add_75_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_81_o_GND_81_o_sub_30_OUT<1:0>> created at line 1308.
    Found 2-bit subtractor for signal <GND_81_o_GND_81_o_sub_40_OUT<1:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_81_o_GND_81_o_sub_50_OUT<7:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_81_o_GND_81_o_sub_59_OUT<3:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_81_o_GND_81_o_sub_69_OUT<7:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_81_o_GND_81_o_sub_78_OUT<3:0>> created at line 1308.
    Found 8-bit comparator equal for signal <timer_reg_tx[0]_tx_dlytmr_value[0]_equal_14_o> created at line 404
    Found 8-bit comparator equal for signal <timer_reg_rx[0]_rx_dlytmr_value[0]_equal_21_o> created at line 461
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <sdma_interrupt_register> synthesized.

Synthesizing Unit <sdma_dmac_regfile_arb>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_dmac_regfile_arb.vhd".
    Found 1-bit register for signal <tx_grant_i>.
    Found 1-bit register for signal <rx_grant_i>.
    Found 1-bit register for signal <Prev>.
    Found 3-bit register for signal <grant_hold_i>.
    Found 1-bit register for signal <dcr_grant_i>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sdma_dmac_regfile_arb> synthesized.

Synthesizing Unit <sdma_read_data_delay>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_read_data_delay.vhd".
        C_PI_RDDATA_DELAY = 1
        C_PI2LL_CLK_RATIO = 1
    Found 1-bit register for signal <early_pop1>.
    Found 5-bit register for signal <popcount>.
    Found 1-bit register for signal <pop_d1>.
    Found 2-bit register for signal <delaycount>.
    Found 1-bit register for signal <SDMA_Empty>.
    Found 2-bit adder for signal <delaycount[1]_GND_83_o_add_10_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_83_o_GND_83_o_sub_3_OUT<4:0>> created at line 1308.
    Found 2-bit subtractor for signal <GND_83_o_GND_83_o_sub_12_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <delaycount[1]_GND_83_o_LessThan_9_o> created at line 324
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <sdma_read_data_delay> synthesized.

Synthesizing Unit <sdma_addr_arbiter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_addr_arbiter.vhd".
    Found 1-bit register for signal <tx_priority>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <sdma_addr_arbiter> synthesized.

Synthesizing Unit <sdma_port_arbiter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_port_arbiter.vhd".
        TIMEOUTPERIOD = 255
    Found 1-bit register for signal <rx_port_grant_i>.
    Found 1-bit register for signal <txnrx_active_i>.
    Found 10-bit register for signal <timeoutcounter>.
    Found 1-bit register for signal <tx_port_grant_i>.
    Found 10-bit adder for signal <timeoutcounter[9]_GND_85_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sdma_port_arbiter> synthesized.

Synthesizing Unit <sdma_tx_write_handler>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_write_handler.vhd".
WARNING:Xst:647 - Input <wr_fifo_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <WrPushCount>.
    Found 1-bit register for signal <Toggle>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <Active>.
    Found 3-bit adder for signal <WrPushCount[2]_GND_86_o_add_7_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <sdma_tx_write_handler> synthesized.

Synthesizing Unit <sdma_tx_read_handler>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_read_handler.vhd".
        C_TIMEOUT_PERIOD = 4
WARNING:Xst:647 - Input <SDMA_TX_Address<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <chnl_rst_d1>.
    Found 5-bit register for signal <RdPopCount>.
    Found 1-bit register for signal <Toggle>.
    Found 1-bit register for signal <tx_eof_i>.
    Found 1-bit register for signal <tx_payload_i>.
    Found 1-bit register for signal <StartOfPacket>.
    Found 1-bit register for signal <CL8R_Active>.
    Found 1-bit register for signal <DiscardDone_i>.
    Found 3-bit register for signal <StartOffset>.
    Found 1-bit register for signal <TogglePosNeg>.
    Found 2-bit register for signal <BytesHolding>.
    Found 1-bit register for signal <FirstPop>.
    Found 1-bit register for signal <FirstData>.
    Found 1-bit register for signal <LastBurst>.
    Found 1-bit register for signal <Length0Start>.
    Found 1-bit register for signal <Length0Middle>.
    Found 1-bit register for signal <Address0Start>.
    Found 1-bit register for signal <Address0Middle>.
    Found 3-bit register for signal <CS>.
    Found 4-bit register for signal <Timeout_Count>.
    Found 1-bit register for signal <rd_rst_d1>.
    Found finite state machine <FSM_4> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | LLink_Clk (rising_edge)                        |
    | Reset              | LLink_Rst_TX_RdHandlerRST_OR_364_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <RdPopCount[4]_GND_88_o_add_0_OUT> created at line 1241.
    Found 3-bit adder for signal <GND_88_o_StartOffset[2]_add_20_OUT> created at line 1247.
    Found 3-bit adder for signal <GND_88_o_StartOffset[2]_add_22_OUT> created at line 1247.
    Found 3-bit adder for signal <GND_88_o_StartOffset[2]_add_24_OUT> created at line 1247.
    Found 33-bit adder for signal <LastBurstLngthCalc> created at line 572.
    Found 9-bit adder for signal <LengthStartCalc> created at line 592.
    Found 8-bit adder for signal <n0333> created at line 637.
    Found 8-bit adder for signal <n0336> created at line 652.
    Found 2-bit adder for signal <SDMA_TX_Length[1]_BytesHolding[1]_add_61_OUT> created at line 677.
    Found 4-bit adder for signal <Timeout_Count[3]_GND_88_o_add_87_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_88_o_GND_88_o_sub_9_OUT<4:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_88_o_GND_88_o_sub_15_OUT<2:0>> created at line 451.
    Found 2-bit subtractor for signal <BytesHolding[1]_SDMA_TX_Address[1]_sub_63_OUT<1:0>> created at line 682.
    Found 2-bit subtractor for signal <GND_88_o_SDMA_TX_Address[1]_sub_64_OUT<1:0>> created at line 1326.
    Found 4x8-bit Read Only RAM for signal <_n0413>
    Found 5-bit comparator equal for signal <GND_88_o_RdPopCount[4]_equal_10_o> created at line 427
    Found 2-bit comparator lessequal for signal <n0148> created at line 542
    Found 31-bit comparator lessequal for signal <n0168> created at line 582
    Found 9-bit comparator lessequal for signal <n0175> created at line 601
    Found 9-bit comparator lessequal for signal <n0179> created at line 619
    Found 8-bit comparator lessequal for signal <n0185> created at line 637
    Found 8-bit comparator lessequal for signal <n0190> created at line 652
    Summary:
	inferred   1 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sdma_tx_read_handler> synthesized.

Synthesizing Unit <sdma_tx_port_controller>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_port_controller.vhd".
        C_COMPLETED_ERR = 1
        C_P_BASEADDR = "01001000000000000000000000000000"
        C_P_HIGHADDR = "01001111111111111111111111111111"
WARNING:Xst:647 - Input <SDMA_TX_Length<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Load_Addr_Len_d1>.
    Found 1-bit register for signal <SDMA_Status_Detect_Completed_Err>.
    Found 1-bit register for signal <tx_curptr_eq_tailptr>.
    Found 1-bit register for signal <TX_Addr_Request>.
    Found 1-bit register for signal <TX_Addr_Busy>.
    Found 1-bit register for signal <TX_Dst_Rdy_reg>.
    Found 1-bit register for signal <TX_ChannelRST_Reg>.
    Found 4-bit register for signal <READ_CS>.
    Found 3-bit register for signal <WRITE_CS>.
    Found 2-bit register for signal <AddrCount>.
    Found finite state machine <FSM_5> for signal <READ_CS>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 25                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | LLink_Clk (rising_edge)                        |
    | Reset              | LLink_Rst_TX_ChannelRST_OR_490_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | r_idle                                         |
    | Power Up State     | r_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <WRITE_CS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | LLink_Clk (rising_edge)                        |
    | Reset              | LLink_Rst_TX_ChannelRST2_OR_488_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | w_idle                                         |
    | Power Up State     | w_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <AddrCount[1]_GND_90_o_add_34_OUT> created at line 1241.
    Found 32-bit comparator lessequal for signal <n0097> created at line 407
    Found 32-bit comparator lessequal for signal <n0099> created at line 407
    Found 32-bit comparator equal for signal <SDMA_TX_TailDesc_Ptr[0]_SDMA_TX_CurDesc_Ptr[0]_equal_59_o> created at line 464
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <sdma_tx_port_controller> synthesized.

Synthesizing Unit <sdma_tx_rx_state>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_rx_state.vhd".
    Found 2-bit register for signal <CS>.
    Found finite state machine <FSM_7> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | LLink_Clk (rising_edge)                        |
    | Reset              | LLink_Rst (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <sdma_tx_rx_state> synthesized.

Synthesizing Unit <sdma_rx_write_handler>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd".
        C_TIMEOUT_PERIOD = "0100"
WARNING:Xst:647 - Input <wr_fifo_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <SDMA_RX_Address_start>.
    Found 1-bit register for signal <wr_rst_d1>.
    Found 1-bit register for signal <rx_rdmodwr_i>.
    Found 1-bit register for signal <CL8W_Active>.
    Found 1-bit register for signal <CL8W_AppData>.
    Found 1-bit register for signal <RX_Footer_d1>.
    Found 1-bit register for signal <RX_Footer_d2>.
    Found 1-bit register for signal <CL8W_WrPush_Footer_d1>.
    Found 1-bit register for signal <CL8W_WrPush_Footer_d2>.
    Found 2-bit register for signal <Offset>.
    Found 2-bit register for signal <BytesHeld>.
    Found 1-bit register for signal <FillFirstDone2>.
    Found 1-bit register for signal <LastBurst>.
    Found 1-bit register for signal <FirstData>.
    Found 1-bit register for signal <Length0Fill>.
    Found 1-bit register for signal <Length0Start>.
    Found 1-bit register for signal <Length0Middle>.
    Found 1-bit register for signal <Address0Fill>.
    Found 1-bit register for signal <Address0Start>.
    Found 1-bit register for signal <Address0Middle>.
    Found 8-bit register for signal <SDMA_rx_shftr_ce_i>.
    Found 1-bit register for signal <B16W_WrPush_p1>.
    Found 1-bit register for signal <B16W_WrPush_i>.
    Found 1-bit register for signal <B16W_wrComp_p1>.
    Found 1-bit register for signal <B16W_wrComp_i>.
    Found 2-bit register for signal <SDMA_RX_Shifter_Byte_Sel>.
    Found 3-bit register for signal <Pointer>.
    Found 2-bit register for signal <Rem_Decode_Reg>.
    Found 1-bit register for signal <Rem_Detect_Reg>.
    Found 1-bit register for signal <Last_Wrd_BEnotSet>.
    Found 4-bit register for signal <B16W_wrDataBE_Pos>.
    Found 4-bit register for signal <B16W_wrDataBE_Neg>.
    Found 1-bit register for signal <FillFirstDonePush>.
    Found 3-bit register for signal <CS>.
    Found 1-bit register for signal <RX_Header_Reg>.
    Found 1-bit register for signal <RX_Payload_Reg>.
    Found 1-bit register for signal <rx_footer_i>.
    Found 1-bit register for signal <RX_Between_Frames_Reg>.
    Found 5-bit register for signal <WrPushCount>.
    Found 1-bit register for signal <Toggle>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <Timeout_Count>.
    Found 1-bit register for signal <SDMA_RX_Address_Load_d1>.
    Found finite state machine <FSM_8> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | LLink_Clk (rising_edge)                        |
    | Reset              | LLink_Rst_wr_rst_strb_OR_538_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <SDMA_RX_Address[1]_BytesHeld[1]_add_25_OUT> created at line 534.
    Found 33-bit adder for signal <LastBurstLngthCalc> created at line 584.
    Found 8-bit adder for signal <bytesheld_8bits[7]_GND_92_o_add_50_OUT> created at line 1241.
    Found 8-bit adder for signal <AddrCalc> created at line 1241.
    Found 3-bit adder for signal <Pointer[2]_PWR_96_o_add_74_OUT> created at line 765.
    Found 3-bit adder for signal <Pointer[2]_GND_92_o_add_75_OUT> created at line 767.
    Found 3-bit adder for signal <AddrPlusBytesHeld> created at line 1021.
    Found 5-bit adder for signal <WrPushCount[4]_GND_92_o_add_169_OUT> created at line 1241.
    Found 4-bit adder for signal <Timeout_Count[3]_GND_92_o_add_176_OUT> created at line 1241.
    Found 3-bit subtractor for signal <remainder<2:0>> created at line 349.
    Found 2-bit subtractor for signal <GND_92_o_GND_92_o_sub_31_OUT<1:0>> created at line 550.
    Found 5-bit subtractor for signal <SDMA_RX_Address[6]_GND_92_o_sub_41_OUT<4:0>> created at line 1320.
    Found 2-bit subtractor for signal <GND_92_o_GND_92_o_sub_140_OUT<1:0>> created at line 899.
    Found 2-bit subtractor for signal <GND_92_o_GND_92_o_sub_141_OUT<1:0>> created at line 901.
    Found 2-bit subtractor for signal <GND_92_o_GND_92_o_sub_46_OUT<1:0>> created at line 1314.
    Found 2-bit subtractor for signal <GND_92_o_GND_92_o_sub_32_OUT<1:0>> created at line 1314.
    Found 4x4-bit Read Only RAM for signal <BytesHeld_Enc>
    Found 4x4-bit Read Only RAM for signal <Rem_Decode_Enc>
    Found 4-bit 4-to-1 multiplexer for signal <CE_Shift> created at line 786.
    Found 5-bit comparator equal for signal <SDMA_RX_Address[6]_WrPushCount[4]_equal_42_o> created at line 573
    Found 31-bit comparator lessequal for signal <n0130> created at line 594
    Found 8-bit comparator lessequal for signal <n0150> created at line 643
    Found 8-bit comparator lessequal for signal <n0153> created at line 649
    Found 8-bit comparator lessequal for signal <n0155> created at line 656
    Found 8-bit comparator lessequal for signal <n0172> created at line 683
    Found 8-bit comparator lessequal for signal <n0174> created at line 690
    Found 7-bit comparator lessequal for signal <n0176> created at line 697
    Found 2-bit comparator equal for signal <Length[1]_Rem_Decode[1]_equal_137_o> created at line 879
    Found 2-bit comparator equal for signal <Length[1]_Rem_Decode_Reg[1]_equal_138_o> created at line 880
    Found 3-bit comparator greater for signal <GND_92_o_AddrPlusBytesHeld[0]_LessThan_152_o> created at line 1030
    Found 4-bit comparator greater for signal <GND_92_o_Timeout_Count[3]_LessThan_176_o> created at line 1205
    Summary:
	inferred   2 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sdma_rx_write_handler> synthesized.

Synthesizing Unit <sdma_rx_read_handler>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_read_handler.vhd".
    Found 1-bit register for signal <Active>.
    Found 3-bit register for signal <RdPopCount>.
    Found 1-bit register for signal <Toggle>.
    Found 1-bit register for signal <rd_rst_d1>.
    Found 3-bit adder for signal <RdPopCount[2]_GND_94_o_add_3_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <sdma_rx_read_handler> synthesized.

Synthesizing Unit <sdma_rx_port_controller>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_port_controller.vhd".
        C_COMPLETED_ERR = 1
        C_P_BASEADDR = "01001000000000000000000000000000"
        C_P_HIGHADDR = "01001111111111111111111111111111"
    Found 1-bit register for signal <Load_Addr_Len_d1>.
    Found 1-bit register for signal <SDMA_Status_Detect_Completed_Err>.
    Found 1-bit register for signal <rx_curptr_eq_tailptr>.
    Found 1-bit register for signal <RX_Addr_Request>.
    Found 1-bit register for signal <RX_Addr_Busy>.
    Found 1-bit register for signal <RX_ChannelRST_Reg>.
    Found 3-bit register for signal <READ_CS>.
    Found 4-bit register for signal <WRITE_CS>.
    Found 2-bit register for signal <AddrCount>.
    Found finite state machine <FSM_9> for signal <READ_CS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | LLink_Clk (rising_edge)                        |
    | Reset              | LLink_Rst_RX_ChannelRST_OR_713_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | r_idle                                         |
    | Power Up State     | r_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <WRITE_CS>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 8                                              |
    | Outputs            | 10                                             |
    | Clock              | LLink_Clk (rising_edge)                        |
    | Reset              | LLink_Rst_RX_ISIDLE_Reset_OR_727_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | w_idle                                         |
    | Power Up State     | w_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <AddrCount[1]_GND_95_o_add_37_OUT> created at line 1241.
    Found 32-bit comparator lessequal for signal <n0103> created at line 431
    Found 32-bit comparator lessequal for signal <n0105> created at line 431
    Found 32-bit comparator equal for signal <SDMA_RX_TailDesc_Ptr[0]_SDMA_RX_CurDesc_Ptr[0]_equal_61_o> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <sdma_rx_port_controller> synthesized.

Synthesizing Unit <sdma_datapath>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_datapath.vhd".
        C_INSTANTIATE_TIMER_TX = 1
        C_INSTANTIATE_TIMER_RX = 1
        C_PI_RDDATA_DELAY = 1
        C_PI2LL_CLK_RATIO = 1
WARNING:Xst:647 - Input <PI_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <early_pop_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <early_pop_i_d2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <early_pop_i_d4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <early_pop_i_d5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <early_pop_i_d6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrDataAck_Neg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_reg_ce_d2>.
    Found 32-bit register for signal <PI_RdFIFO_Data_reg>.
    Found 64-bit register for signal <rdFIFO_Data_d1>.
    Found 32-bit register for signal <PI_rdData_reg>.
    Found 1-bit register for signal <rdData_sel>.
    Found 32-bit register for signal <SDMA_TX_CurDesc_Ptr>.
    Found 32-bit register for signal <SDMA_TX_TailDesc_Ptr>.
    Found 32-bit register for signal <SDMA_RX_CurDesc_Ptr>.
    Found 32-bit register for signal <SDMA_RX_TailDesc_Ptr>.
    Found 32-bit register for signal <SDMA_TX_Control_Reg>.
    Found 32-bit register for signal <SDMA_RX_Control_Reg>.
    Found 32-bit register for signal <SDMA_control_reg_i>.
    Found 32-bit register for signal <SDMA_RX_Address_Reg>.
    Found 1-bit register for signal <d_reg_ce_d1>.
    Found 32-bit 4-to-1 multiplexer for signal <SDMA_AddrLenMux_Out> created at line 552.
    Found 64-bit 3-to-1 multiplexer for signal <rdFIFO_Data> created at line 625.
    Found 32-bit 4-to-1 multiplexer for signal <SDMA_RegFile_Status_DI> created at line 713.
    Found 8-bit 3-to-1 multiplexer for signal <PI_WrFIFO_Data_UpperByte> created at line 1173.
    Summary:
	inferred 387 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <sdma_datapath> synthesized.

Synthesizing Unit <sdma_reset_module>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_reset_module.vhd".
    Found 1-bit register for signal <ChannelRST>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <sdma_reset_module> synthesized.

Synthesizing Unit <sdma_channel_status_reg>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_channel_status_reg.vhd".
WARNING:Xst:647 - Input <DI<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DI<6:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SDMA_error_o>.
    Found 1-bit register for signal <SDMA_int_on_end_o>.
    Found 1-bit register for signal <SDMA_stop_on_end_o>.
    Found 1-bit register for signal <SDMA_completed_o>.
    Found 1-bit register for signal <SDMA_start_of_packet_o>.
    Found 1-bit register for signal <SDMA_end_of_packet_o>.
    Found 1-bit register for signal <SDMA_channel_busy_o>.
    Found 1-bit register for signal <busy_wr>.
    Found 1-bit register for signal <tail_ptr_err>.
    Found 1-bit register for signal <curr_ptr_err>.
    Found 1-bit register for signal <nxt_ptr_err>.
    Found 1-bit register for signal <addr_err>.
    Found 1-bit register for signal <completed_err>.
    Found 1-bit register for signal <error_reset_reg>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <sdma_channel_status_reg> synthesized.

Synthesizing Unit <sdma_address_counter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_address_counter.vhd".
    Found 1-bit register for signal <address_out_i<1>>.
    Found 1-bit register for signal <address_out_i<0>>.
    Found 1-bit register for signal <address_out_i<6>>.
    Found 1-bit register for signal <address_out_i<5>>.
    Found 1-bit register for signal <address_out_i<4>>.
    Found 1-bit register for signal <address_out_i<3>>.
    Found 1-bit register for signal <address_out_i<2>>.
    Found 1-bit register for signal <address_out_i<31>>.
    Found 1-bit register for signal <address_out_i<30>>.
    Found 1-bit register for signal <address_out_i<29>>.
    Found 1-bit register for signal <address_out_i<28>>.
    Found 1-bit register for signal <address_out_i<27>>.
    Found 1-bit register for signal <address_out_i<26>>.
    Found 1-bit register for signal <address_out_i<25>>.
    Found 1-bit register for signal <address_out_i<24>>.
    Found 1-bit register for signal <address_out_i<23>>.
    Found 1-bit register for signal <address_out_i<22>>.
    Found 1-bit register for signal <address_out_i<21>>.
    Found 1-bit register for signal <address_out_i<20>>.
    Found 1-bit register for signal <address_out_i<19>>.
    Found 1-bit register for signal <address_out_i<18>>.
    Found 1-bit register for signal <address_out_i<17>>.
    Found 1-bit register for signal <address_out_i<16>>.
    Found 1-bit register for signal <address_out_i<15>>.
    Found 1-bit register for signal <address_out_i<14>>.
    Found 1-bit register for signal <address_out_i<13>>.
    Found 1-bit register for signal <address_out_i<12>>.
    Found 1-bit register for signal <address_out_i<11>>.
    Found 1-bit register for signal <address_out_i<10>>.
    Found 1-bit register for signal <address_out_i<9>>.
    Found 1-bit register for signal <address_out_i<8>>.
    Found 1-bit register for signal <address_out_i<7>>.
    Found 1-bit register for signal <Carry1_d1>.
    Found 3-bit adder for signal <sum0> created at line 191.
    Found 6-bit adder for signal <sum1> created at line 195.
    Found 25-bit adder for signal <address_out_i[31]_GND_101_o_add_9_OUT> created at line 1241.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <sdma_address_counter> synthesized.

Synthesizing Unit <sdma_length_counter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_length_counter.vhd".
    Found 1-bit register for signal <length_out_i<1>>.
    Found 1-bit register for signal <length_out_i<0>>.
    Found 1-bit register for signal <length_out_i<6>>.
    Found 1-bit register for signal <length_out_i<5>>.
    Found 1-bit register for signal <length_out_i<4>>.
    Found 1-bit register for signal <length_out_i<3>>.
    Found 1-bit register for signal <length_out_i<2>>.
    Found 1-bit register for signal <length_out_i<31>>.
    Found 1-bit register for signal <length_out_i<30>>.
    Found 1-bit register for signal <length_out_i<29>>.
    Found 1-bit register for signal <length_out_i<28>>.
    Found 1-bit register for signal <length_out_i<27>>.
    Found 1-bit register for signal <length_out_i<26>>.
    Found 1-bit register for signal <length_out_i<25>>.
    Found 1-bit register for signal <length_out_i<24>>.
    Found 1-bit register for signal <length_out_i<23>>.
    Found 1-bit register for signal <length_out_i<22>>.
    Found 1-bit register for signal <length_out_i<21>>.
    Found 1-bit register for signal <length_out_i<20>>.
    Found 1-bit register for signal <length_out_i<19>>.
    Found 1-bit register for signal <length_out_i<18>>.
    Found 1-bit register for signal <length_out_i<17>>.
    Found 1-bit register for signal <length_out_i<16>>.
    Found 1-bit register for signal <length_out_i<15>>.
    Found 1-bit register for signal <length_out_i<14>>.
    Found 1-bit register for signal <length_out_i<13>>.
    Found 1-bit register for signal <length_out_i<12>>.
    Found 1-bit register for signal <length_out_i<11>>.
    Found 1-bit register for signal <length_out_i<10>>.
    Found 1-bit register for signal <length_out_i<9>>.
    Found 1-bit register for signal <length_out_i<8>>.
    Found 1-bit register for signal <length_out_i<7>>.
    Found 1-bit register for signal <Carry1_d1>.
    Found 3-bit subtractor for signal <sum0> created at line 167.
    Found 6-bit subtractor for signal <sum1> created at line 168.
    Found 25-bit subtractor for signal <GND_102_o_GND_102_o_sub_10_OUT<24:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <sdma_length_counter> synthesized.

Synthesizing Unit <sdma_tx_byte_shifter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_byte_shifter.vhd".
    Found 1-bit register for signal <Port_TX_Out<6>>.
    Found 1-bit register for signal <Port_TX_Out<5>>.
    Found 1-bit register for signal <Port_TX_Out<4>>.
    Found 1-bit register for signal <Port_TX_Out<3>>.
    Found 1-bit register for signal <Port_TX_Out<2>>.
    Found 1-bit register for signal <Port_TX_Out<1>>.
    Found 1-bit register for signal <Port_TX_Out<0>>.
    Found 1-bit register for signal <Port_TX_Out<15>>.
    Found 1-bit register for signal <Port_TX_Out<14>>.
    Found 1-bit register for signal <Port_TX_Out<13>>.
    Found 1-bit register for signal <Port_TX_Out<12>>.
    Found 1-bit register for signal <Port_TX_Out<11>>.
    Found 1-bit register for signal <Port_TX_Out<10>>.
    Found 1-bit register for signal <Port_TX_Out<9>>.
    Found 1-bit register for signal <Port_TX_Out<8>>.
    Found 1-bit register for signal <Port_TX_Out<23>>.
    Found 1-bit register for signal <Port_TX_Out<22>>.
    Found 1-bit register for signal <Port_TX_Out<21>>.
    Found 1-bit register for signal <Port_TX_Out<20>>.
    Found 1-bit register for signal <Port_TX_Out<19>>.
    Found 1-bit register for signal <Port_TX_Out<18>>.
    Found 1-bit register for signal <Port_TX_Out<17>>.
    Found 1-bit register for signal <Port_TX_Out<16>>.
    Found 1-bit register for signal <Port_TX_Out<31>>.
    Found 1-bit register for signal <Port_TX_Out<30>>.
    Found 1-bit register for signal <Port_TX_Out<29>>.
    Found 1-bit register for signal <Port_TX_Out<28>>.
    Found 1-bit register for signal <Port_TX_Out<27>>.
    Found 1-bit register for signal <Port_TX_Out<26>>.
    Found 1-bit register for signal <Port_TX_Out<25>>.
    Found 1-bit register for signal <Port_TX_Out<24>>.
    Found 1-bit register for signal <Port_TX_Out<7>>.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[7]_Mux_0_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[6]_Mux_1_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[5]_Mux_2_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[4]_Mux_3_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[3]_Mux_4_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[2]_Mux_5_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[1]_Mux_6_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel0[1]_Port_RdData[0]_Mux_7_o> created at line 179.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[7]_Mux_8_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[6]_Mux_9_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[5]_Mux_10_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[4]_Mux_11_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[3]_Mux_12_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[2]_Mux_13_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[1]_Mux_14_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel1[1]_Port_RdData[0]_Mux_15_o> created at line 198.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[7]_Mux_16_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[6]_Mux_17_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[5]_Mux_18_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[4]_Mux_19_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[3]_Mux_20_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[2]_Mux_21_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[1]_Mux_22_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel2[1]_Port_RdData[0]_Mux_23_o> created at line 217.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[7]_Mux_24_o> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[6]_Mux_25_o> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[5]_Mux_26_o> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[4]_Mux_27_o> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[3]_Mux_28_o> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[2]_Mux_29_o> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[1]_Mux_30_o> created at line 236.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel3[1]_Port_RdData[0]_Mux_31_o> created at line 236.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <sdma_tx_byte_shifter> synthesized.

Synthesizing Unit <sdma_rx_byte_shifter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd".
    Found 1-bit register for signal <WrDataBus_Pos<31>>.
    Found 1-bit register for signal <WrDataBus_Pos<30>>.
    Found 1-bit register for signal <WrDataBus_Pos<29>>.
    Found 1-bit register for signal <WrDataBus_Pos<28>>.
    Found 1-bit register for signal <WrDataBus_Pos<27>>.
    Found 1-bit register for signal <WrDataBus_Pos<26>>.
    Found 1-bit register for signal <WrDataBus_Pos<25>>.
    Found 1-bit register for signal <WrDataBus_Pos<24>>.
    Found 1-bit register for signal <WrDataBus_Pos<23>>.
    Found 1-bit register for signal <WrDataBus_Pos<22>>.
    Found 1-bit register for signal <WrDataBus_Pos<21>>.
    Found 1-bit register for signal <WrDataBus_Pos<20>>.
    Found 1-bit register for signal <WrDataBus_Pos<19>>.
    Found 1-bit register for signal <WrDataBus_Pos<18>>.
    Found 1-bit register for signal <WrDataBus_Pos<17>>.
    Found 1-bit register for signal <WrDataBus_Pos<16>>.
    Found 1-bit register for signal <WrDataBus_Pos<15>>.
    Found 1-bit register for signal <WrDataBus_Pos<14>>.
    Found 1-bit register for signal <WrDataBus_Pos<13>>.
    Found 1-bit register for signal <WrDataBus_Pos<12>>.
    Found 1-bit register for signal <WrDataBus_Pos<11>>.
    Found 1-bit register for signal <WrDataBus_Pos<10>>.
    Found 1-bit register for signal <WrDataBus_Pos<9>>.
    Found 1-bit register for signal <WrDataBus_Pos<8>>.
    Found 1-bit register for signal <WrDataBus_Pos<7>>.
    Found 1-bit register for signal <WrDataBus_Pos<6>>.
    Found 1-bit register for signal <WrDataBus_Pos<5>>.
    Found 1-bit register for signal <WrDataBus_Pos<4>>.
    Found 1-bit register for signal <WrDataBus_Pos<3>>.
    Found 1-bit register for signal <WrDataBus_Pos<2>>.
    Found 1-bit register for signal <WrDataBus_Pos<1>>.
    Found 1-bit register for signal <WrDataBus_Pos<0>>.
    Found 1-bit register for signal <WrDataBus_Neg<31>>.
    Found 1-bit register for signal <WrDataBus_Neg<30>>.
    Found 1-bit register for signal <WrDataBus_Neg<29>>.
    Found 1-bit register for signal <WrDataBus_Neg<28>>.
    Found 1-bit register for signal <WrDataBus_Neg<27>>.
    Found 1-bit register for signal <WrDataBus_Neg<26>>.
    Found 1-bit register for signal <WrDataBus_Neg<25>>.
    Found 1-bit register for signal <WrDataBus_Neg<24>>.
    Found 1-bit register for signal <WrDataBus_Neg<23>>.
    Found 1-bit register for signal <WrDataBus_Neg<22>>.
    Found 1-bit register for signal <WrDataBus_Neg<21>>.
    Found 1-bit register for signal <WrDataBus_Neg<20>>.
    Found 1-bit register for signal <WrDataBus_Neg<19>>.
    Found 1-bit register for signal <WrDataBus_Neg<18>>.
    Found 1-bit register for signal <WrDataBus_Neg<17>>.
    Found 1-bit register for signal <WrDataBus_Neg<16>>.
    Found 1-bit register for signal <WrDataBus_Neg<15>>.
    Found 1-bit register for signal <WrDataBus_Neg<14>>.
    Found 1-bit register for signal <WrDataBus_Neg<13>>.
    Found 1-bit register for signal <WrDataBus_Neg<12>>.
    Found 1-bit register for signal <WrDataBus_Neg<11>>.
    Found 1-bit register for signal <WrDataBus_Neg<10>>.
    Found 1-bit register for signal <WrDataBus_Neg<9>>.
    Found 1-bit register for signal <WrDataBus_Neg<8>>.
    Found 1-bit register for signal <WrDataBus_Neg<7>>.
    Found 1-bit register for signal <WrDataBus_Neg<6>>.
    Found 1-bit register for signal <WrDataBus_Neg<5>>.
    Found 1-bit register for signal <WrDataBus_Neg<4>>.
    Found 1-bit register for signal <WrDataBus_Neg<3>>.
    Found 1-bit register for signal <WrDataBus_Neg<2>>.
    Found 1-bit register for signal <WrDataBus_Neg<1>>.
    Found 1-bit register for signal <WrDataBus_Neg<0>>.
    Found 32-bit register for signal <HoldRegData>.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[23]_Mux_3_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[22]_Mux_4_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[21]_Mux_5_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[20]_Mux_6_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[19]_Mux_7_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[18]_Mux_8_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[17]_Mux_9_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[16]_Mux_10_o> created at line 192.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[15]_Mux_11_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[14]_Mux_12_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[13]_Mux_13_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[12]_Mux_14_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[11]_Mux_15_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[10]_Mux_16_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[9]_Mux_17_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[8]_Mux_18_o> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[7]_Mux_19_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[6]_Mux_20_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[5]_Mux_21_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[4]_Mux_22_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[3]_Mux_23_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[2]_Mux_24_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[1]_Mux_25_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[0]_Mux_26_o> created at line 240.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[31]_Mux_27_o> created at line 264.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[30]_Mux_28_o> created at line 264.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[29]_Mux_29_o> created at line 264.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[28]_Mux_30_o> created at line 264.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[27]_Mux_31_o> created at line 264.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[26]_Mux_32_o> created at line 264.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[25]_Mux_33_o> created at line 264.
    Found 1-bit 4-to-1 multiplexer for signal <Byte_Sel[1]_HoldRegData[24]_Mux_34_o> created at line 264.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <sdma_rx_byte_shifter> synthesized.

Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100011000000000000010000000","0000000000000000000000000000000010000100011000000000000011111111")
        C_ARD_NUM_CE_ARRAY = (17)
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_DPHASE_TIMER = 0
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <plbv46_slave_single> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100011000000000000010000000","0000000000000000000000000000000010000100011000000000000011111111")
        C_ARD_NUM_CE_ARRAY = (17)
        C_PLB_NUM_MASTERS = 2
        C_PLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 0
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrdack_i> has been removed
    Register <sl_wrcomp_i> equivalent to <sl_wrdack_i> has been removed
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <master_id>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <plb_be_reg>.
    WARNING:Xst:2404 -  FFs/Latches <sl_mwrerr_i<1:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
    WARNING:Xst:2404 -  FFs/Latches <sl_mrderr_i<0:1>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
    Summary:
	inferred 188 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100011000000000000010000000","0000000000000000000000000000000010000100011000000000000011111111")
        C_ARD_NUM_CE_ARRAY = (17)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <MEM_DECODE_GEN[0].GEN_PLB_SHARED.cs_out_s_h>.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<2>>.
    Found 1-bit register for signal <wrce_out_i<2>>.
    Found 1-bit register for signal <rdce_out_i<3>>.
    Found 1-bit register for signal <wrce_out_i<3>>.
    Found 1-bit register for signal <rdce_out_i<4>>.
    Found 1-bit register for signal <wrce_out_i<4>>.
    Found 1-bit register for signal <rdce_out_i<5>>.
    Found 1-bit register for signal <wrce_out_i<5>>.
    Found 1-bit register for signal <rdce_out_i<6>>.
    Found 1-bit register for signal <wrce_out_i<6>>.
    Found 1-bit register for signal <rdce_out_i<7>>.
    Found 1-bit register for signal <wrce_out_i<7>>.
    Found 1-bit register for signal <rdce_out_i<8>>.
    Found 1-bit register for signal <wrce_out_i<8>>.
    Found 1-bit register for signal <rdce_out_i<9>>.
    Found 1-bit register for signal <wrce_out_i<9>>.
    Found 1-bit register for signal <rdce_out_i<10>>.
    Found 1-bit register for signal <wrce_out_i<10>>.
    Found 1-bit register for signal <rdce_out_i<11>>.
    Found 1-bit register for signal <wrce_out_i<11>>.
    Found 1-bit register for signal <rdce_out_i<12>>.
    Found 1-bit register for signal <wrce_out_i<12>>.
    Found 1-bit register for signal <rdce_out_i<13>>.
    Found 1-bit register for signal <wrce_out_i<13>>.
    Found 1-bit register for signal <rdce_out_i<14>>.
    Found 1-bit register for signal <wrce_out_i<14>>.
    Found 1-bit register for signal <rdce_out_i<15>>.
    Found 1-bit register for signal <wrce_out_i<15>>.
    Found 1-bit register for signal <rdce_out_i<16>>.
    Found 1-bit register for signal <wrce_out_i<16>>.
    Found 1-bit register for signal <rnw_s_h>.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 25
        C_AW = 32
        C_BAR = "10000100011000000000000010000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<25:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <pselect_f_9>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "00111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_9> synthesized.

Synthesizing Unit <pselect_f_10>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_10> synthesized.

Synthesizing Unit <pselect_f_11>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_11> synthesized.

Synthesizing Unit <pselect_f_12>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_12> synthesized.

Synthesizing Unit <pselect_f_13>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_13> synthesized.

Synthesizing Unit <pselect_f_14>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_14> synthesized.

Synthesizing Unit <pselect_f_15>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_15> synthesized.

Synthesizing Unit <pselect_f_16>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_16> synthesized.

Synthesizing Unit <pselect_f_17>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "01111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_17> synthesized.

Synthesizing Unit <pselect_f_18>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 5
        C_AW = 5
        C_BAR = "10000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_18> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = false
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
        C_NUM_BITS = 1
    Summary:
	no macro.
Unit <or_muxcy> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 4x33-bit dual-port RAM                                : 2
 4x33-bit single-port RAM                              : 2
 4x4-bit single-port Read Only RAM                     : 2
 4x8-bit single-port Read Only RAM                     : 1
 8x13-bit single-port Read Only RAM                    : 1
 8x4-bit single-port Read Only RAM                     : 3
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 122
 1-bit adder                                           : 3
 10-bit adder                                          : 8
 11-bit adder                                          : 3
 12-bit adder                                          : 3
 13-bit adder                                          : 5
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 10
 2-bit addsub                                          : 5
 2-bit subtractor                                      : 7
 25-bit adder                                          : 2
 25-bit subtractor                                     : 2
 3-bit adder                                           : 11
 3-bit subtractor                                      : 4
 32-bit adder                                          : 1
 33-bit adder                                          : 2
 4-bit adder                                           : 5
 4-bit addsub                                          : 2
 5-bit adder                                           : 6
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 5
 6-bit adder                                           : 6
 6-bit subtractor                                      : 4
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
 8-bit adder                                           : 10
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 5
 9-bit adder                                           : 2
# Registers                                            : 561
 1-bit register                                        : 416
 10-bit register                                       : 4
 12-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 2
 2-bit register                                        : 22
 25-bit register                                       : 4
 3-bit register                                        : 9
 30-bit register                                       : 1
 32-bit register                                       : 22
 33-bit register                                       : 2
 4-bit register                                        : 17
 5-bit register                                        : 17
 6-bit register                                        : 6
 64-bit register                                       : 1
 7-bit register                                        : 12
 8-bit register                                        : 23
 9-bit register                                        : 1
# Comparators                                          : 56
 10-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 1
 3-bit comparator greater                              : 1
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 3
 32-bit comparator lessequal                           : 6
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 3
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 440
 1-bit 2-to-1 multiplexer                              : 232
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 64
 10-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 22
 3-bit 2-to-1 multiplexer                              : 10
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 16
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 16
 6-bit 2-to-1 multiplexer                              : 6
 64-bit 3-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 38
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 12
# Xors                                                 : 8
 1-bit xor2                                            : 4
 3-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:4>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb_1>.

Synthesizing (advanced) Unit <dpram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <DI>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     addrB          | connected to signal <DPRA>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <dpram> synthesized (advanced).

Synthesizing (advanced) Unit <dualxcl_access_data_path_2>.
The following registers are absorbed into counter <DXCL.line_cnt>: 1 register on signal <DXCL.line_cnt>.
INFO:Xst:3231 - The small RAM <Mram_pi_wrfifo_be_i> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(n0057<32>,n0056<1:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pi_wrfifo_be_i> |          |
    -----------------------------------------------------------------------
Unit <dualxcl_access_data_path_2> synthesized (advanced).

Synthesizing (advanced) Unit <dualxcl_fsm>.
The following registers are absorbed into counter <push_count>: 1 register on signal <push_count>.
Unit <dualxcl_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
	The following adders/subtractors are grouped into adder tree <Madd_n0471_Madd1> :
 	<Madd_n0716[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0719[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0878_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0745[9:0]1> :
 	<Madd_n0739[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0742[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0745[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_npi2mcb_1>.
The following registers are absorbed into counter <lutaddr>: 1 register on signal <lutaddr>.
The following registers are absorbed into counter <num_xfers_in_fifo>: 1 register on signal <num_xfers_in_fifo>.
INFO:Xst:3231 - The small RAM <Mram__n0201> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lutaddr<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0234> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 13-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PI_Size<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mpmc_npi2mcb_1> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_npi2mcb_2>.
The following registers are absorbed into counter <lutaddr>: 1 register on signal <lutaddr>.
The following registers are absorbed into counter <num_xfers_in_fifo>: 1 register on signal <num_xfers_in_fifo>.
INFO:Xst:3231 - The small RAM <Mram__n0210> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lutaddr<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0180> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PI_Size<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mpmc_npi2mcb_2> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_sample_cycle>.
The following registers are absorbed into counter <new_count>: 1 register on signal <new_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <mpmc_sample_cycle> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_interrupt_register>.
The following registers are absorbed into counter <tx_coalesce_cnt>: 1 register on signal <tx_coalesce_cnt>.
The following registers are absorbed into counter <rx_coalesce_cnt>: 1 register on signal <rx_coalesce_cnt>.
The following registers are absorbed into counter <clk_divide_cnt>: 1 register on signal <clk_divide_cnt>.
The following registers are absorbed into counter <tx_dlytmr_value>: 1 register on signal <tx_dlytmr_value>.
The following registers are absorbed into counter <rx_dlytmr_value>: 1 register on signal <rx_dlytmr_value>.
The following registers are absorbed into counter <tx_dly_cnt>: 1 register on signal <tx_dly_cnt>.
The following registers are absorbed into counter <rx_dly_cnt>: 1 register on signal <rx_dly_cnt>.
The following registers are absorbed into counter <tx_int_cnt>: 1 register on signal <tx_int_cnt>.
The following registers are absorbed into counter <rx_int_cnt>: 1 register on signal <rx_int_cnt>.
Unit <sdma_interrupt_register> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_ipic_if>.
The following registers are absorbed into counter <addr_i>: 1 register on signal <addr_i>.
Unit <sdma_ipic_if> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_port_arbiter>.
The following registers are absorbed into counter <timeoutcounter>: 1 register on signal <timeoutcounter>.
Unit <sdma_port_arbiter> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_read_data_delay>.
The following registers are absorbed into counter <delaycount>: 1 register on signal <delaycount>.
Unit <sdma_read_data_delay> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_rx_port_controller>.
The following registers are absorbed into counter <AddrCount>: 1 register on signal <AddrCount>.
Unit <sdma_rx_port_controller> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_rx_read_handler>.
The following registers are absorbed into counter <RdPopCount>: 1 register on signal <RdPopCount>.
Unit <sdma_rx_read_handler> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_rx_write_handler>.
The following registers are absorbed into accumulator <BytesHeld>: 1 register on signal <BytesHeld>.
The following registers are absorbed into accumulator <Pointer>: 1 register on signal <Pointer>.
The following registers are absorbed into counter <WrPushCount>: 1 register on signal <WrPushCount>.
The following registers are absorbed into counter <Timeout_Count>: 1 register on signal <Timeout_Count>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Rem_Decode_Reg> prevents it from being combined with the RAM <Mram_Rem_Decode_Enc> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Rem_Decode_Reg> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Rem_Decode_Enc> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BytesHeld_Enc> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BytesHeld>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <BytesHeld_Enc> |          |
    -----------------------------------------------------------------------
Unit <sdma_rx_write_handler> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_sample_cycle>.
The following registers are absorbed into counter <new_count>: 1 register on signal <new_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <sdma_sample_cycle> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_tx_port_controller>.
The following registers are absorbed into counter <AddrCount>: 1 register on signal <AddrCount>.
Unit <sdma_tx_port_controller> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_tx_read_handler>.
The following registers are absorbed into counter <RdPopCount>: 1 register on signal <RdPopCount>.
The following registers are absorbed into counter <Timeout_Count>: 1 register on signal <Timeout_Count>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <BytesHolding> prevents it from being combined with the RAM <Mram__n0413> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BytesHolding>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sdma_tx_read_handler> synthesized (advanced).

Synthesizing (advanced) Unit <sdma_tx_write_handler>.
The following registers are absorbed into counter <WrPushCount>: 1 register on signal <WrPushCount>.
Unit <sdma_tx_write_handler> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_1>.
The following registers are absorbed into counter <cnt_read_0>: 1 register on signal <cnt_read_0>.
Unit <srl16e_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_2>.
The following registers are absorbed into counter <cnt_read_0>: 1 register on signal <cnt_read_0>.
Unit <srl16e_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <srl16e_fifo_protect> synthesized (advanced).

Synthesizing (advanced) Unit <xcl_read_data_1>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <REORDER.wr_cnt>: 1 register on signal <REORDER.wr_cnt>.
The following registers are absorbed into counter <pop_count>: 1 register on signal <pop_count>.
Unit <xcl_read_data_1> synthesized (advanced).

Synthesizing (advanced) Unit <xcl_read_data_2>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <REORDER.wr_cnt>: 1 register on signal <REORDER.wr_cnt>.
The following registers are absorbed into counter <pop_count>: 1 register on signal <pop_count>.
Unit <xcl_read_data_2> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect>.
	Found 4-bit dynamic shift register for signal <DOUT<0>>.
	Found 4-bit dynamic shift register for signal <DOUT<1>>.
	Found 4-bit dynamic shift register for signal <DOUT<2>>.
Unit <srl16e_fifo_protect> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_out_s_h_6> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_3> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_4> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_5> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_6> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_7> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_8> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_9> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_10> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_11> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_12> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_13> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_14> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_15> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_16> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_17> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_18> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_19> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_20> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_21> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_22> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_23> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_24> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_25> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_26> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_27> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_28> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_29> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_30> of sequential type is unconnected in block <sdma_rx_write_handler>.
WARNING:Xst:2677 - Node <SDMA_RX_Address_start_31> of sequential type is unconnected in block <sdma_rx_write_handler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 4x33-bit dual-port distributed RAM                    : 2
 4x33-bit single-port distributed RAM                  : 2
 4x4-bit single-port distributed Read Only RAM         : 2
 4x8-bit single-port distributed Read Only RAM         : 1
 8x13-bit single-port distributed Read Only RAM        : 1
 8x4-bit single-port distributed Read Only RAM         : 3
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 62
 10-bit adder                                          : 7
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 2-bit adder                                           : 3
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 4
 25-bit adder                                          : 2
 25-bit subtractor                                     : 2
 3-bit adder                                           : 6
 3-bit subtractor                                      : 4
 32-bit adder                                          : 1
 33-bit adder                                          : 2
 5-bit subtractor                                      : 5
 6-bit adder                                           : 5
 6-bit subtractor                                      : 4
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 3
 9-bit adder                                           : 5
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 51
 1-bit up counter                                      : 3
 10-bit up counter                                     : 4
 16-bit up counter                                     : 1
 2-bit down counter                                    : 2
 2-bit up counter                                      : 7
 2-bit updown counter                                  : 4
 3-bit up counter                                      : 4
 4-bit up counter                                      : 5
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 6
 5-bit updown counter                                  : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit down counter                                    : 2
 8-bit up counter                                      : 5
 8-bit updown counter                                  : 1
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 3-bit up loadable accumulator                         : 1
# Registers                                            : 1719
 Flip-Flops                                            : 1719
# Shift Registers                                      : 3
 4-bit dynamic shift register                          : 3
# Comparators                                          : 56
 10-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 1
 3-bit comparator greater                              : 1
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 3
 32-bit comparator lessequal                           : 6
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 3
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 441
 1-bit 2-to-1 multiplexer                              : 258
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 64
 2-bit 2-to-1 multiplexer                              : 19
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 15
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 14
 6-bit 2-to-1 multiplexer                              : 5
 64-bit 3-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 29
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 12
# Xors                                                 : 8
 1-bit xor2                                            : 4
 3-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <XCL_DELAY_CMD.modified_pi_addr_q_0> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XCL_DELAY_CMD.modified_pi_addr_q_1> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_1> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_2> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_2> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_1> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:2677 - Node <Rst_tocore_tmp> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_0> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_1> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_2> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_3> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_4> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_6> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_7> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_8> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst270> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst90> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_31> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_30> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_29> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_28> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_27> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/FSM_3> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01111 | 000
 01110 | 001
 00000 | 010
 00001 | unreached
 00010 | unreached
 00011 | unreached
 00101 | unreached
 10000 | 011
 10001 | 100
 10010 | 101
 10011 | 110
 10101 | 111
 01101 | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_2> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/FSM_7> on signal <CS[1:2]> with gray encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/FSM_7> on signal <CS[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 read_desc  | 01
 rw_data    | 11
 write_desc | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/FSM_8> on signal <CS[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 header    | 001
 fillfirst | 011
 data      | 110
 filllast  | 010
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/FSM_4> on signal <CS[1:3]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 discard       | 001
 processs      | 011
 btwn_burst    | 110
 wait_for_data | 111
 btwn_desc     | 010
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_PORT_CNTRL_I/FSM_5> on signal <READ_CS[1:11]> with one-hot encoding.
-----------------------------------
 State              | Encoding
-----------------------------------
 r_idle             | 00000000001
 r_req_setup        | 00000000010
 r_setup            | 00000000100
 r_wait_addrack     | 00000001000
 r_req_read_desc    | 00000100000
 r_read_desc        | 00001000000
 r_read_desc_sr     | 00010000000
 r_read_desc_finish | 00100000000
 r_read_data        | 00000010000
 r_req_store        | 01000000000
 r_store            | 10000000000
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_PORT_CNTRL_I/FSM_6> on signal <WRITE_CS[1:8]> with one-hot encoding.
-------------------------------
 State             | Encoding
-------------------------------
 w_idle            | 00000001
 w_req_setup       | 00000010
 w_setup           | 00000100
 w_wait_addrack    | 00010000
 w_write_desc      | 00001000
 w_req_update_pntr | 00100000
 w_update_pntr     | 01000000
 w_update_pntr2    | 10000000
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_PORT_CNTRL_I/FSM_9> on signal <READ_CS[1:3]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 r_idle             | 000
 r_req_setup        | 001
 r_setup            | 011
 r_wait_addrack     | 010
 r_req_read_desc    | 110
 r_read_desc        | 111
 r_read_desc_sr     | 101
 r_read_desc_finish | 100
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_PORT_CNTRL_I/FSM_10> on signal <WRITE_CS[1:10]> with one-hot encoding.
---------------------------------
 State             | Encoding
---------------------------------
 w_idle            | 0000000001
 w_req_setup       | 0000000010
 w_setup           | 0000000100
 w_wait_addrack    | 0000010000
 w_rx_active       | 0000001000
 w_req_update_pntr | 0001000000
 w_update_pntr     | 0010000000
 w_update_pntr2    | 0100000000
 w_req_store       | 0000100000
 w_store           | 1000000000
---------------------------------
WARNING:Xst:1710 - FF/Latch <PI_RdFIFO_RdWdAddr_3> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PI_RdFIFO_RdWdAddr_3> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DXCL.line_cnt_2> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.line_cnt_3> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:1710 - FF/Latch <SDMA_control_reg_i_0> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_1> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_2> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_3> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_4> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_5> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_6> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_7> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_8> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_9> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_10> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_11> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_12> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_13> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_14> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_15> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_16> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_17> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_18> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_19> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_20> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_21> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_22> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_23> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_24> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_25> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_26> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDMA_control_reg_i_30> (without init value) has a constant value of 0 in block <sdma_datapath>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lutaddr_highaddr_i2_0> in Unit <mpmc_npi2mcb_1> is equivalent to the following FF/Latch, which will be removed : <lutaddr_highaddr_i2_1> 
INFO:Xst:2261 - The FF/Latch <XCL_DELAY_CMD.cmd_bl_q_0> in Unit <mpmc_npi2mcb_1> is equivalent to the following FF/Latch, which will be removed : <XCL_DELAY_CMD.cmd_bl_q_1> 
INFO:Xst:2261 - The FF/Latch <lutaddr_highaddr_i2_0> in Unit <mpmc_npi2mcb_2> is equivalent to the following FF/Latch, which will be removed : <lutaddr_highaddr_i2_1> 
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 
INFO:Xst:2261 - The FF/Latch <SDMA_control_reg_i_29> in Unit <sdma_datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <SDMA_control_reg_i_28> <SDMA_control_reg_i_27> 

Optimizing unit <system_mcb_ddr3_wrapper> ...

Optimizing unit <dualxcl> ...

Optimizing unit <dualxcl_access> ...

Optimizing unit <srl16e_fifo_1> ...

Optimizing unit <dualxcl_access_data_path_2> ...

Optimizing unit <dualxcl_read> ...

Optimizing unit <xcl_read_data_1> ...

Optimizing unit <xcl_read_data_2> ...

Optimizing unit <srl16e_fifo_protect> ...

Optimizing unit <fifo_pipeline> ...

Optimizing unit <mpmc_sample_cycle> ...

Optimizing unit <dualxcl_fsm> ...
WARNING:Xst:2677 - Node <fsmfake3_0> of sequential type is unconnected in block <dualxcl_fsm>.

Optimizing unit <mpmc_npi2mcb_1> ...

Optimizing unit <mpmc_rdcntr> ...

Optimizing unit <mpmc_npi2mcb_2> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <sdma> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <sdma_datapath> ...

Optimizing unit <sdma_rx_byte_shifter> ...

Optimizing unit <sdma_tx_byte_shifter> ...

Optimizing unit <sdma_channel_status_reg> ...

Optimizing unit <sdma_address_counter> ...

Optimizing unit <sdma_length_counter> ...

Optimizing unit <sdma_cntl> ...

Optimizing unit <sdma_ipic_if> ...

Optimizing unit <sdma_sample_cycle> ...

Optimizing unit <sdma_interrupt_register> ...

Optimizing unit <sdma_rx_write_handler> ...

Optimizing unit <sdma_tx_read_handler> ...

Optimizing unit <sdma_tx_port_controller> ...

Optimizing unit <sdma_rx_port_controller> ...

Optimizing unit <sdma_dmac_regfile_arb> ...

Optimizing unit <sdma_read_data_delay> ...

Optimizing unit <sdma_port_arbiter> ...

Optimizing unit <sdma_tx_write_handler> ...

Optimizing unit <sdma_rx_read_handler> ...
WARNING:Xst:1710 - FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/bridge_flush_hold> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_5> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_4> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_3> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_2> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_4> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_2> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_31> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_30> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_29> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_28> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_27> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_RdWdAddr_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.modified_pi_addr_q_29> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.modified_pi_addr_q_28> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.modified_pi_addr_q_27> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_4> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_4> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/PI_RdFIFO_RdWdAddr_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/PI_RdFIFO_RdWdAddr_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/PI_RdFIFO_RdWdAddr_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_9> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_15> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_16> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_17> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_18> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_19> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_20> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_21> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_23> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_25> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_26> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_27> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RX_Control_Reg_28> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_16> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_17> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_18> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_19> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_20> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_21> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_23> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_25> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_26> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_27> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_TX_Control_Reg_28> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_rdmodwr_i> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_9> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_8> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_7> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_6> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_5> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_4> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_3> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/WRITE_ARBITER_I/timeoutcounter_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_9> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_8> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_7> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_6> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_5> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_4> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_3> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_2> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_1> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_ARBITER_I/timeoutcounter_0> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_a> of sequential type is unconnected in block <system_mcb_ddr3_wrapper>.
WARNING:Xst:1710 - FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Timeout_Count_3> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/Timeout_Count_3> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/READ_DATA_DELAY_I/delaycount_1> (without init value) has a constant value of 0 in block <system_mcb_ddr3_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/rx_rst_cmplt> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/tx_rst_cmplt> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_2> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_0> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_4> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_3> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_RD_HANDLER_I/RdPopCount_0> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_RD_HANDLER_I/Toggle> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_0> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.read_transfer_q> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/RdPopCount_0> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/Toggle> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_WR_HANDLER_I/WrPushCount_0> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_WR_HANDLER_I/Toggle> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/rst_d1> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/pi_rst_d1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/rst_d2> in Unit <system_mcb_ddr3_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/pi_rst> 
INFO:Xst:3203 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0> in Unit <system_mcb_ddr3_wrapper> is the opposite to the following FF/Latch, which will be removed : <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/num_xfers_in_fifo_0> 
INFO:Xst:3203 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_3> in Unit <system_mcb_ddr3_wrapper> is the opposite to the following FF/Latch, which will be removed : <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_0> 
INFO:Xst:3203 - The FF/Latch <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_0> in Unit <system_mcb_ddr3_wrapper> is the opposite to the following FF/Latch, which will be removed : <MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_mcb_ddr3_wrapper, actual ratio is 3.
FlipFlop MCB_DDR3/Rst_tocore_5 has been replicated 1 time(s)
FlipFlop MCB_DDR3/Rst_topim_0 has been replicated 1 time(s)
FlipFlop MCB_DDR3/Rst_topim_1 has been replicated 7 time(s)
FlipFlop MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_fifo_full has been replicated 3 time(s)
FlipFlop MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST has been replicated 1 time(s)
FlipFlop MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <system_mcb_ddr3_wrapper> :
	Found 2-bit shift register for signal <MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/llink_rst>.
Unit <system_mcb_ddr3_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1816
 Flip-Flops                                            : 1816
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_mcb_ddr3_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3067
#      GND                         : 1
#      INV                         : 95
#      LUT1                        : 138
#      LUT2                        : 291
#      LUT3                        : 306
#      LUT4                        : 299
#      LUT5                        : 463
#      LUT6                        : 872
#      MULT_AND                    : 7
#      MUXCY                       : 303
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 279
# FlipFlops/Latches                : 1817
#      FD                          : 263
#      FDC                         : 9
#      FDCE                        : 26
#      FDE                         : 153
#      FDP                         : 1
#      FDR                         : 429
#      FDRE                        : 877
#      FDS                         : 24
#      FDSE                        : 35
# RAMS                             : 48
#      RAM16X1D                    : 6
#      RAM16X1S                    : 32
#      RAM32M                      : 10
# Shift Registers                  : 32
#      SRL16E                      : 28
#      SRLC16E                     : 4
# IO Buffers                       : 45
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUFT                       : 24
#      OBUFTDS                     : 1
# Others                           : 75
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 45
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg900-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1817  out of  184304     0%  
 Number of Slice LUTs:                 2580  out of  92152     2%  
    Number used as Logic:              2464  out of  92152     2%  
    Number used as Memory:              116  out of  21680     0%  
       Number used as RAM:               84
       Number used as SRL:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3128
   Number with an unused Flip Flop:    1311  out of   3128    41%  
   Number with an unused LUT:           548  out of   3128    17%  
   Number of fully used LUT-FF pairs:  1269  out of   3128    40%  
   Number of unique control sets:       171

IO Utilization: 
 Number of IOs:                       13209
 Number of bonded IOBs:                  48  out of    540     8%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                          | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
MPMC_Clk0                          | NONE(MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1)                                       | 613   |
FSL0_M_Clk                         | NONE(MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_26)| 128   |
SDMA1_Clk                          | NONE(MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/TX_Rem_0)                                                       | 976   |
SDMA_CTRL1_Clk                     | NONE(MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25)                 | 180   |
-----------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.007ns (Maximum Frequency: 111.030MHz)
   Minimum input arrival time before clock: 8.006ns
   Maximum output required time after clock: 6.697ns
   Maximum combinational path delay: 4.270ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk0'
  Clock period: 7.234ns (frequency: 138.228MHz)
  Total number of paths / destination ports: 26987 / 1269
-------------------------------------------------------------------------
Delay:               7.234ns (Levels of Logic = 6)
  Source:            MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37 (FF)
  Destination:       MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Source Clock:      MPMC_Clk0 rising
  Destination Clock: MPMC_Clk0 rising

  Data Path: MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37 to MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.031  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37)
     LUT3:I0->O            1   0.205   0.580  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW0 (N69)
     LUT6:I5->O            2   0.205   0.617  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211)
     LUT6:I5->O            2   0.205   0.617  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21)
     LUT4:I3->O            3   0.205   0.651  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2)
     LUT5:I4->O            9   0.205   0.830  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3)
     LUT3:I2->O            8   0.205   0.802  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    ----------------------------------------
    Total                      7.234ns (2.107ns logic, 5.127ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL0_M_Clk'
  Clock period: 6.157ns (frequency: 162.406MHz)
  Total number of paths / destination ports: 854 / 138
-------------------------------------------------------------------------
Delay:               6.157ns (Levels of Logic = 5)
  Source:            MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/memory_0_32 (FF)
  Destination:       MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b (FF)
  Source Clock:      FSL0_M_Clk rising
  Destination Clock: FSL0_M_Clk rising

  Data Path: MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/memory_0_32 to MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.447   1.278  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/memory_0_32 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/memory_0_32)
     LUT5:I2->O            6   0.205   0.745  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Addr_Exists_B_Addr_Read_B_OR_154_o1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Addr_Exists_B_Addr_Read_B_OR_154_o)
     LUT6:I5->O            2   0.205   0.721  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Mmux_PWR_60_o_GND_58_o_mux_10_OUT21 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/PWR_60_o_GND_58_o_mux_10_OUT<1>)
     LUT6:I4->O            2   0.203   0.981  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>1)
     LUT6:I0->O            2   0.203   0.864  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>3 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>)
     LUT4:I0->O            1   0.203   0.000  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_195_o1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_195_o)
     FD:D                      0.102          MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
    ----------------------------------------
    Total                      6.157ns (1.568ns logic, 4.589ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SDMA1_Clk'
  Clock period: 9.007ns (frequency: 111.030MHz)
  Total number of paths / destination ports: 81813 / 2599
-------------------------------------------------------------------------
Delay:               9.007ns (Levels of Logic = 7)
  Source:            MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/WrPushCount_4 (FF)
  Destination:       MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2 (FF)
  Source Clock:      SDMA1_Clk rising
  Destination Clock: SDMA1_Clk rising

  Data Path: MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/WrPushCount_4 to MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   1.174  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/WrPushCount_4 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/WrPushCount_4)
     LUT5:I0->O            3   0.203   0.651  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/GND_92_o_WrPushCount[4]_equal_14_o<4>1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/GND_92_o_WrPushCount[4]_equal_14_o)
     LUT6:I5->O            1   0.205   0.580  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_rst_i1_1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/wr_rst_i1)
     LUT6:I5->O            8   0.205   0.803  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i3 (SDMA1_RX_Dst_Rdy)
     LUT6:I5->O           12   0.205   1.137  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length_Enc<2> (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length_Enc<2>)
     LUT6:I3->O            6   0.205   0.973  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/SDMA_RX_AddrLen_INC21 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/SDMA_RX_AddrLen_INC2)
     LUT6:I3->O            7   0.205   0.774  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/c1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/c)
     LUT3:I2->O            5   0.205   0.714  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/_n0181_inv1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/_n0181_inv)
     FDRE:CE                   0.322          MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_4
    ----------------------------------------
    Total                      9.007ns (2.202ns logic, 6.805ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SDMA_CTRL1_Clk'
  Clock period: 7.116ns (frequency: 140.521MHz)
  Total number of paths / destination ports: 1164 / 169
-------------------------------------------------------------------------
Delay:               7.116ns (Levels of Logic = 6)
  Source:            MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28 (FF)
  Destination:       MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/IP2Bus_Data_30 (FF)
  Source Clock:      SDMA_CTRL1_Clk rising
  Destination Clock: SDMA_CTRL1_Clk rising

  Data Path: MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28 to MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/IP2Bus_Data_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.788  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28)
     LUT6:I4->O            1   0.203   0.580  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/Mmux_SDMA_RegFile_Sel_Reg21 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/Mmux_SDMA_RegFile_Sel_Reg2)
     LUT6:I5->O           66   0.205   1.653  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/Mmux_SDMA_RegFile_Sel_Reg22 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/SDMA_RegFile_Sel_Reg<1>)
     RAM16X1S:A1->O        9   0.205   0.934  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_DMAC_RegFile[1].LUT_RAM (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/SDMA_RegFile_DO<1>)
     LUT5:I3->O            1   0.203   0.808  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/Mmux_GND_79_o_IPIC_RdDBus[0]_mux_2_OUT121 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/Mmux_GND_79_o_IPIC_RdDBus[0]_mux_2_OUT121)
     LUT6:I3->O            1   0.205   0.580  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/Mmux_GND_79_o_IPIC_RdDBus[0]_mux_2_OUT122 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/Mmux_GND_79_o_IPIC_RdDBus[0]_mux_2_OUT122)
     LUT2:I1->O            1   0.205   0.000  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/Mmux_GND_79_o_IPIC_RdDBus[0]_mux_2_OUT123 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/GND_79_o_IPIC_RdDBus[0]_mux_2_OUT<1>)
     FDR:D                     0.102          MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/IPIC_IF/IP2Bus_Data_30
    ----------------------------------------
    Total                      7.116ns (1.775ns logic, 5.341ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 969 / 425
-------------------------------------------------------------------------
Offset:              5.942ns (Levels of Logic = 5)
  Source:            SDMA1_TX_Dst_Rdy (PAD)
  Destination:       MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0 (FF)
  Destination Clock: MPMC_Clk0 rising

  Data Path: SDMA1_TX_Dst_Rdy to MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            2   0.203   0.617  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos12 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos1)
     LUT2:I1->O            2   0.205   0.961  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Neg1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_rdDataAck_Neg)
     LUT6:I1->O            1   0.203   0.684  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb1 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb)
     LUT6:I4->O            9   0.203   1.174  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb2 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p1_rd_en_i)
     LUT6:I1->O            8   0.203   0.802  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/Mxor_raddr_ce_xo<0>1 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_ce)
     FDSE:CE                   0.322          MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0
    ----------------------------------------
    Total                      5.942ns (1.704ns logic, 4.238ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL0_M_Clk'
  Total number of paths / destination ports: 269 / 218
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL (PAD)
  Destination:       MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1 (FF)
  Destination Clock: FSL0_M_Clk rising

  Data Path: MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL to MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          7   0.000   1.118  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p0_cmd_full_i)
     LUT5:I0->O           31   0.203   1.622  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_AddrAck1 (MCB_DDR3/NPI_AddrAck<0>)
     LUT6:I1->O            1   0.203   0.684  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2)
     LUT6:I4->O            2   0.203   0.617  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>5 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>)
     LUT4:I3->O            1   0.205   0.000  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_195_o1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_195_o)
     FD:D                      0.102          MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
    ----------------------------------------
    Total                      4.957ns (0.916ns logic, 4.041ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SDMA1_Clk'
  Total number of paths / destination ports: 11836 / 472
-------------------------------------------------------------------------
Offset:              8.006ns (Levels of Logic = 7)
  Source:            SDMA1_RX_SOP (PAD)
  Destination:       MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2 (FF)
  Destination Clock: SDMA1_Clk rising

  Data Path: SDMA1_RX_SOP to MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            3   0.203   0.755  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i)
     LUT6:I4->O            3   0.203   0.755  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i2 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i1)
     LUT6:I4->O            8   0.203   0.803  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/rx_dst_rdy_i3 (SDMA1_RX_Dst_Rdy)
     LUT6:I5->O           12   0.205   1.137  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length_Enc<2> (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/Length_Enc<2>)
     LUT6:I3->O            6   0.205   0.973  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/RX_WR_HANDLER_I/SDMA_RX_AddrLen_INC21 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/SDMA_RX_AddrLen_INC2)
     LUT6:I3->O            7   0.205   0.774  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/c1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/c)
     LUT3:I2->O            5   0.205   0.714  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/_n0181_inv1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/_n0181_inv)
     FDRE:CE                   0.322          MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_DATA_I/COMP_RX_ADDRESS_COUNTER/address_out_i_4
    ----------------------------------------
    Total                      8.006ns (2.096ns logic, 5.910ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SDMA_CTRL1_Clk'
  Total number of paths / destination ports: 73 / 73
-------------------------------------------------------------------------
Offset:              0.308ns (Levels of Logic = 1)
  Source:            DDR3_DQS_n<0> (PAD)
  Destination:       MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/master_id_31 (FF)
  Destination Clock: SDMA_CTRL1_Clk rising

  Data Path: DDR3_DQS_n<0> to MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/master_id_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I3->O            1   0.205   0.000  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/master_id_31_glue_rst (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/master_id_31_glue_rst)
     FD:D                      0.102          MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/master_id_31
    ----------------------------------------
    Total                      0.308ns (0.308ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 320 / 209
-------------------------------------------------------------------------
Offset:              3.829ns (Levels of Logic = 2)
  Source:            MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0 (FF)
  Destination:       MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDEN (PAD)
  Source Clock:      MPMC_Clk0 rising

  Data Path: MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0 to MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            23   0.447   1.382  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0)
     LUT5:I2->O            5   0.205   0.819  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/num_xfers_in_fifo_eq_zero<4>1 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/num_xfers_in_fifo_eq_zero)
     LUT5:I3->O            7   0.203   0.773  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/Mmux_PI_AddrAck11 (MCB_DDR3/NPI_AddrAck<1>)
    MCB:P1CMDEN                0.000          MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0
    ----------------------------------------
    Total                      3.829ns (0.855ns logic, 2.974ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL0_M_Clk'
  Total number of paths / destination ports: 73 / 47
-------------------------------------------------------------------------
Offset:              3.379ns (Levels of Logic = 2)
  Source:            MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (FF)
  Destination:       FSL0_B_M_Full (PAD)
  Source Clock:      FSL0_M_Clk rising

  Data Path: MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 to FSL0_B_M_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             54   0.447   1.802  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1)
     LUT6:I3->O            2   0.205   0.721  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Data_Read_B1 (MCB_DDR3/DUALXCL0_INST.dualxcl_0/data_read_b)
     LUT6:I4->O            0   0.203   0.000  MCB_DDR3/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/fsl_m_full_i1 (FSL0_B_M_Full)
    ----------------------------------------
    Total                      3.379ns (0.855ns logic, 2.524ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SDMA1_Clk'
  Total number of paths / destination ports: 667 / 78
-------------------------------------------------------------------------
Offset:              6.697ns (Levels of Logic = 5)
  Source:            MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/CS_FSM_FFd3 (FF)
  Destination:       MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1RDEN (PAD)
  Source Clock:      SDMA1_Clk rising

  Data Path: MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/CS_FSM_FFd3 to MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1RDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.447   1.420  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/CS_FSM_FFd3 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/CS_FSM_FFd3)
     LUT5:I1->O            2   0.203   0.721  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos11 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos11)
     LUT6:I4->O            2   0.203   0.617  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos12 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos1)
     LUT2:I1->O            2   0.205   0.961  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Neg1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_rdDataAck_Neg)
     LUT6:I1->O            1   0.203   0.684  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb1 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb)
     LUT6:I4->O            9   0.203   0.829  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb2 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p1_rd_en_i)
    MCB:P1RDEN                 0.000          MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0
    ----------------------------------------
    Total                      6.697ns (1.464ns logic, 5.233ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SDMA_CTRL1_Clk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 (FF)
  Destination:       SDMA_CTRL1_Sl_rdDBus<0> (PAD)
  Source Clock:      SDMA_CTRL1_Clk rising

  Data Path: MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 to SDMA_CTRL1_Sl_rdDBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.447   0.000  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/I_IPIF_BLK/I_SLAVE_ATTACHMENT/sl_rddbus_i_0)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2271 / 2135
-------------------------------------------------------------------------
Delay:               4.270ns (Levels of Logic = 4)
  Source:            SDMA1_TX_Dst_Rdy (PAD)
  Destination:       MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1RDEN (PAD)

  Data Path: SDMA1_TX_Dst_Rdy to MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1RDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            2   0.203   0.617  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos12 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Pos1)
     LUT2:I1->O            2   0.205   0.961  MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_RD_HANDLER_I/rdDataAck_Neg1 (MCB_DDR3/SDMA1_INST.mpmc_sdma_1/comp_sdma/DMA_CONTROL_I/TX_rdDataAck_Neg)
     LUT6:I1->O            1   0.203   0.684  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb1 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb)
     LUT6:I4->O            9   0.203   0.829  MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/pop_to_mcb2 (MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p1_rd_en_i)
    MCB:P1RDEN                 0.000          MCB_DDR3/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0
    ----------------------------------------
    Total                      4.270ns (1.179ns logic, 3.091ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock FSL0_M_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FSL0_M_Clk     |    6.157|         |         |         |
MPMC_Clk0      |    5.416|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MPMC_Clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FSL0_M_Clk     |    4.408|         |         |         |
MPMC_Clk0      |    7.234|         |         |         |
SDMA1_Clk      |    8.368|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SDMA1_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    6.181|         |         |         |
SDMA1_Clk      |    9.007|         |         |         |
SDMA_CTRL1_Clk |    6.776|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SDMA_CTRL1_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    3.510|         |         |         |
SDMA1_Clk      |    8.227|         |         |         |
SDMA_CTRL1_Clk |    7.116|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 49.29 secs
 
--> 


Total memory usage is 521784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1497 (   0 filtered)
Number of infos    :  128 (   0 filtered)

