Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/James/Desktop/iDriveSync/IDrive-Sync/spi/tb_spi_bonus_isim_par.exe -prj C:/Users/James/Desktop/iDriveSync/IDrive-Sync/spi/tb_spi_bonus_par.prj work.tb_spi_bonus work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/spi/netgen/par/spi_bonus_timesim.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/spi/tb_spi_bonus.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_RAMB16_S36_S36(WRITE_MODE_A="N...
Compiling module mux
Compiling module X_MUX2
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_LUT4(INIT=16'b0110010100000)
Compiling module X_BUFGMUX(LOC="BUFGMUX_X2Y10")
Compiling module X_INV(LOC="BUFGMUX_X2Y10")
Compiling module ffsrce
Compiling module X_FF
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_FF(INIT=1'b1,XON="FALSE")
Compiling module X_FF(INIT=1'b1)
Compiling module X_ONE
Compiling module X_ZERO
Compiling module spi_bonus
Compiling module tb_spi_bonus
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 369 Verilog Units
Built simulation executable C:/Users/James/Desktop/iDriveSync/IDrive-Sync/spi/tb_spi_bonus_isim_par.exe
Fuse Memory Usage: 41352 KB
Fuse CPU Usage: 1030 ms
