{"sha": "8f5d685581c011dd907c692b63b4e340a6de9b8d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGY1ZDY4NTU4MWMwMTFkZDkwN2M2OTJiNjNiNGUzNDBhNmRlOWI4ZA==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@cygnus.com", "date": "1998-11-05T03:30:29Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "1998-11-05T03:30:29Z"}, "message": "alpha.md (addsi3, subsi3): Expand to a DImode temporary so as to expose this midpoint to CSE.\n\n        * alpha.md (addsi3, subsi3): Expand to a DImode temporary so as\n        to expose this midpoint to CSE.\n\nFrom-SVN: r23536", "tree": {"sha": "8e7f300ade1a9add45b85d4c56d2b70473f46910", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8e7f300ade1a9add45b85d4c56d2b70473f46910"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8f5d685581c011dd907c692b63b4e340a6de9b8d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8f5d685581c011dd907c692b63b4e340a6de9b8d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8f5d685581c011dd907c692b63b4e340a6de9b8d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8f5d685581c011dd907c692b63b4e340a6de9b8d/comments", "author": null, "committer": null, "parents": [{"sha": "4ba687c8587c546282a45d669dcb30653be79b25", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4ba687c8587c546282a45d669dcb30653be79b25", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4ba687c8587c546282a45d669dcb30653be79b25"}], "stats": {"total": 23, "additions": 15, "deletions": 8}, "files": [{"sha": "f851757cb8b0a87cfbf4a4054d8be8eb7d7f0ab3", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8f5d685581c011dd907c692b63b4e340a6de9b8d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8f5d685581c011dd907c692b63b4e340a6de9b8d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8f5d685581c011dd907c692b63b4e340a6de9b8d", "patch": "@@ -1,3 +1,8 @@\n+Thu Nov  5 03:29:19 1998  Richard Henderson  <rth@cygnus.com>\n+\n+\t* alpha.md (addsi3, subsi3): Expand to a DImode temporary so as\n+\tto expose this midpoint to CSE.\n+\n Thu Nov  5 03:42:54 1998  David S. Miller  <davem@pierdol.cobaltmicro.com>\n \n \t* config/sparc/sparc.md (movdf_const_intreg_sp64): Enable again."}, {"sha": "c88497e3b358fefaa583bc6d63dedc2331da2ff5", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 10, "deletions": 8, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8f5d685581c011dd907c692b63b4e340a6de9b8d/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8f5d685581c011dd907c692b63b4e340a6de9b8d/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=8f5d685581c011dd907c692b63b4e340a6de9b8d", "patch": "@@ -426,10 +426,11 @@\n \t\t (match_operand:SI 2 \"add_operand\" \"\")))]\n   \"\"\n   \"\n-{ emit_insn (gen_rtx_SET (VOIDmode, gen_lowpart (DImode, operands[0]),\n-\t\t\t  gen_rtx_PLUS (DImode,\n-\t\t\t\t\tgen_lowpart (DImode, operands[1]),\n-\t\t\t\t\tgen_lowpart (DImode, operands[2]))));\n+{\n+  rtx tmp = gen_reg_rtx (DImode);\n+  emit_insn (gen_adddi3 (tmp, gen_lowpart (DImode, operands[1]),\n+\t\t\t gen_lowpart (DImode, operands[2])));\n+  emit_move_insn (operands[0], gen_lowpart (SImode, tmp));\n   DONE;\n } \")\n \n@@ -712,10 +713,11 @@\n \t\t  (match_operand:SI 2 \"reg_or_8bit_operand\" \"\")))]\n   \"\"\n   \"\n-{ emit_insn (gen_rtx_SET (VOIDmode, gen_lowpart (DImode, operands[0]),\n-\t\t\t  gen_rtx_MINUS (DImode,\n-\t\t\t\t\t gen_lowpart (DImode, operands[1]),\n-\t\t\t\t\t gen_lowpart (DImode, operands[2]))));\n+{\n+  rtx tmp = gen_reg_rtx (DImode);\n+  emit_insn (gen_subdi3 (tmp, gen_lowpart (DImode, operands[1]),\n+\t\t\t gen_lowpart (DImode, operands[2])));\n+  emit_move_insn (operands[0], gen_lowpart (SImode, tmp));\n   DONE;\n } \")\n "}]}