{"Source Block": ["oh/elink/hdl/erx_arbiter.v@107:117@HdlStmAssign", "   //####################################\n   //Wait Signals\n   //####################################   \n   \n   assign rx_rd_wait    = rxrd_wait;\n   assign rx_wr_wait    = rxwr_wait | (rxrr_wait & rxrr_access);\n   assign edma_wait     = rxrd_wait | emmu_read;\n   assign ecfg_wait     = erx_rr_access |\n\t\t\t  rxrr_wait     |\n\t\t\t  rxwr_wait;\n   \n"], "Clone Blocks": [["oh/elink/hdl/erx_arbiter.v@109:121", "   //####################################   \n   \n   assign rx_rd_wait    = rxrd_wait;\n   assign rx_wr_wait    = rxwr_wait | (rxrr_wait & rxrr_access);\n   assign edma_wait     = rxrd_wait | emmu_read;\n   assign ecfg_wait     = erx_rr_access |\n\t\t\t  rxrr_wait     |\n\t\t\t  rxwr_wait;\n   \nendmodule // erx_arbiter\n\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\" \"../../emesh/hdl\")\n"], ["oh/elink/hdl/erx_arbiter.v@108:118", "   //Wait Signals\n   //####################################   \n   \n   assign rx_rd_wait    = rxrd_wait;\n   assign rx_wr_wait    = rxwr_wait | (rxrr_wait & rxrr_access);\n   assign edma_wait     = rxrd_wait | emmu_read;\n   assign ecfg_wait     = erx_rr_access |\n\t\t\t  rxrr_wait     |\n\t\t\t  rxwr_wait;\n   \nendmodule // erx_arbiter\n"], ["oh/elink/hdl/erx_arbiter.v@106:116", "   \n   //####################################\n   //Wait Signals\n   //####################################   \n   \n   assign rx_rd_wait    = rxrd_wait;\n   assign rx_wr_wait    = rxwr_wait | (rxrr_wait & rxrr_access);\n   assign edma_wait     = rxrd_wait | emmu_read;\n   assign ecfg_wait     = erx_rr_access |\n\t\t\t  rxrr_wait     |\n\t\t\t  rxwr_wait;\n"]], "Diff Content": {"Delete": [[112, "   assign rx_wr_wait    = rxwr_wait | (rxrr_wait & rxrr_access);\n"]], "Add": [[112, "   assign rx_wr_wait    = rxwr_wait | \n"], [112, "\t\t\t  rxrr_wait;\n"]]}}