###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 15:55:45 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   gout              (v) checked with  leading edge of 'ideal_clock'
Beginpoint: gout_sel_reg_0_/Q (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.145
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                     |             |                  |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------------+-------+-------+---------+----------| 
     |                     | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.288 | 
     | CTS_ccl_a_buf_00008 |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.287 | 
     | CTS_ccl_a_buf_00008 | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.251 | 
     | CTS_ccl_a_buf_00003 |             | CKBD5BWP40       | 0.037 | 0.005 |  -0.091 |   -0.246 | 
     | CTS_ccl_a_buf_00003 | I ^ -> Z ^  | CKBD5BWP40       | 0.068 | 0.054 |  -0.036 |   -0.192 | 
     | gout_sel_reg_0_     |             | EDFCNQD0BWP40    | 0.068 | 0.001 |  -0.036 |   -0.191 | 
     | gout_sel_reg_0_     | CP ^ -> Q v | EDFCNQD0BWP40    | 0.032 | 0.121 |   0.085 |   -0.070 | 
     | U323                |             | CKAN2D2BWP40     | 0.032 | 0.000 |   0.085 |   -0.070 | 
     | U323                | A1 v -> Z v | CKAN2D2BWP40     | 0.054 | 0.057 |   0.142 |   -0.013 | 
     |                     |             | pe_tile_new_unq1 | 0.054 | 0.003 |   0.145 |   -0.010 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.304 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.303 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.267 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40     | 0.051 | 0.013 |  -0.082 |   -0.254 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.050 | 0.055 |  -0.027 |   -0.199 | 
     | sb_wide/out_2_4_id1_reg_3_             |             | DFQD0BWP40       | 0.050 | 0.000 |  -0.027 |   -0.199 | 
     | sb_wide/out_2_4_id1_reg_3_             | CP ^ -> Q v | DFQD0BWP40       | 0.029 | 0.108 |   0.081 |   -0.091 | 
     | sb_wide/U1632                          |             | AO22D4BWP40      | 0.029 | 0.000 |   0.081 |   -0.091 | 
     | sb_wide/U1632                          | A2 v -> Z v | AO22D4BWP40      | 0.077 | 0.062 |   0.143 |   -0.029 | 
     |                                        |             | pe_tile_new_unq1 | 0.086 | 0.019 |   0.162 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.305 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.304 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.269 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.005 |  -0.091 |   -0.263 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.068 | 0.054 |  -0.036 |   -0.209 | 
     | sb_1b/out_0_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.068 | 0.004 |  -0.033 |   -0.205 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.024 | 0.118 |   0.085 |   -0.087 | 
     | sb_1b/U78                |             | MUX2D1BWP40      | 0.024 | 0.000 |   0.085 |   -0.087 | 
     | sb_1b/U78                | I1 v -> Z v | MUX2D1BWP40      | 0.073 | 0.077 |   0.162 |   -0.010 | 
     |                          |             | pe_tile_new_unq1 | 0.073 | 0.000 |   0.163 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.305 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.304 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.268 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.252 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.201 | 
     | sb_wide/out_3_2_id1_reg_4_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.201 | 
     | sb_wide/out_3_2_id1_reg_4_             | CP ^ -> Q v | DFQD0BWP40       | 0.020 | 0.099 |   0.070 |   -0.102 | 
     | sb_wide/U489                           |             | AO22D2BWP40      | 0.020 | 0.000 |   0.070 |   -0.102 | 
     | sb_wide/U489                           | A2 v -> Z v | AO22D2BWP40      | 0.096 | 0.090 |   0.160 |   -0.013 | 
     |                                        |             | pe_tile_new_unq1 | 0.096 | 0.003 |   0.163 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.305 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.304 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.268 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.252 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.201 | 
     | sb_wide/out_3_2_id1_reg_0_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.201 | 
     | sb_wide/out_3_2_id1_reg_0_             | CP ^ -> Q v | DFQD0BWP40       | 0.021 | 0.100 |   0.071 |   -0.101 | 
     | sb_wide/U732                           |             | AO22D2BWP40      | 0.021 | 0.000 |   0.071 |   -0.101 | 
     | sb_wide/U732                           | A2 v -> Z v | AO22D2BWP40      | 0.094 | 0.089 |   0.161 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.094 | 0.002 |   0.163 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.305 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.268 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.252 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.202 | 
     | sb_wide/out_3_2_id1_reg_10_            |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.202 | 
     | sb_wide/out_3_2_id1_reg_10_            | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.100 |   0.072 |   -0.101 | 
     | sb_wide/U468                           |             | AO22D2BWP40      | 0.022 | 0.000 |   0.072 |   -0.101 | 
     | sb_wide/U468                           | A2 v -> Z v | AO22D2BWP40      | 0.094 | 0.089 |   0.162 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.094 | 0.002 |   0.164 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD4BWP40     | 0.051 | 0.013 |  -0.081 |   -0.255 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.038 | 0.050 |  -0.031 |   -0.206 | 
     | sb_wide/out_0_1_id1_reg_8_             |             | DFQD0BWP40       | 0.038 | 0.000 |  -0.031 |   -0.205 | 
     | sb_wide/out_0_1_id1_reg_8_             | CP ^ -> Q v | DFQD0BWP40       | 0.021 | 0.099 |   0.068 |   -0.106 | 
     | sb_wide/U678                           |             | AO22D2BWP40      | 0.021 | 0.000 |   0.068 |   -0.106 | 
     | sb_wide/U678                           | A2 v -> Z v | AO22D2BWP40      | 0.112 | 0.088 |   0.156 |   -0.018 | 
     |                                        |             | pe_tile_new_unq1 | 0.113 | 0.008 |   0.164 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.253 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.203 | 
     | sb_wide/out_3_2_id1_reg_5_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.202 | 
     | sb_wide/out_3_2_id1_reg_5_             | CP ^ -> Q v | DFQD0BWP40       | 0.021 | 0.100 |   0.072 |   -0.103 | 
     | sb_wide/U484                           |             | AO22D2BWP40      | 0.021 | 0.000 |   0.072 |   -0.103 | 
     | sb_wide/U484                           | A2 v -> Z v | AO22D2BWP40      | 0.095 | 0.090 |   0.162 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.095 | 0.002 |   0.164 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.253 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.203 | 
     | sb_wide/out_3_2_id1_reg_1_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.202 | 
     | sb_wide/out_3_2_id1_reg_1_             | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.100 |   0.072 |   -0.102 | 
     | sb_wide/U504                           |             | AO22D2BWP40      | 0.022 | 0.000 |   0.072 |   -0.102 | 
     | sb_wide/U504                           | A2 v -> Z v | AO22D2BWP40      | 0.095 | 0.090 |   0.162 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.095 | 0.002 |   0.164 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40     | 0.051 | 0.013 |  -0.082 |   -0.256 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.050 | 0.055 |  -0.027 |   -0.202 | 
     | sb_wide/out_2_4_id1_reg_15_            |             | DFQD0BWP40       | 0.050 | 0.000 |  -0.027 |   -0.201 | 
     | sb_wide/out_2_4_id1_reg_15_            | CP ^ -> Q v | DFQD0BWP40       | 0.029 | 0.107 |   0.080 |   -0.094 | 
     | sb_wide/U1644                          |             | AO22D4BWP40      | 0.029 | 0.000 |   0.080 |   -0.094 | 
     | sb_wide/U1644                          | A2 v -> Z v | AO22D4BWP40      | 0.077 | 0.063 |   0.143 |   -0.031 | 
     |                                        |             | pe_tile_new_unq1 | 0.089 | 0.021 |   0.164 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.269 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.253 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.203 | 
     | sb_wide/out_3_2_id1_reg_14_            |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.203 | 
     | sb_wide/out_3_2_id1_reg_14_            | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.100 |   0.072 |   -0.102 | 
     | sb_wide/U450                           |             | AO22D2BWP40      | 0.022 | 0.000 |   0.072 |   -0.102 | 
     | sb_wide/U450                           | A2 v -> Z v | AO22D2BWP40      | 0.094 | 0.090 |   0.162 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.094 | 0.002 |   0.164 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.270 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.254 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.045 | 0.054 |  -0.025 |   -0.200 | 
     | sb_wide/out_1_4_id1_reg_11_            |             | DFQD0BWP40       | 0.045 | 0.001 |  -0.025 |   -0.200 | 
     | sb_wide/out_1_4_id1_reg_11_            | CP ^ -> Q v | DFQD0BWP40       | 0.029 | 0.106 |   0.081 |   -0.094 | 
     | sb_wide/U1722                          |             | AO22D4BWP40      | 0.029 | 0.000 |   0.081 |   -0.094 | 
     | sb_wide/U1722                          | A2 v -> Z v | AO22D4BWP40      | 0.080 | 0.068 |   0.150 |   -0.026 | 
     |                                        |             | pe_tile_new_unq1 | 0.086 | 0.016 |   0.165 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.255 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.204 | 
     | sb_wide/out_3_2_id1_reg_15_            |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.204 | 
     | sb_wide/out_3_2_id1_reg_15_            | CP ^ -> Q v | DFQD0BWP40       | 0.023 | 0.101 |   0.073 |   -0.103 | 
     | sb_wide/U804                           |             | AO22D2BWP40      | 0.023 | 0.000 |   0.073 |   -0.103 | 
     | sb_wide/U804                           | A2 v -> Z v | AO22D2BWP40      | 0.096 | 0.091 |   0.163 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.096 | 0.002 |   0.166 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD4BWP40     | 0.051 | 0.013 |  -0.081 |   -0.257 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.038 | 0.050 |  -0.031 |   -0.208 | 
     | sb_wide/out_0_1_id1_reg_7_             |             | DFQD0BWP40       | 0.038 | 0.000 |  -0.031 |   -0.207 | 
     | sb_wide/out_0_1_id1_reg_7_             | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.100 |   0.069 |   -0.107 | 
     | sb_wide/U614                           |             | AO22D2BWP40      | 0.022 | 0.000 |   0.069 |   -0.107 | 
     | sb_wide/U614                           | A2 v -> Z v | AO22D2BWP40      | 0.112 | 0.090 |   0.159 |   -0.017 | 
     |                                        |             | pe_tile_new_unq1 | 0.112 | 0.007 |   0.166 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.309 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.308 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.272 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.005 |  -0.091 |   -0.267 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.068 | 0.054 |  -0.036 |   -0.212 | 
     | sb_1b/out_0_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.068 | 0.004 |  -0.032 |   -0.208 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.028 | 0.121 |   0.089 |   -0.087 | 
     | sb_1b/U71                |             | MUX2D1BWP40      | 0.028 | 0.000 |   0.089 |   -0.087 | 
     | sb_1b/U71                | I1 v -> Z v | MUX2D1BWP40      | 0.071 | 0.076 |   0.166 |   -0.010 | 
     |                          |             | pe_tile_new_unq1 | 0.071 | 0.000 |   0.166 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.255 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.045 | 0.054 |  -0.025 |   -0.201 | 
     | sb_wide/out_1_4_id1_reg_9_             |             | DFQD0BWP40       | 0.045 | 0.000 |  -0.025 |   -0.201 | 
     | sb_wide/out_1_4_id1_reg_9_             | CP ^ -> Q v | DFQD0BWP40       | 0.031 | 0.108 |   0.083 |   -0.093 | 
     | sb_wide/U1720                          |             | AO22D4BWP40      | 0.031 | 0.000 |   0.083 |   -0.093 | 
     | sb_wide/U1720                          | A2 v -> Z v | AO22D4BWP40      | 0.078 | 0.068 |   0.151 |   -0.025 | 
     |                                        |             | pe_tile_new_unq1 | 0.084 | 0.015 |   0.166 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.309 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.308 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.272 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.005 |  -0.091 |   -0.267 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.068 | 0.054 |  -0.036 |   -0.213 | 
     | sb_1b/out_0_1_id1_reg_0_ |             | EDFQD0BWP40      | 0.068 | 0.003 |  -0.033 |   -0.209 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.028 | 0.121 |   0.088 |   -0.088 | 
     | sb_1b/U90                |             | MUX2D1BWP40      | 0.028 | 0.000 |   0.088 |   -0.088 | 
     | sb_1b/U90                | I1 v -> Z v | MUX2D1BWP40      | 0.073 | 0.078 |   0.166 |   -0.010 | 
     |                          |             | pe_tile_new_unq1 | 0.073 | 0.000 |   0.166 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.271 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD4BWP40     | 0.051 | 0.013 |  -0.081 |   -0.258 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.038 | 0.050 |  -0.031 |   -0.208 | 
     | sb_wide/out_0_1_id1_reg_1_             |             | DFQD0BWP40       | 0.038 | 0.000 |  -0.031 |   -0.208 | 
     | sb_wide/out_0_1_id1_reg_1_             | CP ^ -> Q v | DFQD0BWP40       | 0.021 | 0.099 |   0.068 |   -0.109 | 
     | sb_wide/U718                           |             | AO22D2BWP40      | 0.021 | 0.000 |   0.068 |   -0.109 | 
     | sb_wide/U718                           | A2 v -> Z v | AO22D2BWP40      | 0.115 | 0.090 |   0.158 |   -0.019 | 
     |                                        |             | pe_tile_new_unq1 | 0.116 | 0.008 |   0.167 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_8_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_8_             | CP ^ -> Q v | DFQD0BWP40       | 0.023 | 0.101 |   0.073 |   -0.104 | 
     | sb_wide/U476                           |             | AO22D2BWP40      | 0.023 | 0.000 |   0.073 |   -0.104 | 
     | sb_wide/U476                           | A2 v -> Z v | AO22D2BWP40      | 0.096 | 0.091 |   0.164 |   -0.013 | 
     |                                        |             | pe_tile_new_unq1 | 0.096 | 0.003 |   0.167 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.256 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.045 | 0.054 |  -0.025 |   -0.202 | 
     | sb_wide/out_1_4_id1_reg_0_             |             | DFQD0BWP40       | 0.045 | 0.000 |  -0.025 |   -0.202 | 
     | sb_wide/out_1_4_id1_reg_0_             | CP ^ -> Q v | DFQD0BWP40       | 0.032 | 0.108 |   0.083 |   -0.094 | 
     | sb_wide/U1711                          |             | AO22D4BWP40      | 0.032 | 0.000 |   0.083 |   -0.094 | 
     | sb_wide/U1711                          | A2 v -> Z v | AO22D4BWP40      | 0.081 | 0.064 |   0.147 |   -0.030 | 
     |                                        |             | pe_tile_new_unq1 | 0.090 | 0.020 |   0.167 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.206 | 
     | sb_wide/out_3_2_id1_reg_2_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.205 | 
     | sb_wide/out_3_2_id1_reg_2_             | CP ^ -> Q v | DFQD0BWP40       | 0.023 | 0.101 |   0.073 |   -0.104 | 
     | sb_wide/U498                           |             | AO22D2BWP40      | 0.023 | 0.000 |   0.073 |   -0.104 | 
     | sb_wide/U498                           | A2 v -> Z v | AO22D2BWP40      | 0.096 | 0.091 |   0.164 |   -0.013 | 
     |                                        |             | pe_tile_new_unq1 | 0.096 | 0.003 |   0.167 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD4BWP40     | 0.051 | 0.013 |  -0.081 |   -0.259 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.038 | 0.050 |  -0.031 |   -0.209 | 
     | sb_wide/out_0_1_id1_reg_5_             |             | DFQD0BWP40       | 0.038 | 0.001 |  -0.031 |   -0.209 | 
     | sb_wide/out_0_1_id1_reg_5_             | CP ^ -> Q v | DFQD0BWP40       | 0.023 | 0.100 |   0.069 |   -0.108 | 
     | sb_wide/U656                           |             | AO22D2BWP40      | 0.023 | 0.000 |   0.069 |   -0.108 | 
     | sb_wide/U656                           | A2 v -> Z v | AO22D2BWP40      | 0.113 | 0.091 |   0.160 |   -0.017 | 
     |                                        |             | pe_tile_new_unq1 | 0.114 | 0.007 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.257 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.206 | 
     | sb_wide/out_3_2_id1_reg_3_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.206 | 
     | sb_wide/out_3_2_id1_reg_3_             | CP ^ -> Q v | DFQD0BWP40       | 0.025 | 0.102 |   0.074 |   -0.104 | 
     | sb_wide/U493                           |             | AO22D2BWP40      | 0.025 | 0.000 |   0.074 |   -0.104 | 
     | sb_wide/U493                           | A2 v -> Z v | AO22D2BWP40      | 0.098 | 0.091 |   0.165 |   -0.013 | 
     |                                        |             | pe_tile_new_unq1 | 0.099 | 0.003 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.272 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40     | 0.051 | 0.013 |  -0.082 |   -0.260 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.050 | 0.055 |  -0.027 |   -0.205 | 
     | sb_wide/out_2_4_id1_reg_6_             |             | DFQD0BWP40       | 0.050 | 0.000 |  -0.027 |   -0.205 | 
     | sb_wide/out_2_4_id1_reg_6_             | CP ^ -> Q v | DFQD0BWP40       | 0.035 | 0.110 |   0.083 |   -0.095 | 
     | sb_wide/U1635                          |             | AO22D4BWP40      | 0.035 | 0.000 |   0.083 |   -0.095 | 
     | sb_wide/U1635                          | A2 v -> Z v | AO22D4BWP40      | 0.077 | 0.065 |   0.148 |   -0.030 | 
     |                                        |             | pe_tile_new_unq1 | 0.087 | 0.020 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.257 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.207 | 
     | sb_wide/out_3_2_id1_reg_9_             |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.206 | 
     | sb_wide/out_3_2_id1_reg_9_             | CP ^ -> Q v | DFQD0BWP40       | 0.027 | 0.102 |   0.074 |   -0.104 | 
     | sb_wide/U472                           |             | AO22D2BWP40      | 0.027 | 0.000 |   0.074 |   -0.104 | 
     | sb_wide/U472                           | A2 v -> Z v | AO22D2BWP40      | 0.095 | 0.092 |   0.166 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.095 | 0.002 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.257 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.207 | 
     | sb_wide/out_3_2_id1_reg_12_            |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.206 | 
     | sb_wide/out_3_2_id1_reg_12_            | CP ^ -> Q v | DFQD0BWP40       | 0.025 | 0.102 |   0.074 |   -0.104 | 
     | sb_wide/U459                           |             | AO22D2BWP40      | 0.025 | 0.000 |   0.074 |   -0.104 | 
     | sb_wide/U459                           | A2 v -> Z v | AO22D2BWP40      | 0.096 | 0.092 |   0.166 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.096 | 0.002 |   0.168 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.273 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40     | 0.047 | 0.005 |  -0.089 |   -0.268 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.059 |  -0.031 |   -0.209 | 
     | sb_wide/out_2_1_id1_reg_4_             |             | DFQD0BWP40       | 0.067 | 0.001 |  -0.030 |   -0.209 | 
     | sb_wide/out_2_1_id1_reg_4_             | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.106 |   0.076 |   -0.102 | 
     | sb_wide/U1683                          |             | AO22D2BWP40      | 0.022 | 0.000 |   0.076 |   -0.102 | 
     | sb_wide/U1683                          | A2 v -> Z v | AO22D2BWP40      | 0.098 | 0.089 |   0.165 |   -0.013 | 
     |                                        |             | pe_tile_new_unq1 | 0.098 | 0.003 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD4BWP40     | 0.051 | 0.013 |  -0.081 |   -0.260 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.038 | 0.050 |  -0.031 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_15_            |             | DFQD0BWP40       | 0.038 | 0.000 |  -0.031 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_15_            | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.100 |   0.069 |   -0.110 | 
     | sb_wide/U830                           |             | AO22D2BWP40      | 0.022 | 0.000 |   0.069 |   -0.110 | 
     | sb_wide/U830                           | A2 v -> Z v | AO22D2BWP40      | 0.116 | 0.090 |   0.159 |   -0.020 | 
     |                                        |             | pe_tile_new_unq1 | 0.118 | 0.010 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.310 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD4BWP40     | 0.051 | 0.013 |  -0.081 |   -0.260 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.038 | 0.050 |  -0.031 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_14_            |             | DFQD0BWP40       | 0.038 | 0.000 |  -0.031 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_14_            | CP ^ -> Q v | DFQD0BWP40       | 0.023 | 0.100 |   0.069 |   -0.110 | 
     | sb_wide/U589                           |             | AO22D2BWP40      | 0.023 | 0.000 |   0.069 |   -0.110 | 
     | sb_wide/U589                           | A2 v -> Z v | AO22D2BWP40      | 0.116 | 0.090 |   0.160 |   -0.019 | 
     |                                        |             | pe_tile_new_unq1 | 0.118 | 0.009 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.310 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.275 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40     | 0.037 | 0.005 |  -0.091 |   -0.270 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.049 | 0.052 |  -0.039 |   -0.219 | 
     | sb_wide/out_2_2_id1_reg_12_            |             | DFQD0BWP40       | 0.049 | 0.001 |  -0.039 |   -0.218 | 
     | sb_wide/out_2_2_id1_reg_12_            | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.102 |   0.064 |   -0.116 | 
     | sb_wide/U1675                          |             | AO22D2BWP40      | 0.022 | 0.000 |   0.064 |   -0.116 | 
     | sb_wide/U1675                          | A2 v -> Z v | AO22D2BWP40      | 0.129 | 0.092 |   0.156 |   -0.024 | 
     |                                        |             | pe_tile_new_unq1 | 0.132 | 0.014 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.310 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.275 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40     | 0.037 | 0.005 |  -0.091 |   -0.270 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.049 | 0.052 |  -0.039 |   -0.219 | 
     | sb_wide/out_2_2_id1_reg_14_            |             | DFQD0BWP40       | 0.049 | 0.001 |  -0.039 |   -0.218 | 
     | sb_wide/out_2_2_id1_reg_14_            | CP ^ -> Q v | DFQD0BWP40       | 0.025 | 0.103 |   0.064 |   -0.115 | 
     | sb_wide/U1677                          |             | AO22D2BWP40      | 0.025 | 0.000 |   0.064 |   -0.115 | 
     | sb_wide/U1677                          | A2 v -> Z v | AO22D2BWP40      | 0.130 | 0.091 |   0.156 |   -0.024 | 
     |                                        |             | pe_tile_new_unq1 | 0.132 | 0.014 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.258 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.045 | 0.054 |  -0.025 |   -0.204 | 
     | sb_wide/out_1_4_id1_reg_12_            |             | DFQD0BWP40       | 0.045 | 0.001 |  -0.024 |   -0.204 | 
     | sb_wide/out_1_4_id1_reg_12_            | CP ^ -> Q v | DFQD0BWP40       | 0.036 | 0.110 |   0.085 |   -0.094 | 
     | sb_wide/U1723                          |             | AO22D4BWP40      | 0.036 | 0.000 |   0.085 |   -0.094 | 
     | sb_wide/U1723                          | A2 v -> Z v | AO22D4BWP40      | 0.082 | 0.069 |   0.154 |   -0.025 | 
     |                                        |             | pe_tile_new_unq1 | 0.087 | 0.015 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40     | 0.047 | 0.005 |  -0.089 |   -0.269 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.051 | 0.054 |  -0.035 |   -0.214 | 
     | sb_wide/out_2_0_id1_reg_3_             |             | DFQD0BWP40       | 0.051 | 0.000 |  -0.035 |   -0.214 | 
     | sb_wide/out_2_0_id1_reg_3_             | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.102 |   0.068 |   -0.112 | 
     | sb_wide/U1698                          |             | AO22D2BWP40      | 0.022 | 0.000 |   0.068 |   -0.112 | 
     | sb_wide/U1698                          | A2 v -> Z v | AO22D2BWP40      | 0.113 | 0.096 |   0.163 |   -0.016 | 
     |                                        |             | pe_tile_new_unq1 | 0.113 | 0.006 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.258 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.045 | 0.054 |  -0.025 |   -0.204 | 
     | sb_wide/out_1_4_id1_reg_15_            |             | DFQD0BWP40       | 0.045 | 0.000 |  -0.025 |   -0.204 | 
     | sb_wide/out_1_4_id1_reg_15_            | CP ^ -> Q v | DFQD0BWP40       | 0.036 | 0.109 |   0.084 |   -0.095 | 
     | sb_wide/U1726                          |             | AO22D4BWP40      | 0.036 | 0.000 |   0.084 |   -0.095 | 
     | sb_wide/U1726                          | A2 v -> Z v | AO22D4BWP40      | 0.081 | 0.069 |   0.153 |   -0.026 | 
     |                                        |             | pe_tile_new_unq1 | 0.087 | 0.016 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.275 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40     | 0.037 | 0.006 |  -0.090 |   -0.269 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.049 | 0.051 |  -0.039 |   -0.218 | 
     | sb_wide/out_2_3_id1_reg_12_            |             | DFQD0BWP40       | 0.049 | 0.001 |  -0.039 |   -0.218 | 
     | sb_wide/out_2_3_id1_reg_12_            | CP ^ -> Q v | DFQD0BWP40       | 0.027 | 0.105 |   0.067 |   -0.113 | 
     | sb_wide/U1658                          |             | AO22D2BWP40      | 0.027 | 0.000 |   0.067 |   -0.113 | 
     | sb_wide/U1658                          | A2 v -> Z v | AO22D2BWP40      | 0.136 | 0.085 |   0.152 |   -0.027 | 
     |                                        |             | pe_tile_new_unq1 | 0.140 | 0.017 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD4BWP40     | 0.051 | 0.013 |  -0.081 |   -0.261 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.038 | 0.050 |  -0.031 |   -0.211 | 
     | sb_wide/out_0_1_id1_reg_6_             |             | DFQD0BWP40       | 0.038 | 0.000 |  -0.031 |   -0.210 | 
     | sb_wide/out_0_1_id1_reg_6_             | CP ^ -> Q v | DFQD0BWP40       | 0.024 | 0.101 |   0.070 |   -0.109 | 
     | sb_wide/U768                           |             | AO22D2BWP40      | 0.024 | 0.000 |   0.070 |   -0.109 | 
     | sb_wide/U768                           | A2 v -> Z v | AO22D2BWP40      | 0.114 | 0.091 |   0.162 |   -0.018 | 
     |                                        |             | pe_tile_new_unq1 | 0.115 | 0.008 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.275 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD2BWP40     | 0.037 | 0.006 |  -0.090 |   -0.269 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.057 |  -0.033 |   -0.212 | 
     | sb_wide/out_0_3_id1_reg_12_            |             | DFQD0BWP40       | 0.067 | 0.001 |  -0.032 |   -0.212 | 
     | sb_wide/out_0_3_id1_reg_12_            | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.106 |   0.074 |   -0.106 | 
     | sb_wide/U558                           |             | AO22D2BWP40      | 0.022 | 0.000 |   0.074 |   -0.106 | 
     | sb_wide/U558                           | A2 v -> Z v | AO22D2BWP40      | 0.115 | 0.088 |   0.162 |   -0.018 | 
     |                                        |             | pe_tile_new_unq1 | 0.116 | 0.008 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.275 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40     | 0.037 | 0.005 |  -0.091 |   -0.270 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.049 | 0.052 |  -0.039 |   -0.219 | 
     | sb_wide/out_2_2_id1_reg_15_            |             | DFQD0BWP40       | 0.049 | 0.001 |  -0.039 |   -0.218 | 
     | sb_wide/out_2_2_id1_reg_15_            | CP ^ -> Q v | DFQD0BWP40       | 0.020 | 0.101 |   0.063 |   -0.117 | 
     | sb_wide/U1678                          |             | AO22D2BWP40      | 0.020 | 0.000 |   0.063 |   -0.117 | 
     | sb_wide/U1678                          | A2 v -> Z v | AO22D2BWP40      | 0.134 | 0.092 |   0.154 |   -0.025 | 
     |                                        |             | pe_tile_new_unq1 | 0.138 | 0.015 |   0.169 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.274 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40     | 0.047 | 0.005 |  -0.089 |   -0.269 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.059 |  -0.031 |   -0.210 | 
     | sb_wide/out_2_1_id1_reg_3_             |             | DFQD0BWP40       | 0.067 | 0.000 |  -0.030 |   -0.210 | 
     | sb_wide/out_2_1_id1_reg_3_             | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.106 |   0.076 |   -0.104 | 
     | sb_wide/U1682                          |             | AO22D2BWP40      | 0.022 | 0.000 |   0.076 |   -0.104 | 
     | sb_wide/U1682                          | A2 v -> Z v | AO22D2BWP40      | 0.100 | 0.090 |   0.166 |   -0.013 | 
     |                                        |             | pe_tile_new_unq1 | 0.100 | 0.003 |   0.170 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.276 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.005 |  -0.091 |   -0.270 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.068 | 0.054 |  -0.036 |   -0.216 | 
     | sb_1b/out_0_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.068 | 0.004 |  -0.033 |   -0.212 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.032 | 0.123 |   0.090 |   -0.089 | 
     | sb_1b/U84                |             | MUX2D1BWP40      | 0.032 | 0.000 |   0.090 |   -0.089 | 
     | sb_1b/U84                | I1 v -> Z v | MUX2D1BWP40      | 0.073 | 0.079 |   0.169 |   -0.010 | 
     |                          |             | pe_tile_new_unq1 | 0.073 | 0.000 |   0.170 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.208 | 
     | sb_wide/out_3_2_id1_reg_11_            |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.208 | 
     | sb_wide/out_3_2_id1_reg_11_            | CP ^ -> Q v | DFQD0BWP40       | 0.029 | 0.105 |   0.076 |   -0.103 | 
     | sb_wide/U464                           |             | AO22D2BWP40      | 0.029 | 0.000 |   0.076 |   -0.103 | 
     | sb_wide/U464                           | A2 v -> Z v | AO22D2BWP40      | 0.094 | 0.091 |   0.168 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.094 | 0.002 |   0.170 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.312 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.311 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.276 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40     | 0.037 | 0.005 |  -0.091 |   -0.271 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.049 | 0.052 |  -0.039 |   -0.219 | 
     | sb_wide/out_2_2_id1_reg_0_             |             | DFQD0BWP40       | 0.049 | 0.001 |  -0.039 |   -0.219 | 
     | sb_wide/out_2_2_id1_reg_0_             | CP ^ -> Q v | DFQD0BWP40       | 0.025 | 0.105 |   0.066 |   -0.114 | 
     | sb_wide/U1663                          |             | AO22D2BWP40      | 0.025 | 0.000 |   0.066 |   -0.114 | 
     | sb_wide/U1663                          | A2 v -> Z v | AO22D2BWP40      | 0.130 | 0.092 |   0.158 |   -0.022 | 
     |                                        |             | pe_tile_new_unq1 | 0.132 | 0.012 |   0.170 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40     | 0.047 | 0.005 |  -0.089 |   -0.270 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.059 |  -0.031 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_12_            |             | DFQD0BWP40       | 0.067 | 0.000 |  -0.030 |   -0.210 | 
     | sb_wide/out_2_1_id1_reg_12_            | CP ^ -> Q v | DFQD0BWP40       | 0.024 | 0.108 |   0.077 |   -0.103 | 
     | sb_wide/U1691                          |             | AO22D2BWP40      | 0.024 | 0.000 |   0.077 |   -0.103 | 
     | sb_wide/U1691                          | A2 v -> Z v | AO22D2BWP40      | 0.098 | 0.090 |   0.167 |   -0.013 | 
     |                                        |             | pe_tile_new_unq1 | 0.098 | 0.003 |   0.170 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_0_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40     | 0.047 | 0.005 |  -0.089 |   -0.270 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40     | 0.051 | 0.054 |  -0.035 |   -0.215 | 
     | sb_wide/out_2_0_id1_reg_4_             |             | DFQD0BWP40       | 0.051 | 0.000 |  -0.035 |   -0.215 | 
     | sb_wide/out_2_0_id1_reg_4_             | CP ^ -> Q v | DFQD0BWP40       | 0.025 | 0.105 |   0.070 |   -0.110 | 
     | sb_wide/U1699                          |             | AO22D2BWP40      | 0.025 | 0.000 |   0.070 |   -0.110 | 
     | sb_wide/U1699                          | A2 v -> Z v | AO22D2BWP40      | 0.110 | 0.096 |   0.166 |   -0.014 | 
     |                                        |             | pe_tile_new_unq1 | 0.110 | 0.004 |   0.170 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40     | 0.047 | 0.005 |  -0.089 |   -0.270 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.059 |  -0.031 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_11_            |             | DFQD0BWP40       | 0.067 | 0.000 |  -0.030 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_11_            | CP ^ -> Q v | DFQD0BWP40       | 0.023 | 0.107 |   0.076 |   -0.104 | 
     | sb_wide/U1690                          |             | AO22D2BWP40      | 0.023 | 0.000 |   0.076 |   -0.104 | 
     | sb_wide/U1690                          | A2 v -> Z v | AO22D2BWP40      | 0.097 | 0.092 |   0.168 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.097 | 0.002 |   0.171 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD4BWP40     | 0.052 | 0.016 |  -0.079 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40     | 0.039 | 0.050 |  -0.028 |   -0.209 | 
     | sb_wide/out_3_2_id1_reg_13_            |             | DFQD0BWP40       | 0.039 | 0.000 |  -0.028 |   -0.209 | 
     | sb_wide/out_3_2_id1_reg_13_            | CP ^ -> Q v | DFQD0BWP40       | 0.029 | 0.105 |   0.077 |   -0.104 | 
     | sb_wide/U455                           |             | AO22D2BWP40      | 0.029 | 0.000 |   0.077 |   -0.104 | 
     | sb_wide/U455                           | A2 v -> Z v | AO22D2BWP40      | 0.094 | 0.092 |   0.169 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.094 | 0.002 |   0.171 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.275 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40     | 0.047 | 0.005 |  -0.089 |   -0.270 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.059 |  -0.031 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_9_             |             | DFQD0BWP40       | 0.067 | 0.001 |  -0.030 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_9_             | CP ^ -> Q v | DFQD0BWP40       | 0.022 | 0.107 |   0.076 |   -0.104 | 
     | sb_wide/U1688                          |             | AO22D2BWP40      | 0.022 | 0.000 |   0.076 |   -0.104 | 
     | sb_wide/U1688                          | A2 v -> Z v | AO22D2BWP40      | 0.098 | 0.092 |   0.168 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.098 | 0.002 |   0.171 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.277 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.037 | 0.005 |  -0.091 |   -0.271 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.068 | 0.054 |  -0.036 |   -0.217 | 
     | sb_1b/out_3_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.068 | 0.003 |  -0.033 |   -0.214 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q ^ | EDFQD0BWP40      | 0.052 | 0.113 |   0.080 |   -0.101 | 
     | sb_1b/U41                |             | MUX2D2BWP40      | 0.052 | 0.000 |   0.080 |   -0.101 | 
     | sb_1b/U41                | I1 ^ -> Z ^ | MUX2D2BWP40      | 0.116 | 0.086 |   0.166 |   -0.015 | 
     |                          |             | pe_tile_new_unq1 | 0.116 | 0.005 |   0.171 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.035 |  -0.096 |   -0.277 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD2BWP40     | 0.037 | 0.006 |  -0.090 |   -0.271 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.057 |  -0.033 |   -0.214 | 
     | sb_wide/out_0_3_id1_reg_7_             |             | DFQD0BWP40       | 0.067 | 0.001 |  -0.032 |   -0.213 | 
     | sb_wide/out_0_3_id1_reg_7_             | CP ^ -> Q v | DFQD0BWP40       | 0.025 | 0.108 |   0.076 |   -0.105 | 
     | sb_wide/U537                           |             | AO22D2BWP40      | 0.025 | 0.000 |   0.076 |   -0.105 | 
     | sb_wide/U537                           | A2 v -> Z v | AO22D2BWP40      | 0.111 | 0.088 |   0.164 |   -0.017 | 
     |                                        |             | pe_tile_new_unq1 | 0.112 | 0.007 |   0.171 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |             |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |                  | 0.034 |       |  -0.132 |   -0.313 | 
     | sb_wide/CTS_ccl_a_buf_00010            |             | CKBD18BWP40      | 0.034 | 0.001 |  -0.131 |   -0.312 | 
     | sb_wide/CTS_ccl_a_buf_00010            | I ^ -> Z ^  | CKBD18BWP40      | 0.042 | 0.037 |  -0.095 |   -0.276 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40     | 0.047 | 0.005 |  -0.089 |   -0.270 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40     | 0.067 | 0.059 |  -0.031 |   -0.212 | 
     | sb_wide/out_2_1_id1_reg_10_            |             | DFQD0BWP40       | 0.067 | 0.000 |  -0.030 |   -0.211 | 
     | sb_wide/out_2_1_id1_reg_10_            | CP ^ -> Q v | DFQD0BWP40       | 0.023 | 0.107 |   0.077 |   -0.104 | 
     | sb_wide/U1689                          |             | AO22D2BWP40      | 0.023 | 0.000 |   0.077 |   -0.104 | 
     | sb_wide/U1689                          | A2 v -> Z v | AO22D2BWP40      | 0.097 | 0.092 |   0.169 |   -0.012 | 
     |                                        |             | pe_tile_new_unq1 | 0.097 | 0.002 |   0.171 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------+ 

