<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/fayz/Documents/picotiny/hw/hdmi/svo_defines.vh<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_enc.v<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_hdmi_top.v<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_openldi.v<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_tcard.v<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_term.v<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_tmds.v<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_utils.v<br>
/home/fayz/Documents/picotiny/hw/hdmi/svo_vdma.v<br>
/home/fayz/Documents/picotiny/hw/picomemory.v<br>
/home/fayz/Documents/picotiny/hw/picoperipheral.v<br>
/home/fayz/Documents/picotiny/hw/picorv32.v<br>
/home/fayz/Documents/picotiny/hw/picotiny.v<br>
/home/fayz/Documents/picotiny/hw/simpleuart.v<br>
/home/fayz/Documents/picotiny/hw/spimemio_puya.v<br>
/home/fayz/Documents/picotiny/gowin_ip/bootram_2kx8_0/bootram_2kx8_0.v<br>
/home/fayz/Documents/picotiny/gowin_ip/bootram_2kx8_1/bootram_2kx8_1.v<br>
/home/fayz/Documents/picotiny/gowin_ip/bootram_2kx8_2/bootram_2kx8_2.v<br>
/home/fayz/Documents/picotiny/gowin_ip/bootram_2kx8_3/bootram_2kx8_3.v<br>
/home/fayz/Documents/picotiny/gowin_ip/gowin_clkdiv/gowin_clkdiv.v<br>
/home/fayz/Documents/picotiny/gowin_ip/gowin_rpll/gowin_rpll.v<br>
/home/fayz/Documents/picotiny/gowin_ip/sram_2kx8/sram_2kx8.v<br>
/home/fayz/Documents/picotiny/project/src/dvi_tx/dvi_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct  6 00:36:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>picotiny</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 385.078MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.467s, Elapsed time = 0h 0m 0.448s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.213s, Elapsed time = 0h 0m 0.207s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.498s, Elapsed time = 0h 0m 0.492s, Peak memory usage = 385.078MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.258s, Elapsed time = 0h 0m 0.254s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.023s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.032s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.026s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 385.078MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.158s, Elapsed time = 0h 0m 0.155s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.157s, Elapsed time = 0h 0m 0.153s, Peak memory usage = 385.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 24s, Elapsed time = 0h 0m 24s, Peak memory usage = 405.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.572s, Peak memory usage = 405.031MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 405.031MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 30s, Elapsed time = 0h 0m 30s, Peak memory usage = 405.031MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1477</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>244</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>479</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>169</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>481</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>74</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3006</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>328</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>728</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1950</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>615</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>615</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3687(3030 LUT, 615 ALU, 7 RAM16) / 8640</td>
<td>43%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1477 / 6693</td>
<td>23%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1477 / 6693</td>
<td>23%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>11 / 26</td>
<td>43%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.0</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.0</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.2</td>
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>47.702(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_stop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_portA_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/I1</td>
</tr>
<tr>
<td>7.615</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/F</td>
</tr>
<tr>
<td>8.575</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/I2</td>
</tr>
<tr>
<td>9.397</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/F</td>
</tr>
<tr>
<td>10.357</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n292_s0/I0</td>
</tr>
<tr>
<td>11.315</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n292_s0/COUT</td>
</tr>
<tr>
<td>12.275</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n691_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n691_s4/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n691_s2/I2</td>
</tr>
<tr>
<td>15.156</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_term/n691_s2/F</td>
</tr>
<tr>
<td>16.116</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n688_s3/I2</td>
</tr>
<tr>
<td>16.938</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_term/n688_s3/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n688_s2/I1</td>
</tr>
<tr>
<td>18.997</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n688_s2/F</td>
</tr>
<tr>
<td>19.957</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n688_s0/I1</td>
</tr>
<tr>
<td>21.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n688_s0/F</td>
</tr>
<tr>
<td>22.016</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_2_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.545, 46.418%; route: 10.560, 51.353%; tC2Q: 0.458, 2.229%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_stop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_portA_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/I1</td>
</tr>
<tr>
<td>7.615</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/F</td>
</tr>
<tr>
<td>8.575</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/I2</td>
</tr>
<tr>
<td>9.397</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/F</td>
</tr>
<tr>
<td>10.357</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n292_s0/I0</td>
</tr>
<tr>
<td>11.315</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n292_s0/COUT</td>
</tr>
<tr>
<td>12.275</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n691_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n691_s4/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n689_s7/I3</td>
</tr>
<tr>
<td>14.960</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_term/n689_s7/F</td>
</tr>
<tr>
<td>15.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n680_s3/I1</td>
</tr>
<tr>
<td>17.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_term/n680_s3/F</td>
</tr>
<tr>
<td>17.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n684_s1/I0</td>
</tr>
<tr>
<td>19.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n684_s1/F</td>
</tr>
<tr>
<td>19.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n684_s5/I0</td>
</tr>
<tr>
<td>21.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n684_s5/F</td>
</tr>
<tr>
<td>21.963</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_6_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.492, 46.279%; route: 10.560, 51.486%; tC2Q: 0.458, 2.235%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_stop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_portA_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/I1</td>
</tr>
<tr>
<td>7.615</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/F</td>
</tr>
<tr>
<td>8.575</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/I2</td>
</tr>
<tr>
<td>9.397</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/F</td>
</tr>
<tr>
<td>10.357</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n292_s0/I0</td>
</tr>
<tr>
<td>11.315</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n292_s0/COUT</td>
</tr>
<tr>
<td>12.275</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n691_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n691_s4/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n689_s7/I3</td>
</tr>
<tr>
<td>14.960</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_term/n689_s7/F</td>
</tr>
<tr>
<td>15.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n680_s3/I1</td>
</tr>
<tr>
<td>17.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_term/n680_s3/F</td>
</tr>
<tr>
<td>17.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n682_s1/I0</td>
</tr>
<tr>
<td>19.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n682_s1/F</td>
</tr>
<tr>
<td>19.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n682_s5/I0</td>
</tr>
<tr>
<td>21.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n682_s5/F</td>
</tr>
<tr>
<td>21.963</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_8_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.492, 46.279%; route: 10.560, 51.486%; tC2Q: 0.458, 2.235%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_stop_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_portA_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_hdmi/svo_term/mem_stop_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_4_s3/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/I3</td>
</tr>
<tr>
<td>5.556</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_term/next_mem_stop_7_s3/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/I1</td>
</tr>
<tr>
<td>7.615</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_8_s3/F</td>
</tr>
<tr>
<td>8.575</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/I2</td>
</tr>
<tr>
<td>9.397</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_term/next_mem_stop_10_s2/F</td>
</tr>
<tr>
<td>10.357</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n292_s0/I0</td>
</tr>
<tr>
<td>11.315</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n292_s0/COUT</td>
</tr>
<tr>
<td>12.275</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n691_s4/I1</td>
</tr>
<tr>
<td>13.374</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_term/n691_s4/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n689_s7/I3</td>
</tr>
<tr>
<td>14.960</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/svo_term/n689_s7/F</td>
</tr>
<tr>
<td>15.920</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n680_s3/I1</td>
</tr>
<tr>
<td>17.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_term/n680_s3/F</td>
</tr>
<tr>
<td>17.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n681_s1/I0</td>
</tr>
<tr>
<td>19.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n681_s1/F</td>
</tr>
<tr>
<td>19.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n681_s5/I0</td>
</tr>
<tr>
<td>21.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/n681_s5/F</td>
</tr>
<tr>
<td>21.963</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_9_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_term/mem_portA_addr_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.492, 46.279%; route: 10.560, 51.486%; tC2Q: 0.458, 2.235%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/rd_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n6_s0/COUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/CIN</td>
</tr>
<tr>
<td>3.973</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>3.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>4.030</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>4.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>4.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>4.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>4.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>4.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>4.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>4.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>4.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>4.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>4.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>4.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>4.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>4.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>4.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>4.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>4.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>4.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>4.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>4.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>4.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>4.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>4.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>4.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>4.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>4.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>4.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>4.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>4.999</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>4.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>5.056</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>5.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>5.113</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>6.073</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/mem_xfer_s6/I0</td>
</tr>
<tr>
<td>7.105</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/mem_xfer_s6/F</td>
</tr>
<tr>
<td>8.065</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/mem_xfer_s2/I0</td>
</tr>
<tr>
<td>9.097</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_picorv32/mem_xfer_s2/F</td>
</tr>
<tr>
<td>10.057</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>11.156</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>u_picorv32/mem_xfer_s0/F</td>
</tr>
<tr>
<td>12.116</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_15_s0/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_picorv32/mem_rdata_latched_noshuffle_15_s0/F</td>
</tr>
<tr>
<td>13.898</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/decoded_imm_j_c_15_s1/I0</td>
</tr>
<tr>
<td>14.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_picorv32/decoded_imm_j_c_15_s1/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s7/I1</td>
</tr>
<tr>
<td>16.989</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s7/F</td>
</tr>
<tr>
<td>17.949</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s6/I2</td>
</tr>
<tr>
<td>18.771</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>19.731</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s5/I1</td>
</tr>
<tr>
<td>20.830</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/cpuregs_n5094_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>21.790</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1502</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_picorv32/cpuregs_3292_REDUCAREG_G_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.279, 50.542%; route: 9.600, 47.204%; tC2Q: 0.458, 2.254%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
