0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/BRIDGE/bridge_1x2.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/CONFREG/confreg.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.v,,confreg,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/ram_wrap/sram_wrap.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/tools.v,,sram_wrap,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/soc_lite_top.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/ram_wrap/sram_wrap.v,,soc_lite_top,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/clk_pll/clk_pll.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1711013429,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/alu.v,,inst_ram,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1711013430,verilog,,,,glbl,,,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/alu.v,1711013430,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.v,1711016401,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/div.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.vh,csr,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.vh,1711013430,verilog,,,,,,,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/div.v,1711013430,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v,,div,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v,1711022167,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,exe_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v,1711024627,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,id_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v,1711017745,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,if_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v,1711019721,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mul.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,mem_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mul.v,1711013430,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v,,BoothBase;BoothInterBase;YDecoder;add64;mul,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,1711021773,verilog,,,,,,,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v,1711016201,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/regfile.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,mycpu_top,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/regfile.v,1711013430,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/soc_lite_top.v,,regfile,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/tools.v,1711013430,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v,1711013430,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/testbench/mycpu_tb.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,wb_stage,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/testbench/mycpu_tb.v,1711013430,verilog,,,,tb_top,,,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.srcs/sources_1/new,,,,,
