<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element alt_xcvr_reconfig
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element csr_bridge
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element csr_clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element eth_10g_design_example_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element eth_1588_tod
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element eth_packet_classifier
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element rx_clk_10g
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element tx_clk_10g
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1359970323436" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="ref_clk"
   internal="eth_10g_design_example_0.ref_clk"
   type="clock"
   dir="end" />
 <interface
   name="ref_reset"
   internal="eth_10g_design_example_0.ref_reset"
   type="reset"
   dir="end" />
 <interface
   name="avalon_st_rxstatus"
   internal="eth_10g_design_example_0.avalon_st_rxstatus"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="link_fault_status_xgmii_rx"
   internal="eth_10g_design_example_0.link_fault_status_xgmii_rx"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="rx_serial_data"
   internal="eth_10g_design_example_0.rx_serial_data"
   type="conduit"
   dir="end" />
 <interface
   name="tx_serial_data"
   internal="eth_10g_design_example_0.tx_serial_data"
   type="conduit"
   dir="end" />
 <interface
   name="rx_ready"
   internal="eth_10g_design_example_0.rx_ready"
   type="conduit"
   dir="end" />
 <interface
   name="tx_ready"
   internal="eth_10g_design_example_0.tx_ready"
   type="conduit"
   dir="end" />
 <interface
   name="avalon_st_tx_timestamp_req"
   internal="eth_10g_design_example_0.avalon_st_tx_timestamp_req" />
 <interface
   name="avalon_st_tx_timestamp_correction"
   internal="eth_10g_design_example_0.avalon_st_tx_timestamp_correction" />
 <interface
   name="avalon_st_tx_tstamp_fprint"
   internal="eth_10g_design_example_0.avalon_st_tx_tstamp_fprint" />
 <interface
   name="avalon_st_rx_timestamp"
   internal="eth_10g_design_example_0.avalon_st_rx_timestamp" />
 <interface
   name="avalon_st_pause"
   internal="eth_10g_design_example_0.avalon_st_pause"
   type="avalon_streaming"
   dir="end" />
 <interface name="mdio" internal="eth_10g_design_example_0.mdio" />
 <interface
   name="avalon_st_txstatus"
   internal="eth_10g_design_example_0.avalon_st_txstatus"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="csr"
   internal="csr_bridge.avalon_anti_master_0"
   type="avalon"
   dir="end" />
 <interface name="tx_clk_10g" internal="tx_clk_10g.clk_in" type="clock" dir="end" />
 <interface
   name="tx_reset_10g"
   internal="tx_clk_10g.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="xgmii_rx_clk"
   internal="eth_10g_design_example_0.xgmii_rx_clk"
   type="clock"
   dir="start" />
 <interface
   name="rx_data_ready"
   internal="eth_10g_design_example_0.rx_data_ready"
   type="conduit"
   dir="end" />
 <interface
   name="tx_egress_timestamp_96b"
   internal="eth_10g_design_example_0.tx_egress_timestamp_96b"
   type="conduit"
   dir="end" />
 <interface
   name="tx_egress_timestamp_64b"
   internal="eth_10g_design_example_0.tx_egress_timestamp_64b"
   type="conduit"
   dir="end" />
 <interface
   name="rx_ingress_timestamp_96b"
   internal="eth_10g_design_example_0.rx_ingress_timestamp_96b"
   type="conduit"
   dir="end" />
 <interface
   name="rx_ingress_timestamp_64b"
   internal="eth_10g_design_example_0.rx_ingress_timestamp_64b"
   type="conduit"
   dir="end" />
 <interface name="csr_clk" internal="csr_clk.clk_in" type="clock" dir="end" />
 <interface
   name="csr_reset"
   internal="csr_clk.clk_in_reset"
   type="reset"
   dir="end" />
 <interface name="rx_clk_10g" internal="rx_clk_10g.clk_in" type="clock" dir="end" />
 <interface
   name="rx_reset_10g"
   internal="rx_clk_10g.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="avalon_st_tx"
   internal="eth_packet_classifier.data_sink"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="avalon_st_rx"
   internal="eth_10g_design_example_0.avalon_st_rx"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="clock_operation_mode"
   internal="eth_packet_classifier.clock_operation_mode"
   type="conduit"
   dir="end" />
 <interface
   name="pkt_with_crc"
   internal="eth_packet_classifier.pkt_with_crc"
   type="conduit"
   dir="end" />
 <interface
   name="tx_egress_timestamp_request"
   internal="eth_packet_classifier.tx_egress_timestamp_request_in"
   type="conduit"
   dir="end" />
 <interface
   name="time_of_day_96b"
   internal="eth_1588_tod.time_of_day_96b"
   type="conduit"
   dir="end" />
 <interface
   name="time_of_day_64b"
   internal="eth_1588_tod.time_of_day_64b"
   type="conduit"
   dir="end" />
 <interface
   name="tx_time_of_day_96b_10g"
   internal="eth_10g_design_example_0.tx_time_of_day_96b_10g"
   type="conduit"
   dir="end" />
 <interface
   name="tx_time_of_day_64b_10g"
   internal="eth_10g_design_example_0.tx_time_of_day_64b_10g"
   type="conduit"
   dir="end" />
 <interface
   name="rx_time_of_day_96b_10g"
   internal="eth_10g_design_example_0.rx_time_of_day_96b_10g"
   type="conduit"
   dir="end" />
 <interface
   name="rx_time_of_day_64b_10g"
   internal="eth_10g_design_example_0.rx_time_of_day_64b_10g"
   type="conduit"
   dir="end" />
 <interface
   name="tx_etstamp_ins_ctrl"
   internal="eth_packet_classifier.tx_etstamp_ins_ctrl_in"
   type="conduit"
   dir="end" />
 <interface
   name="eth_1588_tod_time_of_day_96b_load"
   internal="eth_1588_tod.time_of_day_96b_load"
   type="conduit"
   dir="end" />
 <interface
   name="eth_1588_tod_time_of_day_64b_load"
   internal="eth_1588_tod.time_of_day_64b_load"
   type="conduit"
   dir="end" />
 <module
   kind="altera_eth_10g_design_example"
   version="13.0"
   enabled="1"
   name="eth_10g_design_example_0">
  <parameter name="DEVICE_FAMILY_TOP" value="Stratix V" />
  <parameter name="ENABLE_MAC_LOOPBACK">10Gbps Ethernet MAC with LoopBack Enabled</parameter>
  <parameter name="CHOOSE_MDIO_2_WIRE_SERIAL_INT" value="1" />
  <parameter name="PHY_IP" value="1" />
  <parameter name="CHOOSE_FIFO" value="3" />
  <parameter name="ENABLE_TIMESTAMPING" value="1" />
  <parameter name="ENABLE_PTP_1STEP" value="1" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="ENABLE_SUPP_ADDR" value="1" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="INSTANTIATE_STATISTICS" value="1" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="MDIO_MDC_DIVISOR" value="32" />
  <parameter name="SYNC_TX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="SYNC_TX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="SYNC_TX_FIFO_DEPTH" value="512" />
  <parameter name="SYNC_TX_FIFO_ERROR_WIDTH" value="1" />
  <parameter name="SYNC_TX_USE_PACKETS" value="1" />
  <parameter name="SYNC_TX_USE_FILL" value="1" />
  <parameter name="SYNC_TX_USE_STORE_AND_FORWARD" value="1" />
  <parameter name="SYNC_TX_USE_ALMOST_FULL" value="0" />
  <parameter name="SYNC_TX_USE_ALMOST_EMPTY" value="0" />
  <parameter name="SYNC_RX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="SYNC_RX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="SYNC_RX_FIFO_DEPTH" value="512" />
  <parameter name="SYNC_RX_FIFO_ERROR_WIDTH" value="6" />
  <parameter name="SYNC_RX_USE_PACKETS" value="1" />
  <parameter name="SYNC_RX_USE_FILL" value="1" />
  <parameter name="SYNC_RX_USE_STORE_AND_FORWARD" value="1" />
  <parameter name="SYNC_RX_USE_ALMOST_FULL" value="1" />
  <parameter name="SYNC_RX_USE_ALMOST_EMPTY" value="1" />
  <parameter name="ASYNC_TX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="ASYNC_TX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="ASYNC_TX_FIFO_DEPTH" value="16" />
  <parameter name="ASYNC_TX_FIFO_ERROR_WIDTH" value="1" />
  <parameter name="ASYNC_TX_USE_PKT" value="1" />
  <parameter name="ASYNC_TX_USE_SINK_FILL" value="0" />
  <parameter name="ASYNC_TX_USE_SRC_FILL" value="0" />
  <parameter name="ASYNC_RX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="ASYNC_RX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="ASYNC_RX_FIFO_DEPTH" value="16" />
  <parameter name="ASYNC_RX_FIFO_ERROR_WIDTH" value="6" />
  <parameter name="ASYNC_RX_USE_PKT" value="1" />
  <parameter name="ASYNC_RX_USE_SINK_FILL" value="0" />
  <parameter name="ASYNC_RX_USE_SRC_FILL" value="0" />
  <parameter name="BASER_INTERFACE" value="0" />
  <parameter name="BASER_PLL_TYPE" value="CMU" />
  <parameter name="BASER_STARTING_CHANNEL_NUMBER" value="0" />
  <parameter name="BASER_REF_CLK_FREQ" value="644.53125 MHz" />
  <parameter name="BASER_TRANSMITTER_TERMINATION" value="OCT_100_OHMS" />
  <parameter name="BASER_PRE_EMPHASIS_PRE_TAP" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_PRE_TAP_POLARITY" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_FIRST_POST_TAP" value="5" />
  <parameter name="BASER_PRE_EMPHASIS_SECOND_POST_TAP" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_SECOND_POST_TAP_POLARITY" value="0" />
  <parameter name="BASER_TRANSMITTER_VOD" value="1" />
  <parameter name="BASER_RECEIVER_TERMINATION" value="OCT_100_OHMS" />
  <parameter name="BASER_RECEIVER_DC_GAIN" value="0" />
  <parameter name="BASER_RECEIVER_STATIC_EQUALIZER" value="14" />
  <parameter name="BASER_EXT_PMA_CONTROL_CONF" value="0" />
  <parameter name="BASER_ENA_ADD_CONTROL_STAT" value="0" />
  <parameter name="BASER_RECOVERED_CLK_OUT" value="0" />
  <parameter name="XAUI_STARTING_CHANNEL_NUMBER" value="0" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="interface_type" value="Soft XAUI" />
  <parameter name="soft_xaui_cfg">Only Soft XAUI is supported for this device.</parameter>
  <parameter name="hard_xaui_cfg">Only Hard XAUI is supported for this device.</parameter>
  <parameter name="gui_pll_type" value="CMU" />
  <parameter name="GUI_BASE_DATA_RATE" value="" />
  <parameter name="use_control_and_status_ports" value="0" />
  <parameter name="external_pma_ctrl_reconf" value="0" />
  <parameter name="recovered_clk_out" value="0" />
  <parameter name="number_of_interfaces" value="1" />
  <parameter name="use_rx_rate_match" value="0" />
  <parameter name="tx_termination" value="OCT_100_OHMS" />
  <parameter name="tx_vod_selection" value="4" />
  <parameter name="tx_preemp_pretap" value="0" />
  <parameter name="tx_preemp_pretap_inv" value="false" />
  <parameter name="tx_preemp_tap_1" value="0" />
  <parameter name="tx_preemp_tap_2" value="0" />
  <parameter name="tx_preemp_tap_2_inv" value="false" />
  <parameter name="rx_common_mode" value="0.82v" />
  <parameter name="rx_termination" value="OCT_100_OHMS" />
  <parameter name="rx_eq_dc_gain" value="0" />
  <parameter name="rx_eq_ctrl" value="0" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
 </module>
 <module
   kind="altera_eth_1588_tod"
   version="13.0"
   enabled="1"
   name="eth_1588_tod">
  <parameter name="DEFAULT_NSEC_PERIOD" value="6" />
  <parameter name="DEFAULT_FNSEC_PERIOD" value="26214" />
  <parameter name="DEFAULT_NSEC_ADJPERIOD" value="6" />
  <parameter name="DEFAULT_FNSEC_ADJPERIOD" value="26214" />
  <parameter name="AUTO_CSR_CLOCK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_PERIOD_CLOCK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="altera_merlin_master_translator"
   version="13.0"
   enabled="1"
   name="csr_bridge">
  <parameter name="AV_ADDRESS_W" value="32" />
  <parameter name="AV_DATA_W" value="32" />
  <parameter name="AV_BURSTCOUNT_W" value="3" />
  <parameter name="AV_BYTEENABLE_W" value="4" />
  <parameter name="UAV_ADDRESS_W" value="32" />
  <parameter name="UAV_BURSTCOUNT_W" value="3" />
  <parameter name="AV_READLATENCY" value="0" />
  <parameter name="AV_WRITE_WAIT" value="0" />
  <parameter name="AV_READ_WAIT" value="0" />
  <parameter name="AV_DATA_HOLD" value="0" />
  <parameter name="AV_SETUP_WAIT" value="0" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINBURSTTRANSFER" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_BURSTCOUNT" value="0" />
  <parameter name="USE_DEBUGACCESS" value="0" />
  <parameter name="USE_CLKEN" value="0" />
  <parameter name="USE_READDATAVALID" value="0" />
  <parameter name="USE_WAITREQUEST" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_READRESPONSE" value="0" />
  <parameter name="USE_WRITERESPONSE" value="0" />
  <parameter name="AV_SYMBOLS_PER_WORD" value="4" />
  <parameter name="AV_ADDRESS_SYMBOLS" value="1" />
  <parameter name="AV_BURSTCOUNT_SYMBOLS" value="1" />
  <parameter name="AV_CONSTANT_BURST_BEHAVIOR" value="0" />
  <parameter name="UAV_CONSTANT_BURST_BEHAVIOR" value="0" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="AV_MAX_PENDING_READ_TRANSACTIONS" value="0" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter name="AV_INTERLEAVEBURSTS" value="0" />
  <parameter name="AV_BITS_PER_SYMBOL" value="8" />
  <parameter name="AV_ISBIGENDIAN" value="0" />
  <parameter name="AV_ADDRESSGROUP" value="0" />
  <parameter name="UAV_ADDRESSGROUP" value="0" />
  <parameter name="AV_REGISTEROUTGOINGSIGNALS" value="0" />
  <parameter name="AV_REGISTERINCOMINGSIGNALS" value="0" />
  <parameter name="AV_ALWAYSBURSTMAXBURST" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="tx_clk_10g">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="csr_clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="rx_clk_10g">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="alt_xcvr_reconfig"
   version="13.0"
   enabled="1"
   name="alt_xcvr_reconfig">
  <parameter name="device_family" value="Stratix V" />
  <parameter name="number_of_reconfig_interfaces" value="2" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="enable_offset" value="1" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_analog" value="1" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="ber_en" value="0" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_adce" value="0" />
  <parameter name="enable_mif" value="0" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="AUTO_MGMT_CLK_CLK_CLOCK_RATE" value="50000000" />
 </module>
 <module
   kind="altera_eth_packet_classifier"
   version="13.0"
   enabled="1"
   name="eth_packet_classifier">
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
  <parameter name="SYMBOLSPERBEAT" value="8" />
  <parameter name="BITSPERSYMBOL" value="8" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
 </module>
 <connection
   kind="avalon"
   version="13.0"
   start="csr_bridge.avalon_universal_master_0"
   end="eth_1588_tod.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00081000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="csr_bridge.avalon_universal_master_0"
   end="eth_10g_design_example_0.mm_pipeline_bridge">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="tx_clk_10g.clk"
   end="eth_10g_design_example_0.tx_clk" />
 <connection
   kind="reset"
   version="13.0"
   start="tx_clk_10g.clk_reset"
   end="eth_10g_design_example_0.tx_reset" />
 <connection kind="clock" version="13.0" start="csr_clk.clk" end="csr_bridge.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="csr_clk.clk"
   end="eth_1588_tod.csr_clock" />
 <connection
   kind="clock"
   version="13.0"
   start="csr_clk.clk"
   end="eth_10g_design_example_0.mm_clk" />
 <connection
   kind="reset"
   version="13.0"
   start="csr_clk.clk_reset"
   end="eth_10g_design_example_0.mm_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="csr_clk.clk_reset"
   end="eth_1588_tod.csr_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="csr_clk.clk_reset"
   end="csr_bridge.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="tx_clk_10g.clk"
   end="eth_1588_tod.period_clock" />
 <connection
   kind="reset"
   version="13.0"
   start="tx_clk_10g.clk_reset"
   end="eth_1588_tod.period_clock_reset" />
 <connection
   kind="conduit"
   version="13.0"
   start="eth_10g_design_example_0.reconfig_to_xcvr"
   end="alt_xcvr_reconfig.reconfig_to_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="13.0"
   start="eth_10g_design_example_0.reconfig_from_xcvr"
   end="alt_xcvr_reconfig.reconfig_from_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="csr_clk.clk"
   end="alt_xcvr_reconfig.mgmt_clk_clk" />
 <connection
   kind="reset"
   version="13.0"
   start="csr_clk.clk_reset"
   end="alt_xcvr_reconfig.mgmt_rst_reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="csr_bridge.avalon_universal_master_0"
   end="alt_xcvr_reconfig.reconfig_mgmt">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00080400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="tx_clk_10g.clk"
   end="eth_packet_classifier.clock_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="tx_clk_10g.clk_reset"
   end="eth_packet_classifier.clock_reset_reset" />
 <connection
   kind="avalon_streaming"
   version="13.0"
   start="eth_packet_classifier.data_src"
   end="eth_10g_design_example_0.avalon_st_tx" />
 <connection
   kind="conduit"
   version="13.0"
   start="eth_packet_classifier.tx_egress_timestamp_request_out"
   end="eth_10g_design_example_0.tx_egress_timestamp_request">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="13.0"
   start="eth_10g_design_example_0.tx_etstamp_ins_ctrl"
   end="eth_packet_classifier.tx_etstamp_ins_ctrl_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
