[INF:CM0023] Creating log file ../../build/regression/UnelabPack/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<41> s<40> l<1:1> el<1:0>
n<> u<1> t<Package> p<17> s<2> l<1:1> el<1:8>
n<pkg1> u<2> t<StringConst> p<17> s<15> l<1:9> el<1:13>
n<> u<3> t<Data_type_or_implicit> p<13> s<12> l<2:12> el<2:12>
n<X> u<4> t<StringConst> p<11> s<10> l<2:12> el<2:13>
n<4> u<5> t<IntConst> p<6> l<2:16> el<2:17>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:16> el<2:17>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:16> el<2:17>
n<> u<8> t<Constant_expression> p<9> c<7> l<2:16> el<2:17>
n<> u<9> t<Constant_mintypmax_expression> p<10> c<8> l<2:16> el<2:17>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<2:16> el<2:17>
n<> u<11> t<Param_assignment> p<12> c<4> l<2:12> el<2:17>
n<> u<12> t<List_of_param_assignments> p<13> c<11> l<2:12> el<2:17>
n<> u<13> t<Local_parameter_declaration> p<14> c<3> l<2:1> el<2:17>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<2:1> el<2:18>
n<> u<15> t<Package_item> p<17> c<14> s<16> l<2:1> el<2:18>
n<> u<16> t<Endpackage> p<17> l<3:1> el<3:11>
n<> u<17> t<Package_declaration> p<18> c<1> l<1:1> el<3:11>
n<> u<18> t<Description> p<40> c<17> s<39> l<1:1> el<3:11>
n<> u<19> t<Package> p<38> s<20> l<5:1> el<5:8>
n<pkg2> u<20> t<StringConst> p<38> s<36> l<5:9> el<5:13>
n<> u<21> t<Data_type_or_implicit> p<34> s<33> l<6:12> el<6:12>
n<Y> u<22> t<StringConst> p<32> s<31> l<6:12> el<6:13>
n<pkg1> u<23> t<StringConst> p<24> l<6:16> el<6:20>
n<> u<24> t<Package_scope> p<28> c<23> s<25> l<6:16> el<6:22>
n<X> u<25> t<StringConst> p<28> s<27> l<6:22> el<6:23>
n<> u<26> t<Constant_bit_select> p<27> l<6:23> el<6:23>
n<> u<27> t<Constant_select> p<28> c<26> l<6:23> el<6:23>
n<> u<28> t<Constant_primary> p<29> c<24> l<6:16> el<6:23>
n<> u<29> t<Constant_expression> p<30> c<28> l<6:16> el<6:23>
n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<6:16> el<6:23>
n<> u<31> t<Constant_param_expression> p<32> c<30> l<6:16> el<6:23>
n<> u<32> t<Param_assignment> p<33> c<22> l<6:12> el<6:23>
n<> u<33> t<List_of_param_assignments> p<34> c<32> l<6:12> el<6:23>
n<> u<34> t<Local_parameter_declaration> p<35> c<21> l<6:1> el<6:23>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<6:1> el<6:24>
n<> u<36> t<Package_item> p<38> c<35> s<37> l<6:1> el<6:24>
n<> u<37> t<Endpackage> p<38> l<7:1> el<7:11>
n<> u<38> t<Package_declaration> p<39> c<19> l<5:1> el<7:11>
n<> u<39> t<Description> p<40> c<38> l<5:1> el<7:11>
n<> u<40> t<Source_text> p<41> c<18> l<1:1> el<7:11>
n<> u<41> t<Top_level_rule> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg1".

[WRN:PA0205] dut.sv:5:1: No timescale set for "pkg2".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg1".

[INF:CP0301] dut.sv:5:1: Compile package "pkg2".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnelabPack/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnelabPack/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnelabPack/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg1 (pkg1::) dut.sv:1:1: , endln:3:11, parent:unnamed
  |vpiName:pkg1
  |vpiFullName:pkg1::
  |vpiParameter:
  \_parameter: (pkg1::X), line:2:12, endln:2:13, parent:pkg1::
    |UINT:4
    |vpiTypespec:
    \_int_typespec: 
    |vpiLocalParam:1
    |vpiName:X
    |vpiFullName:pkg1::X
  |vpiParamAssign:
  \_param_assign: , line:2:12, endln:2:17, parent:pkg1::
    |vpiRhs:
    \_constant: , line:2:16, endln:2:17
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pkg1::X), line:2:12, endln:2:13, parent:pkg1::
  |vpiDefName:pkg1
|uhdmallPackages:
\_package: pkg2 (pkg2::) dut.sv:5:1: , endln:7:11, parent:unnamed
  |vpiName:pkg2
  |vpiFullName:pkg2::
  |vpiParameter:
  \_parameter: (pkg2::Y), line:6:12, endln:6:13, parent:pkg2::
    |vpiLocalParam:1
    |vpiName:Y
    |vpiFullName:pkg2::Y
  |vpiParamAssign:
  \_param_assign: , line:6:12, endln:6:23, parent:pkg2::
    |vpiRhs:
    \_ref_obj: (pkg1::X), line:6:16, endln:6:22
      |vpiName:pkg1::X
      |vpiActual:
      \_parameter: (pkg1::X), line:2:12, endln:2:13, parent:pkg1::
        |UINT:4
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:X
        |vpiFullName:pkg1::X
    |vpiLhs:
    \_parameter: (pkg2::Y), line:6:12, endln:6:13, parent:pkg2::
  |vpiDefName:pkg2
|uhdmtopPackages:
\_package: pkg1 (pkg1::) dut.sv:1:1: , endln:3:11, parent:unnamed
  |vpiName:pkg1
  |vpiFullName:pkg1::
  |vpiParameter:
  \_parameter: (pkg1::X), line:2:12, endln:2:13, parent:pkg1::
  |vpiParamAssign:
  \_param_assign: , line:2:12, endln:2:17, parent:pkg1::
    |vpiRhs:
    \_constant: , line:2:16, endln:2:17
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pkg1::X), line:2:12, endln:2:13, parent:pkg1::
  |vpiDefName:pkg1
  |vpiTop:1
|uhdmtopPackages:
\_package: pkg2 (pkg2::) dut.sv:5:1: , endln:7:11, parent:unnamed
  |vpiName:pkg2
  |vpiFullName:pkg2::
  |vpiParameter:
  \_parameter: (pkg2::Y), line:6:12, endln:6:13, parent:pkg2::
    |UINT:4
    |vpiTypespec:
    \_int_typespec: 
    |vpiLocalParam:1
    |vpiName:Y
    |vpiFullName:pkg2::Y
  |vpiParamAssign:
  \_param_assign: , line:6:12, endln:6:23, parent:pkg2::
    |vpiRhs:
    \_constant: , line:6:16, endln:6:22
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pkg2::Y), line:6:12, endln:6:13, parent:pkg2::
  |vpiDefName:pkg2
  |vpiTop:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/UnelabPack/dut.sv | ${SURELOG_DIR}/build/regression/UnelabPack/roundtrip/dut_000.sv | 2 | 7 | 

