

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Sep 16 19:15:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FIR_128
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      264|      264|  2.640 us|  2.640 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_26_1_fu_60  |fir_Pipeline_VITIS_LOOP_26_1  |      129|      129|  1.290 us|  1.290 us|  129|  129|       no|
        |grp_fir_Pipeline_VITIS_LOOP_33_2_fu_66  |fir_Pipeline_VITIS_LOOP_33_2  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    2|      60|    203|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    2|      68|    317|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_fir_Pipeline_VITIS_LOOP_26_1_fu_60  |fir_Pipeline_VITIS_LOOP_26_1  |        0|   0|  17|   66|    0|
    |grp_fir_Pipeline_VITIS_LOOP_33_2_fu_66  |fir_Pipeline_VITIS_LOOP_33_2  |        1|   2|  43|  137|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                   |                              |        1|   2|  60|  203|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |collect_U  |collect_RAM_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                       |        2|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  37|          7|    1|          7|
    |collect_address0  |  20|          4|    7|         28|
    |collect_ce0       |  20|          4|    1|          4|
    |collect_ce1       |   9|          2|    1|          2|
    |collect_d0        |  14|          3|   32|         96|
    |collect_we0       |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 114|         23|   43|        140|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |grp_fir_Pipeline_VITIS_LOOP_26_1_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_33_2_fu_66_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                |  8|   0|    8|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

