INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/ARQUI-FINAL/project_6.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/ARQUI-FINAL/project_6.srcs/sources_1/new/fp_addsubb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/ARQUI-FINAL/project_6.srcs/sources_1/new/fp_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/ARQUI-FINAL/project_6.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/ARQUI-FINAL/project_6.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/ARQUI-FINAL/project_6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Juan/Desktop/ARQUI-FINAL/project_6.srcs/sim_1/new/tb_fp_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
