// Seed: 547336062
module module_0;
  reg id_1;
  always @(id_1 or posedge id_1) id_1 = -1;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    output wor id_4
);
  initial id_0 <= id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd32,
    parameter id_1 = 32'd54,
    parameter id_2 = 32'd4,
    parameter id_6 = 32'd75
) (
    input supply1 _id_0,
    input tri0 _id_1,
    input tri _id_2,
    output tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri0 _id_6,
    input wand id_7,
    output tri1 id_8
);
  logic [1 : id_2  *  1 'b0 +  1] id_10;
  ;
  wire [1 'b0 : id_1  *  1  -  id_1] id_11;
  wire [id_6 : 1] id_12;
  logic [id_0 : id_6] id_13;
  ;
  module_0 modCall_1 ();
endmodule
