#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28cf2d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28cf460 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x28c6240 .functor NOT 1, L_0x28fb7f0, C4<0>, C4<0>, C4<0>;
L_0x28fb550 .functor XOR 2, L_0x28fb410, L_0x28fb4b0, C4<00>, C4<00>;
L_0x28fb6e0 .functor XOR 2, L_0x28fb550, L_0x28fb610, C4<00>, C4<00>;
v0x28f92f0_0 .net *"_ivl_10", 1 0, L_0x28fb610;  1 drivers
v0x28f93f0_0 .net *"_ivl_12", 1 0, L_0x28fb6e0;  1 drivers
v0x28f94d0_0 .net *"_ivl_2", 1 0, L_0x28fb370;  1 drivers
v0x28f9590_0 .net *"_ivl_4", 1 0, L_0x28fb410;  1 drivers
v0x28f9670_0 .net *"_ivl_6", 1 0, L_0x28fb4b0;  1 drivers
v0x28f97a0_0 .net *"_ivl_8", 1 0, L_0x28fb550;  1 drivers
v0x28f9880_0 .var "clk", 0 0;
v0x28f9920_0 .net "in", 2 0, v0x28f8080_0;  1 drivers
v0x28f99c0_0 .net "out_dut", 1 0, L_0x28fadb0;  1 drivers
v0x28f9b10_0 .net "out_ref", 1 0, L_0x28fa8b0;  1 drivers
v0x28f9be0_0 .var/2u "stats1", 159 0;
v0x28f9ca0_0 .var/2u "strobe", 0 0;
v0x28f9d60_0 .net "tb_match", 0 0, L_0x28fb7f0;  1 drivers
v0x28f9e20_0 .net "tb_mismatch", 0 0, L_0x28c6240;  1 drivers
v0x28f9ee0_0 .net "wavedrom_enable", 0 0, v0x28f8140_0;  1 drivers
v0x28f9fb0_0 .net "wavedrom_title", 511 0, v0x28f81e0_0;  1 drivers
L_0x28fb370 .concat [ 2 0 0 0], L_0x28fa8b0;
L_0x28fb410 .concat [ 2 0 0 0], L_0x28fa8b0;
L_0x28fb4b0 .concat [ 2 0 0 0], L_0x28fadb0;
L_0x28fb610 .concat [ 2 0 0 0], L_0x28fa8b0;
L_0x28fb7f0 .cmp/eeq 2, L_0x28fb370, L_0x28fb6e0;
S_0x28cf5f0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x28cf460;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x28c64b0_0 .net *"_ivl_1", 0 0, L_0x28fa0e0;  1 drivers
L_0x7fcbb7526060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28c6550_0 .net *"_ivl_11", 0 0, L_0x7fcbb7526060;  1 drivers
v0x28bc0b0_0 .net *"_ivl_12", 1 0, L_0x28fa550;  1 drivers
v0x28f6fb0_0 .net *"_ivl_15", 0 0, L_0x28fa690;  1 drivers
v0x28f7090_0 .net *"_ivl_16", 1 0, L_0x28fa770;  1 drivers
L_0x7fcbb75260a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f71c0_0 .net *"_ivl_19", 0 0, L_0x7fcbb75260a8;  1 drivers
v0x28f72a0_0 .net *"_ivl_2", 1 0, L_0x28fa240;  1 drivers
L_0x7fcbb7526018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f7380_0 .net *"_ivl_5", 0 0, L_0x7fcbb7526018;  1 drivers
v0x28f7460_0 .net *"_ivl_7", 0 0, L_0x28fa310;  1 drivers
v0x28f7540_0 .net *"_ivl_8", 1 0, L_0x28fa3b0;  1 drivers
v0x28f7620_0 .net "in", 2 0, v0x28f8080_0;  alias, 1 drivers
v0x28f7700_0 .net "out", 1 0, L_0x28fa8b0;  alias, 1 drivers
L_0x28fa0e0 .part v0x28f8080_0, 0, 1;
L_0x28fa240 .concat [ 1 1 0 0], L_0x28fa0e0, L_0x7fcbb7526018;
L_0x28fa310 .part v0x28f8080_0, 1, 1;
L_0x28fa3b0 .concat [ 1 1 0 0], L_0x28fa310, L_0x7fcbb7526060;
L_0x28fa550 .arith/sum 2, L_0x28fa240, L_0x28fa3b0;
L_0x28fa690 .part v0x28f8080_0, 2, 1;
L_0x28fa770 .concat [ 1 1 0 0], L_0x28fa690, L_0x7fcbb75260a8;
L_0x28fa8b0 .arith/sum 2, L_0x28fa550, L_0x28fa770;
S_0x28f7840 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x28cf460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x28f7fc0_0 .net "clk", 0 0, v0x28f9880_0;  1 drivers
v0x28f8080_0 .var "in", 2 0;
v0x28f8140_0 .var "wavedrom_enable", 0 0;
v0x28f81e0_0 .var "wavedrom_title", 511 0;
E_0x28cb680/0 .event negedge, v0x28f7fc0_0;
E_0x28cb680/1 .event posedge, v0x28f7fc0_0;
E_0x28cb680 .event/or E_0x28cb680/0, E_0x28cb680/1;
E_0x28cb2f0 .event negedge, v0x28f7fc0_0;
E_0x28cb6c0 .event posedge, v0x28f7fc0_0;
S_0x28f7ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x28f7840;
 .timescale -12 -12;
v0x28f7cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f7dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x28f7840;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f8320 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x28cf460;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
L_0x28bbfe0 .functor OR 1, L_0x28fab30, L_0x28fabd0, C4<0>, C4<0>;
L_0x28cfd90 .functor AND 1, L_0x28faa90, L_0x28bbfe0, C4<1>, C4<1>;
L_0x28c6b00 .functor AND 1, L_0x28faf20, L_0x28fafc0, C4<1>, C4<1>;
L_0x28fb1e0 .functor AND 1, L_0x28c6b00, L_0x28fb140, C4<1>, C4<1>;
v0x28f8550_0 .net *"_ivl_10", 0 0, L_0x28cfd90;  1 drivers
v0x28f8650_0 .net *"_ivl_16", 0 0, L_0x28faf20;  1 drivers
v0x28f8730_0 .net *"_ivl_18", 0 0, L_0x28fafc0;  1 drivers
v0x28f87f0_0 .net *"_ivl_19", 0 0, L_0x28c6b00;  1 drivers
v0x28f88d0_0 .net *"_ivl_22", 0 0, L_0x28fb140;  1 drivers
v0x28f8a00_0 .net *"_ivl_23", 0 0, L_0x28fb1e0;  1 drivers
v0x28f8ae0_0 .net *"_ivl_3", 0 0, L_0x28faa90;  1 drivers
v0x28f8bc0_0 .net *"_ivl_5", 0 0, L_0x28fab30;  1 drivers
v0x28f8ca0_0 .net *"_ivl_7", 0 0, L_0x28fabd0;  1 drivers
v0x28f8e10_0 .net *"_ivl_8", 0 0, L_0x28bbfe0;  1 drivers
v0x28f8ef0_0 .net "in", 2 0, v0x28f8080_0;  alias, 1 drivers
v0x28f8fb0_0 .net "out", 1 0, L_0x28fadb0;  alias, 1 drivers
L_0x28faa90 .part v0x28f8080_0, 0, 1;
L_0x28fab30 .part v0x28f8080_0, 1, 1;
L_0x28fabd0 .part v0x28f8080_0, 2, 1;
L_0x28fadb0 .concat8 [ 1 1 0 0], L_0x28cfd90, L_0x28fb1e0;
L_0x28faf20 .part v0x28f8080_0, 0, 1;
L_0x28fafc0 .part v0x28f8080_0, 1, 1;
L_0x28fb140 .part v0x28f8080_0, 2, 1;
S_0x28f90f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x28cf460;
 .timescale -12 -12;
E_0x28b69f0 .event anyedge, v0x28f9ca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f9ca0_0;
    %nor/r;
    %assign/vec4 v0x28f9ca0_0, 0;
    %wait E_0x28b69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f7840;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x28f8080_0, 0;
    %wait E_0x28cb2f0;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cb6c0;
    %load/vec4 v0x28f8080_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x28f8080_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28cb2f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28f7dc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cb680;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x28f8080_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28cf460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f9ca0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28cf460;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f9880_0;
    %inv;
    %store/vec4 v0x28f9880_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28cf460;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f7fc0_0, v0x28f9e20_0, v0x28f9920_0, v0x28f9b10_0, v0x28f99c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28cf460;
T_7 ;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28cf460;
T_8 ;
    %wait E_0x28cb680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f9be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f9be0_0, 4, 32;
    %load/vec4 v0x28f9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f9be0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f9be0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f9be0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28f9b10_0;
    %load/vec4 v0x28f9b10_0;
    %load/vec4 v0x28f99c0_0;
    %xor;
    %load/vec4 v0x28f9b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f9be0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28f9be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f9be0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/popcount3/iter0/response2/top_module.sv";
