Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 11 00:48:58 2021
| Host         : DESKTOP-IBH2VC5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_blocks_sprite_top_control_sets_placed.rpt
| Design       : vga_blocks_sprite_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           10 |
| No           | No                    | Yes                    |              98 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              56 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+------------------+------------------+----------------+
|   Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+---------------+------------------+------------------+----------------+
|  clk_BUFG       | U11/geqOp0_in | btn_IBUF[3]      |                3 |             18 |
|  clk_BUFG       | U11/geqOp     | btn_IBUF[3]      |                4 |             18 |
|  U1/out_BUFG[0] |               | btn_IBUF[3]      |                5 |             20 |
|  U1/out_BUFG[0] | U2/vsenable   | btn_IBUF[3]      |                4 |             20 |
|  mclk_IBUF_BUFG |               | btn_IBUF[3]      |                5 |             38 |
|  clk_BUFG       |               | btn_IBUF[3]      |                8 |             40 |
|  clk_BUFG       |               |                  |                9 |             58 |
|  U1/out_BUFG[0] |               |                  |               10 |             82 |
+-----------------+---------------+------------------+------------------+----------------+


