vendor_name = ModelSim
source_file = 1, D:/wzy/YingBuXian/ex04/rom.mif
source_file = 1, D:/wzy/YingBuXian/ex04/ram.mif
source_file = 1, D:/wzy/YingBuXian/ex04/clock.v
source_file = 1, D:/wzy/YingBuXian/ex04/ram.qip
source_file = 1, D:/wzy/YingBuXian/ex04/ram.v
source_file = 1, D:/wzy/YingBuXian/ex04/test.bdf
source_file = 1, D:/wzy/YingBuXian/ex04/Block1.bdf
source_file = 1, D:/wzy/YingBuXian/ex04/add1.v
source_file = 1, D:/wzy/YingBuXian/ex04/threeToEight.v
source_file = 1, D:/wzy/YingBuXian/ex04/multiunit.v
source_file = 1, D:/wzy/YingBuXian/ex04/UPC.v
source_file = 1, D:/wzy/YingBuXian/ex04/nextAddress.v
source_file = 1, D:/wzy/YingBuXian/ex04/selector8_2.v
source_file = 1, D:/wzy/YingBuXian/ex04/shift16.v
source_file = 1, D:/wzy/YingBuXian/ex04/register16.v
source_file = 1, D:/wzy/YingBuXian/ex04/PC.v
source_file = 1, D:/wzy/YingBuXian/ex04/MCU.v
source_file = 1, D:/wzy/YingBuXian/ex04/ALU.v
source_file = 1, D:/wzy/YingBuXian/ex04/74173.v
source_file = 1, D:/wzy/YingBuXian/ex04/ALU16.v
source_file = 1, D:/wzy/YingBuXian/ex04/ex04.v
source_file = 1, D:/wzy/YingBuXian/ex04/ADD16.v
source_file = 1, D:/wzy/YingBuXian/ex04/twoToFour.v
source_file = 1, D:/wzy/YingBuXian/ex04/CPU.v
source_file = 1, D:/wzy/YingBuXian/ex04/multi16row.v
source_file = 1, D:/wzy/YingBuXian/ex04/rom_bb.v
source_file = 1, D:/wzy/YingBuXian/ex04/selector8.v
source_file = 1, D:/wzy/YingBuXian/ex04/multiplication16.v
source_file = 1, D:/wzy/YingBuXian/ex04/clock3.v
source_file = 1, test_inst.v
source_file = 1, D:/wzy/YingBuXian/ex04/complement16.v
source_file = 1, D:/wzy/YingBuXian/ex04/Waveform.vwf
source_file = 1, D:/wzy/YingBuXian/ex04/db/ex04.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/74138.bdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/wzy/YingBuXian/ex04/db/altsyncram_akk1.tdf
source_file = 1, D:/wzy/YingBuXian/ex04/db/altsyncram_qva2.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = ex04
instance = comp, \P_RO~output , P_RO~output, ex04, 1
instance = comp, \P_RAMO~output , P_RAMO~output, ex04, 1
instance = comp, \PCO[0]~output , PCO[0]~output, ex04, 1
instance = comp, \PCO[1]~output , PCO[1]~output, ex04, 1
instance = comp, \PCO[2]~output , PCO[2]~output, ex04, 1
instance = comp, \PCO[3]~output , PCO[3]~output, ex04, 1
instance = comp, \PCO[4]~output , PCO[4]~output, ex04, 1
instance = comp, \PCO[5]~output , PCO[5]~output, ex04, 1
instance = comp, \PCO[6]~output , PCO[6]~output, ex04, 1
instance = comp, \PCO[7]~output , PCO[7]~output, ex04, 1
instance = comp, \PCO[8]~output , PCO[8]~output, ex04, 1
instance = comp, \PCO[9]~output , PCO[9]~output, ex04, 1
instance = comp, \PCO[10]~output , PCO[10]~output, ex04, 1
instance = comp, \PCO[11]~output , PCO[11]~output, ex04, 1
instance = comp, \PCO[12]~output , PCO[12]~output, ex04, 1
instance = comp, \PCO[13]~output , PCO[13]~output, ex04, 1
instance = comp, \PCO[14]~output , PCO[14]~output, ex04, 1
instance = comp, \PCO[15]~output , PCO[15]~output, ex04, 1
instance = comp, \T0O~output , T0O~output, ex04, 1
instance = comp, \T1O~output , T1O~output, ex04, 1
instance = comp, \T2O~output , T2O~output, ex04, 1
instance = comp, \T3O~output , T3O~output, ex04, 1
instance = comp, \W0O~output , W0O~output, ex04, 1
instance = comp, \W1O~output , W1O~output, ex04, 1
instance = comp, \CPPCO~output , CPPCO~output, ex04, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, ex04, 1
instance = comp, \cpu|make_clock|num_P[0]~6 , cpu|make_clock|num_P[0]~6, ex04, 1
instance = comp, \cpu|make_clock|num_P[0] , cpu|make_clock|num_P[0], ex04, 1
instance = comp, \cpu|make_clock|always1~10 , cpu|make_clock|always1~10, ex04, 1
instance = comp, \cpu|make_clock|Add1~4 , cpu|make_clock|Add1~4, ex04, 1
instance = comp, \cpu|make_clock|num_P[2] , cpu|make_clock|num_P[2], ex04, 1
instance = comp, \cpu|make_clock|always1~12 , cpu|make_clock|always1~12, ex04, 1
instance = comp, \cpu|make_clock|always1~17 , cpu|make_clock|always1~17, ex04, 1
instance = comp, \cpu|make_clock|always1~15 , cpu|make_clock|always1~15, ex04, 1
instance = comp, \cpu|make_clock|Wx~2 , cpu|make_clock|Wx~2, ex04, 1
instance = comp, \cpu|make_clock|Wx[1] , cpu|make_clock|Wx[1], ex04, 1
instance = comp, \cpu|select_control_A[0]~4 , cpu|select_control_A[0]~4, ex04, 1
instance = comp, \cpu|ALU_S[4]~6 , cpu|ALU_S[4]~6, ex04, 1
instance = comp, \cpu|ALU_S[4]~7 , cpu|ALU_S[4]~7, ex04, 1
instance = comp, \cpu|control_singal~131 , cpu|control_singal~131, ex04, 1
instance = comp, \cpu|control_singal~66 , cpu|control_singal~66, ex04, 1
instance = comp, \cpu|control_singal~114 , cpu|control_singal~114, ex04, 1
instance = comp, \cpu|control_singal~119 , cpu|control_singal~119, ex04, 1
instance = comp, \cpu|control_singal~132 , cpu|control_singal~132, ex04, 1
instance = comp, \cpu|select_control_B[1]~22 , cpu|select_control_B[1]~22, ex04, 1
instance = comp, \cpu|control_singal~133 , cpu|control_singal~133, ex04, 1
instance = comp, \cpu|control_singal~67 , cpu|control_singal~67, ex04, 1
instance = comp, \cpu|control_singal~55 , cpu|control_singal~55, ex04, 1
instance = comp, \cpu|control_singal~56 , cpu|control_singal~56, ex04, 1
instance = comp, \cpu|control_singal~71 , cpu|control_singal~71, ex04, 1
instance = comp, \cpu|control_singal~108 , cpu|control_singal~108, ex04, 1
instance = comp, \cpu|control_singal~61 , cpu|control_singal~61, ex04, 1
instance = comp, \cpu|control_singal~109 , cpu|control_singal~109, ex04, 1
instance = comp, \cpu|control_singal~52 , cpu|control_singal~52, ex04, 1
instance = comp, \cpu|ALU_S[1]~0 , cpu|ALU_S[1]~0, ex04, 1
instance = comp, \cpu|ALU_S[3] , cpu|ALU_S[3], ex04, 1
instance = comp, \cpu|comb_932|Mux2~24 , cpu|comb_932|Mux2~24, ex04, 1
instance = comp, \cpu|control_singal~126 , cpu|control_singal~126, ex04, 1
instance = comp, \cpu|control_singal~129 , cpu|control_singal~129, ex04, 1
instance = comp, \cpu|control_singal~125 , cpu|control_singal~125, ex04, 1
instance = comp, \cpu|control_singal~182 , cpu|control_singal~182, ex04, 1
instance = comp, \cpu|control_singal~59 , cpu|control_singal~59, ex04, 1
instance = comp, \cpu|control_singal~127 , cpu|control_singal~127, ex04, 1
instance = comp, \cpu|control_singal[35]~124 , cpu|control_singal[35]~124, ex04, 1
instance = comp, \cpu|control_singal~128 , cpu|control_singal~128, ex04, 1
instance = comp, \cpu|control_singal~74 , cpu|control_singal~74, ex04, 1
instance = comp, \cpu|control_singal~177 , cpu|control_singal~177, ex04, 1
instance = comp, \cpu|control_singal~130 , cpu|control_singal~130, ex04, 1
instance = comp, \cpu|ALU_S[0]~2 , cpu|ALU_S[0]~2, ex04, 1
instance = comp, \cpu|control_singal~65 , cpu|control_singal~65, ex04, 1
instance = comp, \cpu|select_control_RA_from_microInstruction3[1]~0 , cpu|select_control_RA_from_microInstruction3[1]~0, ex04, 1
instance = comp, \cpu|control_singal~122 , cpu|control_singal~122, ex04, 1
instance = comp, \cpu|control_singal~123 , cpu|control_singal~123, ex04, 1
instance = comp, \cpu|control_singal~54 , cpu|control_singal~54, ex04, 1
instance = comp, \cpu|ALU_S[0]~3 , cpu|ALU_S[0]~3, ex04, 1
instance = comp, \cpu|control_singal~120 , cpu|control_singal~120, ex04, 1
instance = comp, \cpu|control_singal~121 , cpu|control_singal~121, ex04, 1
instance = comp, \cpu|ALU_S[0] , cpu|ALU_S[0], ex04, 1
instance = comp, \cpu|make_clock|Tx~2 , cpu|make_clock|Tx~2, ex04, 1
instance = comp, \cpu|make_clock|Add1~2 , cpu|make_clock|Add1~2, ex04, 1
instance = comp, \cpu|make_clock|Tx[2] , cpu|make_clock|Tx[2], ex04, 1
instance = comp, \cpu|control_singal~50 , cpu|control_singal~50, ex04, 1
instance = comp, \cpu|comb_932|Mux2~37 , cpu|comb_932|Mux2~37, ex04, 1
instance = comp, \cpu|control_singal~2 , cpu|control_singal~2, ex04, 1
instance = comp, \cpu|control_singal~53 , cpu|control_singal~53, ex04, 1
instance = comp, \cpu|control_singal~1 , cpu|control_singal~1, ex04, 1
instance = comp, \cpu|control_singal~175 , cpu|control_singal~175, ex04, 1
instance = comp, \cpu|make_clock|Tx~3 , cpu|make_clock|Tx~3, ex04, 1
instance = comp, \cpu|make_clock|Tx[3] , cpu|make_clock|Tx[3], ex04, 1
instance = comp, \cpu|control_singal~57 , cpu|control_singal~57, ex04, 1
instance = comp, \cpu|control_singal~0 , cpu|control_singal~0, ex04, 1
instance = comp, \cpu|control_singal~58 , cpu|control_singal~58, ex04, 1
instance = comp, \cpu|CPPC~0 , cpu|CPPC~0, ex04, 1
instance = comp, \cpu|CPPC~1 , cpu|CPPC~1, ex04, 1
instance = comp, \cpu|select_control_A[0]~2 , cpu|select_control_A[0]~2, ex04, 1
instance = comp, \cpu|CPPC , cpu|CPPC, ex04, 1
instance = comp, \cpu|CPPC~clkctrl , cpu|CPPC~clkctrl, ex04, 1
instance = comp, \cpu|control_singal~63 , cpu|control_singal~63, ex04, 1
instance = comp, \cpu|control_singal~64 , cpu|control_singal~64, ex04, 1
instance = comp, \cpu|select_control_B[2]~24 , cpu|select_control_B[2]~24, ex04, 1
instance = comp, \cpu|select_control_B[2]~10 , cpu|select_control_B[2]~10, ex04, 1
instance = comp, \cpu|select_control_B[2]~11 , cpu|select_control_B[2]~11, ex04, 1
instance = comp, \cpu|control_singal~68 , cpu|control_singal~68, ex04, 1
instance = comp, \cpu|select_control_B[1]~14 , cpu|select_control_B[1]~14, ex04, 1
instance = comp, \cpu|select_control_B[1]~12 , cpu|select_control_B[1]~12, ex04, 1
instance = comp, \cpu|select_control_B[1]~13 , cpu|select_control_B[1]~13, ex04, 1
instance = comp, \cpu|control_singal~70 , cpu|control_singal~70, ex04, 1
instance = comp, \cpu|control_singal~176 , cpu|control_singal~176, ex04, 1
instance = comp, \cpu|control_singal~69 , cpu|control_singal~69, ex04, 1
instance = comp, \cpu|select_control_B[1]~15 , cpu|select_control_B[1]~15, ex04, 1
instance = comp, \cpu|select_control_B[1]~16 , cpu|select_control_B[1]~16, ex04, 1
instance = comp, \cpu|select_control_B[0]~20 , cpu|select_control_B[0]~20, ex04, 1
instance = comp, \cpu|select_control_B[0]~21 , cpu|select_control_B[0]~21, ex04, 1
instance = comp, \cpu|control_singal~75 , cpu|control_singal~75, ex04, 1
instance = comp, \cpu|control_singal~76 , cpu|control_singal~76, ex04, 1
instance = comp, \cpu|control_singal~77 , cpu|control_singal~77, ex04, 1
instance = comp, \cpu|select_control_B[0]~25 , cpu|select_control_B[0]~25, ex04, 1
instance = comp, \cpu|select_control_B[0]~26 , cpu|select_control_B[0]~26, ex04, 1
instance = comp, \cpu|control_singal~79 , cpu|control_singal~79, ex04, 1
instance = comp, \cpu|control_singal~80 , cpu|control_singal~80, ex04, 1
instance = comp, \cpu|control_singal~81 , cpu|control_singal~81, ex04, 1
instance = comp, \cpu|control_singal~82 , cpu|control_singal~82, ex04, 1
instance = comp, \cpu|control_singal~83 , cpu|control_singal~83, ex04, 1
instance = comp, \cpu|control_singal~84 , cpu|control_singal~84, ex04, 1
instance = comp, \cpu|control_singal~73 , cpu|control_singal~73, ex04, 1
instance = comp, \cpu|control_singal~72 , cpu|control_singal~72, ex04, 1
instance = comp, \cpu|select_control_B[0]~17 , cpu|select_control_B[0]~17, ex04, 1
instance = comp, \cpu|select_control_B[0]~18 , cpu|select_control_B[0]~18, ex04, 1
instance = comp, \cpu|select_control_B[0]~19 , cpu|select_control_B[0]~19, ex04, 1
instance = comp, \cpu|select_control_B[0]~27 , cpu|select_control_B[0]~27, ex04, 1
instance = comp, \cpu|select_control_B[0]~28 , cpu|select_control_B[0]~28, ex04, 1
instance = comp, \cpu|select_control_B[0]~23 , cpu|select_control_B[0]~23, ex04, 1
instance = comp, \cpu|select_B|three_two_translator|15~7 , cpu|select_B|three_two_translator|15~7, ex04, 1
instance = comp, \cpu|select_B|three_two_translator|15~6 , cpu|select_B|three_two_translator|15~6, ex04, 1
instance = comp, \cpu|ALU_S[4]~8 , cpu|ALU_S[4]~8, ex04, 1
instance = comp, \cpu|ALU_S[2] , cpu|ALU_S[2], ex04, 1
instance = comp, \cpu|comb_932|Mux2~18 , cpu|comb_932|Mux2~18, ex04, 1
instance = comp, \cpu|select_B|three_two_translator|15~5 , cpu|select_B|three_two_translator|15~5, ex04, 1
instance = comp, \cpu|control_singal~90 , cpu|control_singal~90, ex04, 1
instance = comp, \cpu|control_singal~91 , cpu|control_singal~91, ex04, 1
instance = comp, \cpu|control_singal~92 , cpu|control_singal~92, ex04, 1
instance = comp, \cpu|control_singal~178 , cpu|control_singal~178, ex04, 1
instance = comp, \cpu|control_singal~93 , cpu|control_singal~93, ex04, 1
instance = comp, \cpu|control_singal~98 , cpu|control_singal~98, ex04, 1
instance = comp, \cpu|select_control_A[1]~3 , cpu|select_control_A[1]~3, ex04, 1
instance = comp, \cpu|control_singal~95 , cpu|control_singal~95, ex04, 1
instance = comp, \cpu|control_singal~96 , cpu|control_singal~96, ex04, 1
instance = comp, \cpu|control_singal~97 , cpu|control_singal~97, ex04, 1
instance = comp, \cpu|control_select_control_RB2[0] , cpu|control_select_control_RB2[0], ex04, 1
instance = comp, \cpu|comb_932|Mux2~41 , cpu|comb_932|Mux2~41, ex04, 1
instance = comp, \cpu|comb_932|Mux2~40 , cpu|comb_932|Mux2~40, ex04, 1
instance = comp, \cpu|control_singal~111 , cpu|control_singal~111, ex04, 1
instance = comp, \cpu|control_singal~107 , cpu|control_singal~107, ex04, 1
instance = comp, \cpu|control_singal~181 , cpu|control_singal~181, ex04, 1
instance = comp, \cpu|control_singal~112 , cpu|control_singal~112, ex04, 1
instance = comp, \cpu|select_control_A[2] , cpu|select_control_A[2], ex04, 1
instance = comp, \cpu|control_singal~110 , cpu|control_singal~110, ex04, 1
instance = comp, \cpu|control_singal~101 , cpu|control_singal~101, ex04, 1
instance = comp, \cpu|control_singal~180 , cpu|control_singal~180, ex04, 1
instance = comp, \cpu|control_singal~105 , cpu|control_singal~105, ex04, 1
instance = comp, \cpu|control_singal~106 , cpu|control_singal~106, ex04, 1
instance = comp, \cpu|select_control_A[1] , cpu|select_control_A[1], ex04, 1
instance = comp, \OPEN~input , OPEN~input, ex04, 1
instance = comp, \cpu|IR|register8_2|SYNTHESIZED_WIRE_34 , cpu|IR|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|control_singal~94 , cpu|control_singal~94, ex04, 1
instance = comp, \cpu|control_singal~179 , cpu|control_singal~179, ex04, 1
instance = comp, \cpu|control_singal~99 , cpu|control_singal~99, ex04, 1
instance = comp, \cpu|control_singal~103 , cpu|control_singal~103, ex04, 1
instance = comp, \cpu|control_singal~104 , cpu|control_singal~104, ex04, 1
instance = comp, \cpu|control_singal~100 , cpu|control_singal~100, ex04, 1
instance = comp, \cpu|control_singal~102 , cpu|control_singal~102, ex04, 1
instance = comp, \cpu|select_control_RA~21 , cpu|select_control_RA~21, ex04, 1
instance = comp, \cpu|select_control_RA~47 , cpu|select_control_RA~47, ex04, 1
instance = comp, \cpu|control_singal~138 , cpu|control_singal~138, ex04, 1
instance = comp, \cpu|control_singal~137 , cpu|control_singal~137, ex04, 1
instance = comp, \cpu|control_singal~139 , cpu|control_singal~139, ex04, 1
instance = comp, \cpu|wren_RAM~0 , cpu|wren_RAM~0, ex04, 1
instance = comp, \cpu|control_singal[1]~134 , cpu|control_singal[1]~134, ex04, 1
instance = comp, \cpu|control_singal[1]~135 , cpu|control_singal[1]~135, ex04, 1
instance = comp, \cpu|control_singal[1]~136 , cpu|control_singal[1]~136, ex04, 1
instance = comp, \cpu|wren_RAM~1 , cpu|wren_RAM~1, ex04, 1
instance = comp, \cpu|rden_RAM~0 , cpu|rden_RAM~0, ex04, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, ex04, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, ex04, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0, ex04, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2, ex04, 1
instance = comp, \cpu|make_clock|num_P_down[0]~2 , cpu|make_clock|num_P_down[0]~2, ex04, 1
instance = comp, \cpu|make_clock|num_P_down[0] , cpu|make_clock|num_P_down[0], ex04, 1
instance = comp, \cpu|make_clock|num_P_down[1]~0 , cpu|make_clock|num_P_down[1]~0, ex04, 1
instance = comp, \cpu|make_clock|num_P_down[1] , cpu|make_clock|num_P_down[1], ex04, 1
instance = comp, \cpu|make_clock|num_P_down[1]~clkctrl , cpu|make_clock|num_P_down[1]~clkctrl, ex04, 1
instance = comp, \cpu|control_singal~78 , cpu|control_singal~78, ex04, 1
instance = comp, \cpu|control_singal~173 , cpu|control_singal~173, ex04, 1
instance = comp, \cpu|control_singal~4 , cpu|control_singal~4, ex04, 1
instance = comp, \cpu|control_singal~174 , cpu|control_singal~174, ex04, 1
instance = comp, \cpu|control_singal~3 , cpu|control_singal~3, ex04, 1
instance = comp, \cpu|CPMAR~0 , cpu|CPMAR~0, ex04, 1
instance = comp, \cpu|CPMAR~1 , cpu|CPMAR~1, ex04, 1
instance = comp, \cpu|CPMAR~2 , cpu|CPMAR~2, ex04, 1
instance = comp, \cpu|CPMAR , cpu|CPMAR, ex04, 1
instance = comp, \cpu|CPMAR~clkctrl , cpu|CPMAR~clkctrl, ex04, 1
instance = comp, \cpu|MAR|register8_1|SYNTHESIZED_WIRE_34 , cpu|MAR|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|IR|register8_1|SYNTHESIZED_WIRE_33 , cpu|IR|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_control_RA_from_microInstruction3[0]~1 , cpu|select_control_RA_from_microInstruction3[0]~1, ex04, 1
instance = comp, \cpu|CPR[7]~2 , cpu|CPR[7]~2, ex04, 1
instance = comp, \cpu|select_control_RA_from_microInstruction3[0]~2 , cpu|select_control_RA_from_microInstruction3[0]~2, ex04, 1
instance = comp, \cpu|control_select_control_RA2[1] , cpu|control_select_control_RA2[1], ex04, 1
instance = comp, \cpu|select_control_RA_from_microInstruction3[1] , cpu|select_control_RA_from_microInstruction3[1], ex04, 1
instance = comp, \cpu|select_control_RA[2]~29 , cpu|select_control_RA[2]~29, ex04, 1
instance = comp, \cpu|comb_932|WideOr1~0 , cpu|comb_932|WideOr1~0, ex04, 1
instance = comp, \cpu|ALU_S[0]~4 , cpu|ALU_S[0]~4, ex04, 1
instance = comp, \cpu|comb_932|shift_direction~2 , cpu|comb_932|shift_direction~2, ex04, 1
instance = comp, \cpu|comb_932|shift_direction~3 , cpu|comb_932|shift_direction~3, ex04, 1
instance = comp, \cpu|comb_932|shift_direction , cpu|comb_932|shift_direction, ex04, 1
instance = comp, \cpu|comb_932|Mux2~39 , cpu|comb_932|Mux2~39, ex04, 1
instance = comp, \cpu|comb_932|Mux2~19 , cpu|comb_932|Mux2~19, ex04, 1
instance = comp, \cpu|select_control_RA~36 , cpu|select_control_RA~36, ex04, 1
instance = comp, \cpu|select_control_RA~37 , cpu|select_control_RA~37, ex04, 1
instance = comp, \cpu|select_control_two_Four1|B[0]~0 , cpu|select_control_two_Four1|B[0]~0, ex04, 1
instance = comp, \cpu|select_control_RA~48 , cpu|select_control_RA~48, ex04, 1
instance = comp, \cpu|select_control_RA[1]~38 , cpu|select_control_RA[1]~38, ex04, 1
instance = comp, \cpu|control_singal~154 , cpu|control_singal~154, ex04, 1
instance = comp, \cpu|control_singal~155 , cpu|control_singal~155, ex04, 1
instance = comp, \cpu|control_singal~156 , cpu|control_singal~156, ex04, 1
instance = comp, \cpu|control_singal~151 , cpu|control_singal~151, ex04, 1
instance = comp, \cpu|control_singal~152 , cpu|control_singal~152, ex04, 1
instance = comp, \cpu|control_singal~153 , cpu|control_singal~153, ex04, 1
instance = comp, \cpu|control_singal~150 , cpu|control_singal~150, ex04, 1
instance = comp, \cpu|control_singal~157 , cpu|control_singal~157, ex04, 1
instance = comp, \cpu|control_singal~184 , cpu|control_singal~184, ex04, 1
instance = comp, \cpu|control_singal~148 , cpu|control_singal~148, ex04, 1
instance = comp, \cpu|control_singal~146 , cpu|control_singal~146, ex04, 1
instance = comp, \cpu|control_singal~147 , cpu|control_singal~147, ex04, 1
instance = comp, \cpu|control_singal~8 , cpu|control_singal~8, ex04, 1
instance = comp, \cpu|control_singal~149 , cpu|control_singal~149, ex04, 1
instance = comp, \cpu|control_singal~113 , cpu|control_singal~113, ex04, 1
instance = comp, \cpu|control_singal~7 , cpu|control_singal~7, ex04, 1
instance = comp, \cpu|control_singal~158 , cpu|control_singal~158, ex04, 1
instance = comp, \cpu|control_singal[35]~144 , cpu|control_singal[35]~144, ex04, 1
instance = comp, \cpu|control_singal~165 , cpu|control_singal~165, ex04, 1
instance = comp, \cpu|control_singal~140 , cpu|control_singal~140, ex04, 1
instance = comp, \cpu|control_singal~161 , cpu|control_singal~161, ex04, 1
instance = comp, \cpu|control_singal~185 , cpu|control_singal~185, ex04, 1
instance = comp, \cpu|control_singal~159 , cpu|control_singal~159, ex04, 1
instance = comp, \cpu|control_singal~160 , cpu|control_singal~160, ex04, 1
instance = comp, \cpu|control_singal~162 , cpu|control_singal~162, ex04, 1
instance = comp, \cpu|control_singal~163 , cpu|control_singal~163, ex04, 1
instance = comp, \cpu|control_singal~164 , cpu|control_singal~164, ex04, 1
instance = comp, \cpu|control_singal~166 , cpu|control_singal~166, ex04, 1
instance = comp, \cpu|control_singal~167 , cpu|control_singal~167, ex04, 1
instance = comp, \cpu|control_singal~6 , cpu|control_singal~6, ex04, 1
instance = comp, \cpu|control_singal~168 , cpu|control_singal~168, ex04, 1
instance = comp, \cpu|control_singal~169 , cpu|control_singal~169, ex04, 1
instance = comp, \cpu|control_singal~170 , cpu|control_singal~170, ex04, 1
instance = comp, \cpu|control_singal~5 , cpu|control_singal~5, ex04, 1
instance = comp, \cpu|control_singal~171 , cpu|control_singal~171, ex04, 1
instance = comp, \cpu|control_singal~172 , cpu|control_singal~172, ex04, 1
instance = comp, \cpu|cpr_tow_four1|B[1] , cpu|cpr_tow_four1|B[1], ex04, 1
instance = comp, \cpu|cpr_tow_four1|B[0]~0 , cpu|cpr_tow_four1|B[0]~0, ex04, 1
instance = comp, \cpu|CPR[1]~16 , cpu|CPR[1]~16, ex04, 1
instance = comp, \cpu|CPR[1]~5 , cpu|CPR[1]~5, ex04, 1
instance = comp, \cpu|CPR[1]~17 , cpu|CPR[1]~17, ex04, 1
instance = comp, \cpu|control_singal[35]~141 , cpu|control_singal[35]~141, ex04, 1
instance = comp, \cpu|control_singal[35]~115 , cpu|control_singal[35]~115, ex04, 1
instance = comp, \cpu|control_singal[35]~116 , cpu|control_singal[35]~116, ex04, 1
instance = comp, \cpu|control_singal~183 , cpu|control_singal~183, ex04, 1
instance = comp, \cpu|control_singal~17 , cpu|control_singal~17, ex04, 1
instance = comp, \cpu|control_singal~19 , cpu|control_singal~19, ex04, 1
instance = comp, \cpu|control_singal~142 , cpu|control_singal~142, ex04, 1
instance = comp, \cpu|control_singal~16 , cpu|control_singal~16, ex04, 1
instance = comp, \cpu|control_singal~143 , cpu|control_singal~143, ex04, 1
instance = comp, \cpu|control_singal~15 , cpu|control_singal~15, ex04, 1
instance = comp, \cpu|control_singal[35]~145 , cpu|control_singal[35]~145, ex04, 1
instance = comp, \cpu|CPR_PO , cpu|CPR_PO, ex04, 1
instance = comp, \cpu|CPR[1] , cpu|CPR[1], ex04, 1
instance = comp, \cpu|CPR[1]~clkctrl , cpu|CPR[1]~clkctrl, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32 , cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_control_RA~15 , cpu|select_control_RA~15, ex04, 1
instance = comp, \cpu|cpr_tow_four1|B[2] , cpu|cpr_tow_four1|B[2], ex04, 1
instance = comp, \cpu|select_control_RA~27 , cpu|select_control_RA~27, ex04, 1
instance = comp, \cpu|CPR[2]~3 , cpu|CPR[2]~3, ex04, 1
instance = comp, \cpu|CPR[2] , cpu|CPR[2], ex04, 1
instance = comp, \cpu|CPR[2]~clkctrl , cpu|CPR[2]~clkctrl, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32 , cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RA|Q[6]~45 , cpu|select_RA|Q[6]~45, ex04, 1
instance = comp, \cpu|IR|register8_2|SYNTHESIZED_WIRE_32 , cpu|IR|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_B|Q[6]~26 , cpu|select_B|Q[6]~26, ex04, 1
instance = comp, \cpu|CPR[4]~10 , cpu|CPR[4]~10, ex04, 1
instance = comp, \cpu|select_control_RA~17 , cpu|select_control_RA~17, ex04, 1
instance = comp, \cpu|CPR[6]~27 , cpu|CPR[6]~27, ex04, 1
instance = comp, \cpu|CPR[6]~25 , cpu|CPR[6]~25, ex04, 1
instance = comp, \cpu|CPR[6] , cpu|CPR[6], ex04, 1
instance = comp, \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32 , cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q~38 , cpu|select_RB|Q~38, ex04, 1
instance = comp, \cpu|select_control_RA~13 , cpu|select_control_RA~13, ex04, 1
instance = comp, \cpu|CPR[3]~6 , cpu|CPR[3]~6, ex04, 1
instance = comp, \cpu|CPR[3]~7 , cpu|CPR[3]~7, ex04, 1
instance = comp, \cpu|select_control_RA~12 , cpu|select_control_RA~12, ex04, 1
instance = comp, \cpu|CPR[3] , cpu|CPR[3], ex04, 1
instance = comp, \cpu|CPR[3]~clkctrl , cpu|CPR[3]~clkctrl, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32 , cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_control_RB[3]~1 , cpu|select_control_RB[3]~1, ex04, 1
instance = comp, \cpu|control_singal~87 , cpu|control_singal~87, ex04, 1
instance = comp, \cpu|control_singal~88 , cpu|control_singal~88, ex04, 1
instance = comp, \cpu|control_singal~85 , cpu|control_singal~85, ex04, 1
instance = comp, \cpu|control_singal~86 , cpu|control_singal~86, ex04, 1
instance = comp, \cpu|control_singal~89 , cpu|control_singal~89, ex04, 1
instance = comp, \cpu|control_select_control_RB2[1] , cpu|control_select_control_RB2[1], ex04, 1
instance = comp, \cpu|select_control_RB[2]~0 , cpu|select_control_RB[2]~0, ex04, 1
instance = comp, \cpu|select_control_RB[3]~2 , cpu|select_control_RB[3]~2, ex04, 1
instance = comp, \cpu|select_control_RB[2]~3 , cpu|select_control_RB[2]~3, ex04, 1
instance = comp, \cpu|select_control_RB[2]~4 , cpu|select_control_RB[2]~4, ex04, 1
instance = comp, \cpu|select_RB|Q[6]~36 , cpu|select_RB|Q[6]~36, ex04, 1
instance = comp, \cpu|select_control_RB[4]~9 , cpu|select_control_RB[4]~9, ex04, 1
instance = comp, \cpu|select_control_RB[4]~10 , cpu|select_control_RB[4]~10, ex04, 1
instance = comp, \cpu|select_control_RB[4]~11 , cpu|select_control_RB[4]~11, ex04, 1
instance = comp, \cpu|select_control_RA~16 , cpu|select_control_RA~16, ex04, 1
instance = comp, \cpu|select_control_RB[4]~12 , cpu|select_control_RB[4]~12, ex04, 1
instance = comp, \cpu|select_control_RB[4]~13 , cpu|select_control_RB[4]~13, ex04, 1
instance = comp, \cpu|select_control_RA~46 , cpu|select_control_RA~46, ex04, 1
instance = comp, \cpu|CPR[4]~9 , cpu|CPR[4]~9, ex04, 1
instance = comp, \cpu|CPR[4] , cpu|CPR[4], ex04, 1
instance = comp, \cpu|CPR[4]~clkctrl , cpu|CPR[4]~clkctrl, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32 , cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_control_RB[5]~5 , cpu|select_control_RB[5]~5, ex04, 1
instance = comp, \cpu|select_control_RB[5]~6 , cpu|select_control_RB[5]~6, ex04, 1
instance = comp, \cpu|select_control_RB[5]~7 , cpu|select_control_RB[5]~7, ex04, 1
instance = comp, \cpu|select_control_RB[5]~8 , cpu|select_control_RB[5]~8, ex04, 1
instance = comp, \cpu|select_RB|Q[6]~37 , cpu|select_RB|Q[6]~37, ex04, 1
instance = comp, \cpu|select_control_RB[7]~14 , cpu|select_control_RB[7]~14, ex04, 1
instance = comp, \cpu|select_control_RB[7]~15 , cpu|select_control_RB[7]~15, ex04, 1
instance = comp, \cpu|select_control_RB[7]~16 , cpu|select_control_RB[7]~16, ex04, 1
instance = comp, \cpu|CPR[7]~20 , cpu|CPR[7]~20, ex04, 1
instance = comp, \cpu|control_singal~14 , cpu|control_singal~14, ex04, 1
instance = comp, \cpu|control_singal~186 , cpu|control_singal~186, ex04, 1
instance = comp, \cpu|control_singal~13 , cpu|control_singal~13, ex04, 1
instance = comp, \cpu|CPR[7]~21 , cpu|CPR[7]~21, ex04, 1
instance = comp, \cpu|CPR[7]~22 , cpu|CPR[7]~22, ex04, 1
instance = comp, \cpu|CPR[7]~23 , cpu|CPR[7]~23, ex04, 1
instance = comp, \cpu|CPR[5]~12 , cpu|CPR[5]~12, ex04, 1
instance = comp, \cpu|CPR[5]~14 , cpu|CPR[5]~14, ex04, 1
instance = comp, \cpu|CPR[7]~19 , cpu|CPR[7]~19, ex04, 1
instance = comp, \cpu|CPR[7] , cpu|CPR[7], ex04, 1
instance = comp, \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32 , cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[6]~39 , cpu|select_RB|Q[6]~39, ex04, 1
instance = comp, \cpu|select_RB|Q[6] , cpu|select_RB|Q[6], ex04, 1
instance = comp, \cpu|select_B|Q[6]~29 , cpu|select_B|Q[6]~29, ex04, 1
instance = comp, \cpu|select_B|Q[6]~40 , cpu|select_B|Q[6]~40, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34 , cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34 , cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RB|Q[4]~45 , cpu|select_RB|Q[4]~45, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34 , cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34 , cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RB|Q[4]~44 , cpu|select_RB|Q[4]~44, ex04, 1
instance = comp, \cpu|select_RB|Q[4]~46 , cpu|select_RB|Q[4]~46, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34 , cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34 , cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RB|Q[4]~47 , cpu|select_RB|Q[4]~47, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34 , cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RB|Q[4] , cpu|select_RB|Q[4], ex04, 1
instance = comp, \cpu|control_select_control_RA2[0] , cpu|control_select_control_RA2[0], ex04, 1
instance = comp, \cpu|select_control_RA~42 , cpu|select_control_RA~42, ex04, 1
instance = comp, \cpu|select_control_RA~52 , cpu|select_control_RA~52, ex04, 1
instance = comp, \cpu|select_control_RA~51 , cpu|select_control_RA~51, ex04, 1
instance = comp, \cpu|select_control_RA[4]~44 , cpu|select_control_RA[4]~44, ex04, 1
instance = comp, \cpu|select_control_RA~41 , cpu|select_control_RA~41, ex04, 1
instance = comp, \cpu|select_control_RA~50 , cpu|select_control_RA~50, ex04, 1
instance = comp, \cpu|select_control_RA[6]~43 , cpu|select_control_RA[6]~43, ex04, 1
instance = comp, \cpu|select_RA|Q[4]~58 , cpu|select_RA|Q[4]~58, ex04, 1
instance = comp, \cpu|select_control_RA~49 , cpu|select_control_RA~49, ex04, 1
instance = comp, \cpu|select_control_RA~39 , cpu|select_control_RA~39, ex04, 1
instance = comp, \cpu|select_RA|Q~57 , cpu|select_RA|Q~57, ex04, 1
instance = comp, \cpu|select_RA|Q[4]~55 , cpu|select_RA|Q[4]~55, ex04, 1
instance = comp, \cpu|select_RA|Q[4]~56 , cpu|select_RA|Q[4]~56, ex04, 1
instance = comp, \cpu|select_RA|Q[4]~59 , cpu|select_RA|Q[4]~59, ex04, 1
instance = comp, \cpu|select_B|Q[4]~32 , cpu|select_B|Q[4]~32, ex04, 1
instance = comp, \cpu|select_B|Q[4]~46 , cpu|select_B|Q[4]~46, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30 , cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30 , cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q[3]~61 , cpu|select_RA|Q[3]~61, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30 , cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30 , cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q[3]~60 , cpu|select_RA|Q[3]~60, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30 , cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q~62 , cpu|select_RA|Q~62, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30 , cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30 , cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q[3]~63 , cpu|select_RA|Q[3]~63, ex04, 1
instance = comp, \cpu|select_RA|Q[3]~64 , cpu|select_RA|Q[3]~64, ex04, 1
instance = comp, \cpu|select_RB|Q[3]~50 , cpu|select_RB|Q[3]~50, ex04, 1
instance = comp, \cpu|select_RB|Q[3]~49 , cpu|select_RB|Q[3]~49, ex04, 1
instance = comp, \cpu|select_RB|Q[3]~51 , cpu|select_RB|Q[3]~51, ex04, 1
instance = comp, \cpu|select_RB|Q~48 , cpu|select_RB|Q~48, ex04, 1
instance = comp, \cpu|select_RB|Q[3] , cpu|select_RB|Q[3], ex04, 1
instance = comp, \cpu|select_B|Q[3]~33 , cpu|select_B|Q[3]~33, ex04, 1
instance = comp, \cpu|select_B|Q[3]~45 , cpu|select_B|Q[3]~45, ex04, 1
instance = comp, \cpu|MAR|register8_1|SYNTHESIZED_WIRE_30 , cpu|MAR|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_A|three_two_translator|15~0 , cpu|select_A|three_two_translator|15~0, ex04, 1
instance = comp, \cpu|MAR|register8_1|SYNTHESIZED_WIRE_32 , cpu|MAR|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|MAR|register8_2|SYNTHESIZED_WIRE_34 , cpu|MAR|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|MAR|register8_2|SYNTHESIZED_WIRE_33 , cpu|MAR|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|MAR|register8_2|SYNTHESIZED_WIRE_32 , cpu|MAR|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|MAR|register8_2|SYNTHESIZED_WIRE_30 , cpu|MAR|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|MAR|register8_3|SYNTHESIZED_WIRE_34 , cpu|MAR|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|MAR|register8_3|SYNTHESIZED_WIRE_33 , cpu|MAR|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 , cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1, ex04, 1
instance = comp, \cpu|select_control_A[2]~7 , cpu|select_control_A[2]~7, ex04, 1
instance = comp, \cpu|select_A|Q[4]~43 , cpu|select_A|Q[4]~43, ex04, 1
instance = comp, \cpu|select_A|Q[3]~50 , cpu|select_A|Q[3]~50, ex04, 1
instance = comp, \cpu|select_A|Q[3]~51 , cpu|select_A|Q[3]~51, ex04, 1
instance = comp, \cpu|select_A|Q[3]~48 , cpu|select_A|Q[3]~48, ex04, 1
instance = comp, \cpu|select_A|Q[0]~46 , cpu|select_A|Q[0]~46, ex04, 1
instance = comp, \cpu|PC|register8_1|SYNTHESIZED_WIRE_30 , cpu|PC|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_A|Q[3]~49 , cpu|select_A|Q[3]~49, ex04, 1
instance = comp, \cpu|select_A|Q[3]~52 , cpu|select_A|Q[3]~52, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32 , cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32 , cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[2]~55 , cpu|select_RB|Q[2]~55, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32 , cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32 , cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[2]~52 , cpu|select_RB|Q[2]~52, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32 , cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32 , cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q~53 , cpu|select_RB|Q~53, ex04, 1
instance = comp, \cpu|select_RB|Q[2]~54 , cpu|select_RB|Q[2]~54, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32 , cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[2] , cpu|select_RB|Q[2], ex04, 1
instance = comp, \cpu|select_RA|Q[2]~66 , cpu|select_RA|Q[2]~66, ex04, 1
instance = comp, \cpu|select_RA|Q~67 , cpu|select_RA|Q~67, ex04, 1
instance = comp, \cpu|select_RA|Q[2]~68 , cpu|select_RA|Q[2]~68, ex04, 1
instance = comp, \cpu|select_RA|Q[2]~65 , cpu|select_RA|Q[2]~65, ex04, 1
instance = comp, \cpu|select_RA|Q[2]~69 , cpu|select_RA|Q[2]~69, ex04, 1
instance = comp, \cpu|select_B|Q[2]~34 , cpu|select_B|Q[2]~34, ex04, 1
instance = comp, \cpu|select_B|Q[2]~43 , cpu|select_B|Q[2]~43, ex04, 1
instance = comp, \cpu|select_A|Q[2]~53 , cpu|select_A|Q[2]~53, ex04, 1
instance = comp, \cpu|PC|register8_1|SYNTHESIZED_WIRE_32 , cpu|PC|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_A|Q[2]~54 , cpu|select_A|Q[2]~54, ex04, 1
instance = comp, \cpu|select_A|Q[2]~56 , cpu|select_A|Q[2]~56, ex04, 1
instance = comp, \cpu|select_A|Q[2]~55 , cpu|select_A|Q[2]~55, ex04, 1
instance = comp, \cpu|select_A|Q[2]~57 , cpu|select_A|Q[2]~57, ex04, 1
instance = comp, \cpu|select_A|Q[2]~58 , cpu|select_A|Q[2]~58, ex04, 1
instance = comp, \cpu|PC|register8_1|SYNTHESIZED_WIRE_33 , cpu|PC|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_A|Q[1]~60 , cpu|select_A|Q[1]~60, ex04, 1
instance = comp, \cpu|select_A|Q[1]~59 , cpu|select_A|Q[1]~59, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33 , cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33 , cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RB|Q[1]~59 , cpu|select_RB|Q[1]~59, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~feeder , cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33~feeder, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33 , cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33 , cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RB|Q[1]~57 , cpu|select_RB|Q[1]~57, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33 , cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RB|Q~58 , cpu|select_RB|Q~58, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33 , cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33 , cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RB|Q[1]~56 , cpu|select_RB|Q[1]~56, ex04, 1
instance = comp, \cpu|select_RB|Q[1] , cpu|select_RB|Q[1], ex04, 1
instance = comp, \cpu|select_A|Q[1]~61 , cpu|select_A|Q[1]~61, ex04, 1
instance = comp, \cpu|select_A|Q[1]~62 , cpu|select_A|Q[1]~62, ex04, 1
instance = comp, \cpu|select_A|Q[1]~63 , cpu|select_A|Q[1]~63, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34 , cpu|add_register[2].R|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34 , cpu|add_register[5].R|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[0]~75 , cpu|select_RA|Q[0]~75, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34 , cpu|add_register[4].R|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34 , cpu|add_register[6].R|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[0]~78 , cpu|select_RA|Q[0]~78, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34 , cpu|add_register[1].R|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34 , cpu|add_register[7].R|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[0]~76 , cpu|select_RA|Q[0]~76, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34 , cpu|add_register[3].R|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q~77 , cpu|select_RA|Q~77, ex04, 1
instance = comp, \cpu|select_RA|Q[0]~79 , cpu|select_RA|Q[0]~79, ex04, 1
instance = comp, \cpu|select_RB|Q[0]~63 , cpu|select_RB|Q[0]~63, ex04, 1
instance = comp, \cpu|select_RB|Q[0]~60 , cpu|select_RB|Q[0]~60, ex04, 1
instance = comp, \cpu|select_RB|Q~61 , cpu|select_RB|Q~61, ex04, 1
instance = comp, \cpu|select_RB|Q[0]~62 , cpu|select_RB|Q[0]~62, ex04, 1
instance = comp, \cpu|select_RB|Q[0] , cpu|select_RB|Q[0], ex04, 1
instance = comp, \cpu|select_B|Q[0]~38 , cpu|select_B|Q[0]~38, ex04, 1
instance = comp, \cpu|IR|register8_1|SYNTHESIZED_WIRE_34 , cpu|IR|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_B|Q[0]~36 , cpu|select_B|Q[0]~36, ex04, 1
instance = comp, \cpu|select_B|three_two_translator|15~4 , cpu|select_B|three_two_translator|15~4, ex04, 1
instance = comp, \cpu|select_B|Q[0]~37 , cpu|select_B|Q[0]~37, ex04, 1
instance = comp, \cpu|select_B|Q[0]~42 , cpu|select_B|Q[0]~42, ex04, 1
instance = comp, \cpu|comb_932|Add6~0 , cpu|comb_932|Add6~0, ex04, 1
instance = comp, \cpu|comb_932|Add6~2 , cpu|comb_932|Add6~2, ex04, 1
instance = comp, \cpu|comb_932|Add6~4 , cpu|comb_932|Add6~4, ex04, 1
instance = comp, \cpu|comb_932|Add6~6 , cpu|comb_932|Add6~6, ex04, 1
instance = comp, \cpu|comb_932|Add6~8 , cpu|comb_932|Add6~8, ex04, 1
instance = comp, \cpu|comb_932|Add6~10 , cpu|comb_932|Add6~10, ex04, 1
instance = comp, \cpu|comb_932|Add6~12 , cpu|comb_932|Add6~12, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32 , cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32 , cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[14]~5 , cpu|select_RB|Q[14]~5, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32 , cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32 , cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[14]~7 , cpu|select_RB|Q[14]~7, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32 , cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q~6 , cpu|select_RB|Q~6, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32 , cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32 , cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[14]~4 , cpu|select_RB|Q[14]~4, ex04, 1
instance = comp, \cpu|select_RB|Q[14] , cpu|select_RB|Q[14], ex04, 1
instance = comp, \cpu|select_RA|Q[14]~7 , cpu|select_RA|Q[14]~7, ex04, 1
instance = comp, \cpu|select_RA|Q[14]~6 , cpu|select_RA|Q[14]~6, ex04, 1
instance = comp, \cpu|select_control_RA[3]~45 , cpu|select_control_RA[3]~45, ex04, 1
instance = comp, \cpu|select_RA|Q[14]~8 , cpu|select_RA|Q[14]~8, ex04, 1
instance = comp, \cpu|select_RA|Q[14]~5 , cpu|select_RA|Q[14]~5, ex04, 1
instance = comp, \cpu|select_RA|Q[14]~9 , cpu|select_RA|Q[14]~9, ex04, 1
instance = comp, \cpu|select_B|Q[14] , cpu|select_B|Q[14], ex04, 1
instance = comp, \cpu|comb_932|Add0~98 , cpu|comb_932|Add0~98, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33 , cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q~12 , cpu|select_RA|Q~12, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~feeder , cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33~feeder, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33 , cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33 , cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[13]~10 , cpu|select_RA|Q[13]~10, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33 , cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33 , cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[13]~13 , cpu|select_RA|Q[13]~13, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33 , cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33 , cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[13]~11 , cpu|select_RA|Q[13]~11, ex04, 1
instance = comp, \cpu|select_RA|Q[13]~14 , cpu|select_RA|Q[13]~14, ex04, 1
instance = comp, \cpu|select_RB|Q[13]~11 , cpu|select_RB|Q[13]~11, ex04, 1
instance = comp, \cpu|select_RB|Q[13]~9 , cpu|select_RB|Q[13]~9, ex04, 1
instance = comp, \cpu|select_RB|Q[13]~8 , cpu|select_RB|Q[13]~8, ex04, 1
instance = comp, \cpu|select_RB|Q[13]~10 , cpu|select_RB|Q[13]~10, ex04, 1
instance = comp, \cpu|select_RB|Q[13] , cpu|select_RB|Q[13], ex04, 1
instance = comp, \cpu|select_B|Q[13] , cpu|select_B|Q[13], ex04, 1
instance = comp, \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34 , cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34 , cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[12]~17 , cpu|select_RA|Q[12]~17, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34 , cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34 , cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[12]~16 , cpu|select_RA|Q[12]~16, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34 , cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[12]~18 , cpu|select_RA|Q[12]~18, ex04, 1
instance = comp, \cpu|select_RB|Q[12]~15 , cpu|select_RB|Q[12]~15, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34 , cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RB|Q[12]~12 , cpu|select_RB|Q[12]~12, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34 , cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RB|Q[12]~13 , cpu|select_RB|Q[12]~13, ex04, 1
instance = comp, \cpu|select_RB|Q[12]~14 , cpu|select_RB|Q[12]~14, ex04, 1
instance = comp, \cpu|select_RB|Q[12] , cpu|select_RB|Q[12], ex04, 1
instance = comp, \cpu|MAR|register8_4|SYNTHESIZED_WIRE_34 , cpu|MAR|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , cpu|RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], ex04, 1
instance = comp, \cpu|select_A|Q[12]~10 , cpu|select_A|Q[12]~10, ex04, 1
instance = comp, \cpu|PC|register8_4|SYNTHESIZED_WIRE_34 , cpu|PC|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_A|Q~9 , cpu|select_A|Q~9, ex04, 1
instance = comp, \cpu|select_A|Q[12]~11 , cpu|select_A|Q[12]~11, ex04, 1
instance = comp, \cpu|select_RA|Q[12]~15 , cpu|select_RA|Q[12]~15, ex04, 1
instance = comp, \cpu|select_A|three_two_translator|15~2 , cpu|select_A|three_two_translator|15~2, ex04, 1
instance = comp, \cpu|select_A|Q[12] , cpu|select_A|Q[12], ex04, 1
instance = comp, \cpu|select_RA|Q[12]~19 , cpu|select_RA|Q[12]~19, ex04, 1
instance = comp, \cpu|select_B|Q[12] , cpu|select_B|Q[12], ex04, 1
instance = comp, \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30 , cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30 , cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RB|Q[11]~19 , cpu|select_RB|Q[11]~19, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30 , cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30 , cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30 , cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RB|Q[11]~17 , cpu|select_RB|Q[11]~17, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30 , cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30 , cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RB|Q[11]~16 , cpu|select_RB|Q[11]~16, ex04, 1
instance = comp, \cpu|select_RB|Q[11]~18 , cpu|select_RB|Q[11]~18, ex04, 1
instance = comp, \cpu|select_RB|Q[11] , cpu|select_RB|Q[11], ex04, 1
instance = comp, \cpu|select_A|Q~12 , cpu|select_A|Q~12, ex04, 1
instance = comp, \cpu|select_A|three_two_translator|15~3 , cpu|select_A|three_two_translator|15~3, ex04, 1
instance = comp, \cpu|PC|register8_3|SYNTHESIZED_WIRE_30 , cpu|PC|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|MAR|register8_3|SYNTHESIZED_WIRE_30 , cpu|MAR|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_A|Q[11]~13 , cpu|select_A|Q[11]~13, ex04, 1
instance = comp, \cpu|select_A|Q[11]~14 , cpu|select_A|Q[11]~14, ex04, 1
instance = comp, \cpu|select_RA|Q[11]~20 , cpu|select_RA|Q[11]~20, ex04, 1
instance = comp, \cpu|select_RA|Q[11]~21 , cpu|select_RA|Q[11]~21, ex04, 1
instance = comp, \cpu|select_RA|Q~22 , cpu|select_RA|Q~22, ex04, 1
instance = comp, \cpu|select_RA|Q[11]~23 , cpu|select_RA|Q[11]~23, ex04, 1
instance = comp, \cpu|select_RA|Q[11]~24 , cpu|select_RA|Q[11]~24, ex04, 1
instance = comp, \cpu|select_A|Q[11] , cpu|select_A|Q[11], ex04, 1
instance = comp, \cpu|select_B|Q[11] , cpu|select_B|Q[11], ex04, 1
instance = comp, \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33 , cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33 , cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[9]~33 , cpu|select_RA|Q[9]~33, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33 , cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33 , cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[9]~31 , cpu|select_RA|Q[9]~31, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33 , cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33 , cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[9]~30 , cpu|select_RA|Q[9]~30, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33 , cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q~32 , cpu|select_RA|Q~32, ex04, 1
instance = comp, \cpu|select_RA|Q[9]~34 , cpu|select_RA|Q[9]~34, ex04, 1
instance = comp, \cpu|select_A|Q[9]~20 , cpu|select_A|Q[9]~20, ex04, 1
instance = comp, \cpu|select_A|Q~19 , cpu|select_A|Q~19, ex04, 1
instance = comp, \cpu|PC|register8_3|SYNTHESIZED_WIRE_33 , cpu|PC|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_A|Q[9]~21 , cpu|select_A|Q[9]~21, ex04, 1
instance = comp, \cpu|select_A|Q[9]~22 , cpu|select_A|Q[9]~22, ex04, 1
instance = comp, \cpu|select_A|Q[9] , cpu|select_A|Q[9], ex04, 1
instance = comp, \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34 , cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34 , cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[8]~38 , cpu|select_RA|Q[8]~38, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34 , cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34 , cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[8]~35 , cpu|select_RA|Q[8]~35, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34 , cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q~37 , cpu|select_RA|Q~37, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34 , cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34 , cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_RA|Q[8]~36 , cpu|select_RA|Q[8]~36, ex04, 1
instance = comp, \cpu|select_RA|Q[8]~39 , cpu|select_RA|Q[8]~39, ex04, 1
instance = comp, \cpu|select_A|Q~23 , cpu|select_A|Q~23, ex04, 1
instance = comp, \cpu|PC|register8_3|SYNTHESIZED_WIRE_34 , cpu|PC|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_A|Q[8]~24 , cpu|select_A|Q[8]~24, ex04, 1
instance = comp, \cpu|select_A|Q[8]~25 , cpu|select_A|Q[8]~25, ex04, 1
instance = comp, \cpu|select_RB|Q[8]~29 , cpu|select_RB|Q[8]~29, ex04, 1
instance = comp, \cpu|select_RB|Q~28 , cpu|select_RB|Q~28, ex04, 1
instance = comp, \cpu|select_RB|Q[8]~30 , cpu|select_RB|Q[8]~30, ex04, 1
instance = comp, \cpu|select_RB|Q[8]~31 , cpu|select_RB|Q[8]~31, ex04, 1
instance = comp, \cpu|select_RB|Q[8] , cpu|select_RB|Q[8], ex04, 1
instance = comp, \cpu|select_A|Q[8]~26 , cpu|select_A|Q[8]~26, ex04, 1
instance = comp, \cpu|select_A|Q[8] , cpu|select_A|Q[8], ex04, 1
instance = comp, \cpu|select_B|Q[8]~25 , cpu|select_B|Q[8]~25, ex04, 1
instance = comp, \cpu|select_B|Q[8] , cpu|select_B|Q[8], ex04, 1
instance = comp, \cpu|select_A|Q[7]~27 , cpu|select_A|Q[7]~27, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30 , cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30 , cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q[7]~43 , cpu|select_RA|Q[7]~43, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30 , cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30 , cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q[7]~40 , cpu|select_RA|Q[7]~40, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30 , cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q~42 , cpu|select_RA|Q~42, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30 , cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30 , cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RA|Q[7]~41 , cpu|select_RA|Q[7]~41, ex04, 1
instance = comp, \cpu|select_RA|Q[7]~44 , cpu|select_RA|Q[7]~44, ex04, 1
instance = comp, \cpu|PC|register8_2|SYNTHESIZED_WIRE_30 , cpu|PC|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_A|Q[7]~28 , cpu|select_A|Q[7]~28, ex04, 1
instance = comp, \cpu|select_RB|Q[7]~32 , cpu|select_RB|Q[7]~32, ex04, 1
instance = comp, \cpu|select_RB|Q[7]~33 , cpu|select_RB|Q[7]~33, ex04, 1
instance = comp, \cpu|select_RB|Q[7]~34 , cpu|select_RB|Q[7]~34, ex04, 1
instance = comp, \cpu|select_RB|Q[7]~35 , cpu|select_RB|Q[7]~35, ex04, 1
instance = comp, \cpu|select_RB|Q[7] , cpu|select_RB|Q[7], ex04, 1
instance = comp, \cpu|select_A|Q[7]~29 , cpu|select_A|Q[7]~29, ex04, 1
instance = comp, \cpu|select_A|Q[7]~30 , cpu|select_A|Q[7]~30, ex04, 1
instance = comp, \cpu|select_B|Q[7]~27 , cpu|select_B|Q[7]~27, ex04, 1
instance = comp, \cpu|select_B|Q[7]~28 , cpu|select_B|Q[7]~28, ex04, 1
instance = comp, \cpu|comb_932|Add6~14 , cpu|comb_932|Add6~14, ex04, 1
instance = comp, \cpu|comb_932|Add6~16 , cpu|comb_932|Add6~16, ex04, 1
instance = comp, \cpu|comb_932|Add6~18 , cpu|comb_932|Add6~18, ex04, 1
instance = comp, \cpu|comb_932|Add6~20 , cpu|comb_932|Add6~20, ex04, 1
instance = comp, \cpu|comb_932|Add6~22 , cpu|comb_932|Add6~22, ex04, 1
instance = comp, \cpu|comb_932|Add6~24 , cpu|comb_932|Add6~24, ex04, 1
instance = comp, \cpu|comb_932|Add6~26 , cpu|comb_932|Add6~26, ex04, 1
instance = comp, \cpu|comb_932|Add6~28 , cpu|comb_932|Add6~28, ex04, 1
instance = comp, \cpu|comb_932|Add0~99 , cpu|comb_932|Add0~99, ex04, 1
instance = comp, \cpu|comb_932|Add0~97 , cpu|comb_932|Add0~97, ex04, 1
instance = comp, \cpu|comb_932|Add0~92 , cpu|comb_932|Add0~92, ex04, 1
instance = comp, \cpu|comb_932|Add0~93 , cpu|comb_932|Add0~93, ex04, 1
instance = comp, \cpu|comb_932|Add0~94 , cpu|comb_932|Add0~94, ex04, 1
instance = comp, \cpu|comb_932|Add0~88 , cpu|comb_932|Add0~88, ex04, 1
instance = comp, \cpu|comb_932|Add0~89 , cpu|comb_932|Add0~89, ex04, 1
instance = comp, \cpu|comb_932|Add0~87 , cpu|comb_932|Add0~87, ex04, 1
instance = comp, \cpu|comb_932|Add0~82 , cpu|comb_932|Add0~82, ex04, 1
instance = comp, \cpu|comb_932|Add0~83 , cpu|comb_932|Add0~83, ex04, 1
instance = comp, \cpu|comb_932|Add0~84 , cpu|comb_932|Add0~84, ex04, 1
instance = comp, \cpu|comb_932|Add0~77 , cpu|comb_932|Add0~77, ex04, 1
instance = comp, \cpu|comb_932|Add0~78 , cpu|comb_932|Add0~78, ex04, 1
instance = comp, \cpu|comb_932|Add0~79 , cpu|comb_932|Add0~79, ex04, 1
instance = comp, \cpu|comb_932|Add0~73 , cpu|comb_932|Add0~73, ex04, 1
instance = comp, \cpu|comb_932|Add0~74 , cpu|comb_932|Add0~74, ex04, 1
instance = comp, \cpu|comb_932|Add0~72 , cpu|comb_932|Add0~72, ex04, 1
instance = comp, \cpu|comb_932|Add0~68 , cpu|comb_932|Add0~68, ex04, 1
instance = comp, \cpu|comb_932|Add0~69 , cpu|comb_932|Add0~69, ex04, 1
instance = comp, \cpu|comb_932|Add0~67 , cpu|comb_932|Add0~67, ex04, 1
instance = comp, \cpu|comb_932|Add0~62 , cpu|comb_932|Add0~62, ex04, 1
instance = comp, \cpu|comb_932|Add0~63 , cpu|comb_932|Add0~63, ex04, 1
instance = comp, \cpu|comb_932|Add0~64 , cpu|comb_932|Add0~64, ex04, 1
instance = comp, \cpu|comb_932|Add0~58 , cpu|comb_932|Add0~58, ex04, 1
instance = comp, \cpu|comb_932|Add0~59 , cpu|comb_932|Add0~59, ex04, 1
instance = comp, \cpu|comb_932|Add0~57 , cpu|comb_932|Add0~57, ex04, 1
instance = comp, \cpu|comb_932|Add0~53 , cpu|comb_932|Add0~53, ex04, 1
instance = comp, \cpu|comb_932|Add0~54 , cpu|comb_932|Add0~54, ex04, 1
instance = comp, \cpu|comb_932|Add0~52 , cpu|comb_932|Add0~52, ex04, 1
instance = comp, \cpu|comb_932|Add0~45 , cpu|comb_932|Add0~45, ex04, 1
instance = comp, \cpu|select_A|Q[4]~70 , cpu|select_A|Q[4]~70, ex04, 1
instance = comp, \cpu|comb_932|Add0~17 , cpu|comb_932|Add0~17, ex04, 1
instance = comp, \cpu|select_A|Q[4]~44 , cpu|select_A|Q[4]~44, ex04, 1
instance = comp, \cpu|select_A|Q[4]~45 , cpu|select_A|Q[4]~45, ex04, 1
instance = comp, \cpu|comb_932|Add0~46 , cpu|comb_932|Add0~46, ex04, 1
instance = comp, \cpu|select_A|three_two_translator|15~4 , cpu|select_A|three_two_translator|15~4, ex04, 1
instance = comp, \cpu|comb_932|Add0~14 , cpu|comb_932|Add0~14, ex04, 1
instance = comp, \cpu|comb_932|Add0~15 , cpu|comb_932|Add0~15, ex04, 1
instance = comp, \cpu|comb_932|Add0~47 , cpu|comb_932|Add0~47, ex04, 1
instance = comp, \cpu|comb_932|Add0~48 , cpu|comb_932|Add0~48, ex04, 1
instance = comp, \cpu|comb_932|Add0~49 , cpu|comb_932|Add0~49, ex04, 1
instance = comp, \cpu|comb_932|Add0~38 , cpu|comb_932|Add0~38, ex04, 1
instance = comp, \cpu|comb_932|Add0~39 , cpu|comb_932|Add0~39, ex04, 1
instance = comp, \cpu|comb_932|Add0~40 , cpu|comb_932|Add0~40, ex04, 1
instance = comp, \cpu|comb_932|Add0~41 , cpu|comb_932|Add0~41, ex04, 1
instance = comp, \cpu|comb_932|Add0~42 , cpu|comb_932|Add0~42, ex04, 1
instance = comp, \cpu|comb_932|Add0~31 , cpu|comb_932|Add0~31, ex04, 1
instance = comp, \cpu|comb_932|Add0~33 , cpu|comb_932|Add0~33, ex04, 1
instance = comp, \cpu|comb_932|Add0~34 , cpu|comb_932|Add0~34, ex04, 1
instance = comp, \cpu|comb_932|Add0~32 , cpu|comb_932|Add0~32, ex04, 1
instance = comp, \cpu|comb_932|Add0~35 , cpu|comb_932|Add0~35, ex04, 1
instance = comp, \cpu|comb_932|Add0~25 , cpu|comb_932|Add0~25, ex04, 1
instance = comp, \cpu|comb_932|Add0~26 , cpu|comb_932|Add0~26, ex04, 1
instance = comp, \cpu|comb_932|Add0~27 , cpu|comb_932|Add0~27, ex04, 1
instance = comp, \cpu|comb_932|Add0~28 , cpu|comb_932|Add0~28, ex04, 1
instance = comp, \cpu|comb_932|Add0~24 , cpu|comb_932|Add0~24, ex04, 1
instance = comp, \cpu|comb_932|Add0~12 , cpu|comb_932|Add0~12, ex04, 1
instance = comp, \cpu|select_B|Q[0]~39 , cpu|select_B|Q[0]~39, ex04, 1
instance = comp, \cpu|select_A|Q[0]~67 , cpu|select_A|Q[0]~67, ex04, 1
instance = comp, \cpu|select_A|Q[0]~66 , cpu|select_A|Q[0]~66, ex04, 1
instance = comp, \cpu|select_A|Q[0]~68 , cpu|select_A|Q[0]~68, ex04, 1
instance = comp, \cpu|comb_932|Add0~13 , cpu|comb_932|Add0~13, ex04, 1
instance = comp, \cpu|comb_932|Add0~16 , cpu|comb_932|Add0~16, ex04, 1
instance = comp, \cpu|comb_932|Add0~18 , cpu|comb_932|Add0~18, ex04, 1
instance = comp, \cpu|comb_932|Add0~19 , cpu|comb_932|Add0~19, ex04, 1
instance = comp, \cpu|comb_932|Add0~21 , cpu|comb_932|Add0~21, ex04, 1
instance = comp, \cpu|comb_932|Add0~22 , cpu|comb_932|Add0~22, ex04, 1
instance = comp, \cpu|comb_932|Add0~29 , cpu|comb_932|Add0~29, ex04, 1
instance = comp, \cpu|comb_932|Add0~36 , cpu|comb_932|Add0~36, ex04, 1
instance = comp, \cpu|comb_932|Add0~43 , cpu|comb_932|Add0~43, ex04, 1
instance = comp, \cpu|comb_932|Add0~50 , cpu|comb_932|Add0~50, ex04, 1
instance = comp, \cpu|comb_932|Add0~55 , cpu|comb_932|Add0~55, ex04, 1
instance = comp, \cpu|comb_932|Add0~60 , cpu|comb_932|Add0~60, ex04, 1
instance = comp, \cpu|comb_932|Add0~65 , cpu|comb_932|Add0~65, ex04, 1
instance = comp, \cpu|comb_932|Add0~70 , cpu|comb_932|Add0~70, ex04, 1
instance = comp, \cpu|comb_932|Add0~75 , cpu|comb_932|Add0~75, ex04, 1
instance = comp, \cpu|comb_932|Add0~80 , cpu|comb_932|Add0~80, ex04, 1
instance = comp, \cpu|comb_932|Add0~85 , cpu|comb_932|Add0~85, ex04, 1
instance = comp, \cpu|comb_932|Add0~90 , cpu|comb_932|Add0~90, ex04, 1
instance = comp, \cpu|comb_932|Add0~95 , cpu|comb_932|Add0~95, ex04, 1
instance = comp, \cpu|comb_932|Add0~100 , cpu|comb_932|Add0~100, ex04, 1
instance = comp, \cpu|comb_932|Mux2~29 , cpu|comb_932|Mux2~29, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0 , cpu|comb_932|comb_22|union[13].row|union[1].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[3].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0 , cpu|comb_932|comb_22|union[2].row|union[1].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0 , cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[2].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|select_B|Q[2]~41 , cpu|select_B|Q[2]~41, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[2].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0 , cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0 , cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|F~0 , cpu|comb_932|F~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[1].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[1].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~0 , cpu|comb_932|comb_22|union[3].row|union[1].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[4].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[3].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|select_A|Q[5]~36 , cpu|select_A|Q[5]~36, ex04, 1
instance = comp, \cpu|PC|register8_2|SYNTHESIZED_WIRE_33 , cpu|PC|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_A|Q[5]~37 , cpu|select_A|Q[5]~37, ex04, 1
instance = comp, \cpu|select_A|Q[5]~38 , cpu|select_A|Q[5]~38, ex04, 1
instance = comp, \cpu|select_A|Q[5]~39 , cpu|select_A|Q[5]~39, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0 , cpu|comb_932|comb_22|union[0].row|union[5].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|select_A|Q[6]~32 , cpu|select_A|Q[6]~32, ex04, 1
instance = comp, \cpu|PC|register8_2|SYNTHESIZED_WIRE_32 , cpu|PC|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_A|Q[6]~31 , cpu|select_A|Q[6]~31, ex04, 1
instance = comp, \cpu|select_A|Q[6]~33 , cpu|select_A|Q[6]~33, ex04, 1
instance = comp, \cpu|select_A|Q[6]~34 , cpu|select_A|Q[6]~34, ex04, 1
instance = comp, \cpu|select_RA|Q[6]~49 , cpu|select_RA|Q[6]~49, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0 , cpu|comb_932|comb_22|union[0].row|union[6].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~0 , cpu|comb_932|comb_22|union[4].row|union[1].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[4].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[7].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2 , cpu|comb_932|comb_22|union[5].row|union[0].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2 , cpu|comb_932|comb_22|union[5].row|union[1].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0 , cpu|comb_932|comb_22|union[0].row|union[8].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[7].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[6].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~0 , cpu|comb_932|comb_22|union[6].row|union[1].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[7].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0 , cpu|comb_932|comb_22|union[0].row|union[9].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[8].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[7].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0 , cpu|comb_932|comb_22|union[0].row|union[10].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[8].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[9].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[7].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[8].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[7].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2 , cpu|comb_932|comb_22|union[7].row|union[1].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2 , cpu|comb_932|comb_22|union[7].row|union[0].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[7].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[7].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[7].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[7].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[11].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[9].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[10].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[8].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[9].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[8].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[7].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[7].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[7].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2 , cpu|comb_932|comb_22|union[8].row|union[1].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2 , cpu|comb_932|comb_22|union[8].row|union[0].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[7].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[8].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[7].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[8].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[8].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[7].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[12].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[10].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[11].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[9].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[10].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[8].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[9].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[8].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[7].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[7].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[7].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[8].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[8].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2 , cpu|comb_932|comb_22|union[9].row|union[1].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[8].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2 , cpu|comb_932|comb_22|union[9].row|union[0].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[9].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[8].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[9].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[9].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[9].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32 , cpu|add_register[6].R|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32 , cpu|add_register[7].R|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32 , cpu|add_register[1].R|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[10]~23 , cpu|select_RB|Q[10]~23, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32 , cpu|add_register[5].R|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32 , cpu|add_register[4].R|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q~21 , cpu|select_RB|Q~21, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32 , cpu|add_register[3].R|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32 , cpu|add_register[2].R|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RB|Q[10]~20 , cpu|select_RB|Q[10]~20, ex04, 1
instance = comp, \cpu|select_RB|Q[10]~22 , cpu|select_RB|Q[10]~22, ex04, 1
instance = comp, \cpu|select_RB|Q[10] , cpu|select_RB|Q[10], ex04, 1
instance = comp, \cpu|select_B|Q[10]~23 , cpu|select_B|Q[10]~23, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2 , cpu|comb_932|comb_22|union[10].row|union[0].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[9].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2 , cpu|comb_932|comb_22|union[10].row|union[1].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[10].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[10].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[9].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[8].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[7].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[8].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[11].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~2 , cpu|comb_932|comb_22|union[0].row|union[13].unit|comb~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[12].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[10].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[11].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[9].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[10].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[9].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[7].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[8].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[7].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[7].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[8].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[9].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[10].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[10].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0 , cpu|comb_932|comb_22|union[11].row|union[1].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[10].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[11].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[11].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[11].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[10].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[9].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[8].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[8].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[12].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0 , cpu|comb_932|comb_22|union[0].row|union[14].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S , cpu|comb_932|comb_22|union[1].row|union[13].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[11].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S , cpu|comb_932|comb_22|union[2].row|union[12].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[10].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S , cpu|comb_932|comb_22|union[3].row|union[11].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[9].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S , cpu|comb_932|comb_22|union[4].row|union[10].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S , cpu|comb_932|comb_22|union[5].row|union[9].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[7].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S , cpu|comb_932|comb_22|union[6].row|union[8].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[7].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S , cpu|comb_932|comb_22|union[7].row|union[7].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S , cpu|comb_932|comb_22|union[8].row|union[6].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S , cpu|comb_932|comb_22|union[9].row|union[5].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S , cpu|comb_932|comb_22|union[10].row|union[4].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S , cpu|comb_932|comb_22|union[11].row|union[3].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[11].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0 , cpu|comb_932|comb_22|union[12].row|union[1].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[12].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[11].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[12].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S , cpu|comb_932|comb_22|union[12].row|union[2].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[12].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0 , cpu|comb_932|comb_22|union[13].row|union[0].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S , cpu|comb_932|comb_22|union[13].row|union[1].unit|add|S, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[14].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux2~38 , cpu|comb_932|Mux2~38, ex04, 1
instance = comp, \cpu|comb_932|Mux2~30 , cpu|comb_932|Mux2~30, ex04, 1
instance = comp, \cpu|comb_932|Mux2~31 , cpu|comb_932|Mux2~31, ex04, 1
instance = comp, \cpu|comb_932|Mux2~32 , cpu|comb_932|Mux2~32, ex04, 1
instance = comp, \cpu|comb_932|Mux2~33 , cpu|comb_932|Mux2~33, ex04, 1
instance = comp, \cpu|comb_932|Mux2~26 , cpu|comb_932|Mux2~26, ex04, 1
instance = comp, \cpu|comb_932|Mux2~27 , cpu|comb_932|Mux2~27, ex04, 1
instance = comp, \cpu|comb_932|Mux2~28 , cpu|comb_932|Mux2~28, ex04, 1
instance = comp, \cpu|comb_932|Mux2~34 , cpu|comb_932|Mux2~34, ex04, 1
instance = comp, \cpu|comb_932|Mux2~35 , cpu|comb_932|Mux2~35, ex04, 1
instance = comp, \cpu|comb_932|Mux2~36 , cpu|comb_932|Mux2~36, ex04, 1
instance = comp, \cpu|comb_932|Mux0~0 , cpu|comb_932|Mux0~0, ex04, 1
instance = comp, \cpu|comb_932|Mux0~0clkctrl , cpu|comb_932|Mux0~0clkctrl, ex04, 1
instance = comp, \cpu|comb_932|F[14] , cpu|comb_932|F[14], ex04, 1
instance = comp, \cpu|MAR|register8_4|SYNTHESIZED_WIRE_32 , cpu|MAR|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_A|Q[14]~4 , cpu|select_A|Q[14]~4, ex04, 1
instance = comp, \cpu|PC|register8_4|SYNTHESIZED_WIRE_32 , cpu|PC|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_A|Q~3 , cpu|select_A|Q~3, ex04, 1
instance = comp, \cpu|select_A|Q[14]~5 , cpu|select_A|Q[14]~5, ex04, 1
instance = comp, \cpu|select_A|Q[14] , cpu|select_A|Q[14], ex04, 1
instance = comp, \cpu|comb_932|Equal1~5 , cpu|comb_932|Equal1~5, ex04, 1
instance = comp, \cpu|comb_932|Equal1~6 , cpu|comb_932|Equal1~6, ex04, 1
instance = comp, \cpu|comb_932|Equal1~7 , cpu|comb_932|Equal1~7, ex04, 1
instance = comp, \cpu|comb_932|Equal1~8 , cpu|comb_932|Equal1~8, ex04, 1
instance = comp, \cpu|comb_932|Equal1~9 , cpu|comb_932|Equal1~9, ex04, 1
instance = comp, \cpu|comb_932|Equal1~0 , cpu|comb_932|Equal1~0, ex04, 1
instance = comp, \cpu|comb_932|Equal1~1 , cpu|comb_932|Equal1~1, ex04, 1
instance = comp, \cpu|comb_932|Equal1~2 , cpu|comb_932|Equal1~2, ex04, 1
instance = comp, \cpu|comb_932|Equal1~4 , cpu|comb_932|Equal1~4, ex04, 1
instance = comp, \cpu|comb_932|Equal1~3 , cpu|comb_932|Equal1~3, ex04, 1
instance = comp, \cpu|comb_932|Equal1~10 , cpu|comb_932|Equal1~10, ex04, 1
instance = comp, \cpu|comb_932|jumpTag~3 , cpu|comb_932|jumpTag~3, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~1 , cpu|comb_932|LessThan3~1, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~3 , cpu|comb_932|LessThan3~3, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~5 , cpu|comb_932|LessThan3~5, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~7 , cpu|comb_932|LessThan3~7, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~9 , cpu|comb_932|LessThan3~9, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~11 , cpu|comb_932|LessThan3~11, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~13 , cpu|comb_932|LessThan3~13, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~15 , cpu|comb_932|LessThan3~15, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~17 , cpu|comb_932|LessThan3~17, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~19 , cpu|comb_932|LessThan3~19, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~21 , cpu|comb_932|LessThan3~21, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~23 , cpu|comb_932|LessThan3~23, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~25 , cpu|comb_932|LessThan3~25, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~27 , cpu|comb_932|LessThan3~27, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~29 , cpu|comb_932|LessThan3~29, ex04, 1
instance = comp, \cpu|comb_932|LessThan3~30 , cpu|comb_932|LessThan3~30, ex04, 1
instance = comp, \cpu|comb_932|jumpTag~5 , cpu|comb_932|jumpTag~5, ex04, 1
instance = comp, \cpu|comb_932|jumpTag~2 , cpu|comb_932|jumpTag~2, ex04, 1
instance = comp, \cpu|comb_932|jumpTag~4 , cpu|comb_932|jumpTag~4, ex04, 1
instance = comp, \cpu|comb_932|jumpTag , cpu|comb_932|jumpTag, ex04, 1
instance = comp, \cpu|comb_932|Mux2~20 , cpu|comb_932|Mux2~20, ex04, 1
instance = comp, \cpu|comb_932|Mux10~0 , cpu|comb_932|Mux10~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~2 , cpu|comb_932|comb_22|union[6].row|union[0].unit|add|S~2, ex04, 1
instance = comp, \cpu|comb_932|Mux10~1 , cpu|comb_932|Mux10~1, ex04, 1
instance = comp, \cpu|comb_932|Mux10~2 , cpu|comb_932|Mux10~2, ex04, 1
instance = comp, \cpu|comb_932|Mux10~3 , cpu|comb_932|Mux10~3, ex04, 1
instance = comp, \cpu|comb_932|Mux10~4 , cpu|comb_932|Mux10~4, ex04, 1
instance = comp, \cpu|comb_932|Mux9~3 , cpu|comb_932|Mux9~3, ex04, 1
instance = comp, \cpu|comb_932|Mux9~6 , cpu|comb_932|Mux9~6, ex04, 1
instance = comp, \cpu|comb_932|Mux9~7 , cpu|comb_932|Mux9~7, ex04, 1
instance = comp, \cpu|comb_932|Mux9~4 , cpu|comb_932|Mux9~4, ex04, 1
instance = comp, \cpu|comb_932|Mux9~5 , cpu|comb_932|Mux9~5, ex04, 1
instance = comp, \cpu|comb_932|Mux10~5 , cpu|comb_932|Mux10~5, ex04, 1
instance = comp, \cpu|comb_932|Mux10~6 , cpu|comb_932|Mux10~6, ex04, 1
instance = comp, \cpu|comb_932|Mux10~7 , cpu|comb_932|Mux10~7, ex04, 1
instance = comp, \cpu|comb_932|Mux10~8 , cpu|comb_932|Mux10~8, ex04, 1
instance = comp, \cpu|comb_932|Mux10~9 , cpu|comb_932|Mux10~9, ex04, 1
instance = comp, \cpu|comb_932|Mux10~10 , cpu|comb_932|Mux10~10, ex04, 1
instance = comp, \cpu|comb_932|F[6] , cpu|comb_932|F[6], ex04, 1
instance = comp, \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32 , cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_RA|Q[6]~46 , cpu|select_RA|Q[6]~46, ex04, 1
instance = comp, \cpu|select_RA|Q[6]~47 , cpu|select_RA|Q[6]~47, ex04, 1
instance = comp, \cpu|select_RA|Q[6]~48 , cpu|select_RA|Q[6]~48, ex04, 1
instance = comp, \cpu|select_A|Q[6]~35 , cpu|select_A|Q[6]~35, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[7].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux9~11 , cpu|comb_932|Mux9~11, ex04, 1
instance = comp, \cpu|comb_932|Mux9~9 , cpu|comb_932|Mux9~9, ex04, 1
instance = comp, \cpu|comb_932|Mux9~10 , cpu|comb_932|Mux9~10, ex04, 1
instance = comp, \cpu|comb_932|Mux9~12 , cpu|comb_932|Mux9~12, ex04, 1
instance = comp, \cpu|comb_932|Mux9~18 , cpu|comb_932|Mux9~18, ex04, 1
instance = comp, \cpu|comb_932|Mux9~13 , cpu|comb_932|Mux9~13, ex04, 1
instance = comp, \cpu|comb_932|Mux9~14 , cpu|comb_932|Mux9~14, ex04, 1
instance = comp, \cpu|comb_932|Mux9~15 , cpu|comb_932|Mux9~15, ex04, 1
instance = comp, \cpu|comb_932|Mux9~16 , cpu|comb_932|Mux9~16, ex04, 1
instance = comp, \cpu|comb_932|Mux9~8 , cpu|comb_932|Mux9~8, ex04, 1
instance = comp, \cpu|comb_932|Mux9~17 , cpu|comb_932|Mux9~17, ex04, 1
instance = comp, \cpu|comb_932|F[7] , cpu|comb_932|F[7], ex04, 1
instance = comp, \cpu|IR|register8_2|SYNTHESIZED_WIRE_30 , cpu|IR|register8_2|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_control_RA[2]~14 , cpu|select_control_RA[2]~14, ex04, 1
instance = comp, \cpu|select_control_RA[2]~30 , cpu|select_control_RA[2]~30, ex04, 1
instance = comp, \cpu|select_control_RA[2]~28 , cpu|select_control_RA[2]~28, ex04, 1
instance = comp, \cpu|select_control_RA[2]~31 , cpu|select_control_RA[2]~31, ex04, 1
instance = comp, \cpu|select_RA|Q[1]~70 , cpu|select_RA|Q[1]~70, ex04, 1
instance = comp, \cpu|select_RA|Q[1]~73 , cpu|select_RA|Q[1]~73, ex04, 1
instance = comp, \cpu|select_RA|Q[1]~71 , cpu|select_RA|Q[1]~71, ex04, 1
instance = comp, \cpu|select_RA|Q~72 , cpu|select_RA|Q~72, ex04, 1
instance = comp, \cpu|select_RA|Q[1]~74 , cpu|select_RA|Q[1]~74, ex04, 1
instance = comp, \cpu|select_B|Q[1]~35 , cpu|select_B|Q[1]~35, ex04, 1
instance = comp, \cpu|select_B|Q[1]~44 , cpu|select_B|Q[1]~44, ex04, 1
instance = comp, \cpu|comb_932|Mux15~12 , cpu|comb_932|Mux15~12, ex04, 1
instance = comp, \cpu|comb_932|Mux15~7 , cpu|comb_932|Mux15~7, ex04, 1
instance = comp, \cpu|comb_932|Mux15~8 , cpu|comb_932|Mux15~8, ex04, 1
instance = comp, \cpu|comb_932|Mux15~9 , cpu|comb_932|Mux15~9, ex04, 1
instance = comp, \cpu|comb_932|F~1 , cpu|comb_932|F~1, ex04, 1
instance = comp, \cpu|comb_932|Mux15~3 , cpu|comb_932|Mux15~3, ex04, 1
instance = comp, \cpu|comb_932|Mux15~4 , cpu|comb_932|Mux15~4, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[1].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux15~5 , cpu|comb_932|Mux15~5, ex04, 1
instance = comp, \cpu|comb_932|Mux15~6 , cpu|comb_932|Mux15~6, ex04, 1
instance = comp, \cpu|comb_932|Mux15~10 , cpu|comb_932|Mux15~10, ex04, 1
instance = comp, \cpu|comb_932|Mux15~2 , cpu|comb_932|Mux15~2, ex04, 1
instance = comp, \cpu|comb_932|Mux15~11 , cpu|comb_932|Mux15~11, ex04, 1
instance = comp, \cpu|comb_932|F[1] , cpu|comb_932|F[1], ex04, 1
instance = comp, \cpu|MAR|register8_1|SYNTHESIZED_WIRE_33 , cpu|MAR|register8_1|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~14, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~13, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, ex04, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, ex04, 1
instance = comp, \cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , cpu|RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, ex04, 1
instance = comp, \cpu|MAR|register8_3|SYNTHESIZED_WIRE_32 , cpu|MAR|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_A|Q[10]~16 , cpu|select_A|Q[10]~16, ex04, 1
instance = comp, \cpu|PC|register8_3|SYNTHESIZED_WIRE_32 , cpu|PC|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_A|Q~15 , cpu|select_A|Q~15, ex04, 1
instance = comp, \cpu|select_A|Q[10]~17 , cpu|select_A|Q[10]~17, ex04, 1
instance = comp, \cpu|select_A|Q[10]~18 , cpu|select_A|Q[10]~18, ex04, 1
instance = comp, \cpu|select_A|Q[10] , cpu|select_A|Q[10], ex04, 1
instance = comp, \cpu|comb_932|Mux6~4 , cpu|comb_932|Mux6~4, ex04, 1
instance = comp, \cpu|comb_932|Mux6~5 , cpu|comb_932|Mux6~5, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[10].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux6~6 , cpu|comb_932|Mux6~6, ex04, 1
instance = comp, \cpu|comb_932|Mux6~7 , cpu|comb_932|Mux6~7, ex04, 1
instance = comp, \cpu|comb_932|Mux6~0 , cpu|comb_932|Mux6~0, ex04, 1
instance = comp, \cpu|comb_932|Mux6~1 , cpu|comb_932|Mux6~1, ex04, 1
instance = comp, \cpu|comb_932|Mux6~2 , cpu|comb_932|Mux6~2, ex04, 1
instance = comp, \cpu|comb_932|Mux6~3 , cpu|comb_932|Mux6~3, ex04, 1
instance = comp, \cpu|comb_932|Mux6~8 , cpu|comb_932|Mux6~8, ex04, 1
instance = comp, \cpu|comb_932|Mux6~9 , cpu|comb_932|Mux6~9, ex04, 1
instance = comp, \cpu|comb_932|Mux6~10 , cpu|comb_932|Mux6~10, ex04, 1
instance = comp, \cpu|comb_932|F[10] , cpu|comb_932|F[10], ex04, 1
instance = comp, \cpu|IR|register8_3|SYNTHESIZED_WIRE_32 , cpu|IR|register8_3|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_control_RA~20 , cpu|select_control_RA~20, ex04, 1
instance = comp, \cpu|select_control_RA[5]~23 , cpu|select_control_RA[5]~23, ex04, 1
instance = comp, \cpu|select_control_RA[5]~24 , cpu|select_control_RA[5]~24, ex04, 1
instance = comp, \cpu|select_control_RA[5]~25 , cpu|select_control_RA[5]~25, ex04, 1
instance = comp, \cpu|select_control_RA[5]~26 , cpu|select_control_RA[5]~26, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33 , cpu|add_register[2].R|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[5]~50 , cpu|select_RA|Q[5]~50, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33 , cpu|add_register[3].R|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q~52 , cpu|select_RA|Q~52, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33 , cpu|add_register[4].R|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33 , cpu|add_register[6].R|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[5]~53 , cpu|select_RA|Q[5]~53, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33 , cpu|add_register[7].R|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33 , cpu|add_register[1].R|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RA|Q[5]~51 , cpu|select_RA|Q[5]~51, ex04, 1
instance = comp, \cpu|select_RA|Q[5]~54 , cpu|select_RA|Q[5]~54, ex04, 1
instance = comp, \cpu|select_A|Q[5]~40 , cpu|select_A|Q[5]~40, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~2 , cpu|comb_932|comb_22|union[4].row|union[0].unit|add|S~2, ex04, 1
instance = comp, \cpu|comb_932|Mux12~3 , cpu|comb_932|Mux12~3, ex04, 1
instance = comp, \cpu|comb_932|Mux12~4 , cpu|comb_932|Mux12~4, ex04, 1
instance = comp, \cpu|comb_932|Mux12~5 , cpu|comb_932|Mux12~5, ex04, 1
instance = comp, \cpu|comb_932|Mux12~6 , cpu|comb_932|Mux12~6, ex04, 1
instance = comp, \cpu|comb_932|Mux12~12 , cpu|comb_932|Mux12~12, ex04, 1
instance = comp, \cpu|comb_932|Mux12~7 , cpu|comb_932|Mux12~7, ex04, 1
instance = comp, \cpu|comb_932|Mux12~8 , cpu|comb_932|Mux12~8, ex04, 1
instance = comp, \cpu|comb_932|Mux12~9 , cpu|comb_932|Mux12~9, ex04, 1
instance = comp, \cpu|comb_932|Mux12~10 , cpu|comb_932|Mux12~10, ex04, 1
instance = comp, \cpu|comb_932|Mux12~2 , cpu|comb_932|Mux12~2, ex04, 1
instance = comp, \cpu|comb_932|Mux12~11 , cpu|comb_932|Mux12~11, ex04, 1
instance = comp, \cpu|comb_932|F[4] , cpu|comb_932|F[4], ex04, 1
instance = comp, \cpu|PC|register8_2|SYNTHESIZED_WIRE_34 , cpu|PC|register8_2|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_A|Q[4]~42 , cpu|select_A|Q[4]~42, ex04, 1
instance = comp, \cpu|select_A|Q[4]~41 , cpu|select_A|Q[4]~41, ex04, 1
instance = comp, \cpu|select_A|Q[4]~47 , cpu|select_A|Q[4]~47, ex04, 1
instance = comp, \cpu|comb_932|Mux13~3 , cpu|comb_932|Mux13~3, ex04, 1
instance = comp, \cpu|comb_932|Mux13~4 , cpu|comb_932|Mux13~4, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[3].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux13~5 , cpu|comb_932|Mux13~5, ex04, 1
instance = comp, \cpu|comb_932|Mux13~6 , cpu|comb_932|Mux13~6, ex04, 1
instance = comp, \cpu|comb_932|Mux13~12 , cpu|comb_932|Mux13~12, ex04, 1
instance = comp, \cpu|comb_932|Mux13~7 , cpu|comb_932|Mux13~7, ex04, 1
instance = comp, \cpu|comb_932|Mux13~8 , cpu|comb_932|Mux13~8, ex04, 1
instance = comp, \cpu|comb_932|Mux13~9 , cpu|comb_932|Mux13~9, ex04, 1
instance = comp, \cpu|comb_932|Mux13~10 , cpu|comb_932|Mux13~10, ex04, 1
instance = comp, \cpu|comb_932|Mux13~2 , cpu|comb_932|Mux13~2, ex04, 1
instance = comp, \cpu|comb_932|Mux13~11 , cpu|comb_932|Mux13~11, ex04, 1
instance = comp, \cpu|comb_932|F[3] , cpu|comb_932|F[3], ex04, 1
instance = comp, \cpu|IR|register8_1|SYNTHESIZED_WIRE_30 , cpu|IR|register8_1|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_control_RA~40 , cpu|select_control_RA~40, ex04, 1
instance = comp, \cpu|select_RA|Q~27 , cpu|select_RA|Q~27, ex04, 1
instance = comp, \cpu|select_RA|Q[10]~26 , cpu|select_RA|Q[10]~26, ex04, 1
instance = comp, \cpu|select_RA|Q[10]~28 , cpu|select_RA|Q[10]~28, ex04, 1
instance = comp, \cpu|select_RA|Q[10]~25 , cpu|select_RA|Q[10]~25, ex04, 1
instance = comp, \cpu|select_RA|Q[10]~29 , cpu|select_RA|Q[10]~29, ex04, 1
instance = comp, \cpu|select_B|Q[10] , cpu|select_B|Q[10], ex04, 1
instance = comp, \cpu|comb_932|Mux14~12 , cpu|comb_932|Mux14~12, ex04, 1
instance = comp, \cpu|comb_932|Mux14~7 , cpu|comb_932|Mux14~7, ex04, 1
instance = comp, \cpu|comb_932|Mux14~8 , cpu|comb_932|Mux14~8, ex04, 1
instance = comp, \cpu|comb_932|Mux14~3 , cpu|comb_932|Mux14~3, ex04, 1
instance = comp, \cpu|comb_932|Mux14~4 , cpu|comb_932|Mux14~4, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~2 , cpu|comb_932|comb_22|union[2].row|union[0].unit|add|S~2, ex04, 1
instance = comp, \cpu|comb_932|Mux14~5 , cpu|comb_932|Mux14~5, ex04, 1
instance = comp, \cpu|comb_932|Mux14~6 , cpu|comb_932|Mux14~6, ex04, 1
instance = comp, \cpu|comb_932|Mux14~9 , cpu|comb_932|Mux14~9, ex04, 1
instance = comp, \cpu|comb_932|Mux14~10 , cpu|comb_932|Mux14~10, ex04, 1
instance = comp, \cpu|comb_932|Mux14~2 , cpu|comb_932|Mux14~2, ex04, 1
instance = comp, \cpu|comb_932|Mux14~11 , cpu|comb_932|Mux14~11, ex04, 1
instance = comp, \cpu|comb_932|F[2] , cpu|comb_932|F[2], ex04, 1
instance = comp, \cpu|IR|register8_1|SYNTHESIZED_WIRE_32 , cpu|IR|register8_1|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|select_control_RB[6]~21 , cpu|select_control_RB[6]~21, ex04, 1
instance = comp, \cpu|select_control_RB[6]~22 , cpu|select_control_RB[6]~22, ex04, 1
instance = comp, \cpu|select_control_RA~19 , cpu|select_control_RA~19, ex04, 1
instance = comp, \cpu|select_control_RB[6]~20 , cpu|select_control_RB[6]~20, ex04, 1
instance = comp, \cpu|select_control_RB[6]~23 , cpu|select_control_RB[6]~23, ex04, 1
instance = comp, \cpu|select_RB|Q[9]~27 , cpu|select_RB|Q[9]~27, ex04, 1
instance = comp, \cpu|select_RB|Q[9]~25 , cpu|select_RB|Q[9]~25, ex04, 1
instance = comp, \cpu|select_RB|Q[9]~24 , cpu|select_RB|Q[9]~24, ex04, 1
instance = comp, \cpu|select_RB|Q[9]~26 , cpu|select_RB|Q[9]~26, ex04, 1
instance = comp, \cpu|select_RB|Q[9] , cpu|select_RB|Q[9], ex04, 1
instance = comp, \cpu|select_B|Q[9]~24 , cpu|select_B|Q[9]~24, ex04, 1
instance = comp, \cpu|select_B|Q[9] , cpu|select_B|Q[9], ex04, 1
instance = comp, \cpu|comb_932|Mux7~0 , cpu|comb_932|Mux7~0, ex04, 1
instance = comp, \cpu|comb_932|Mux7~1 , cpu|comb_932|Mux7~1, ex04, 1
instance = comp, \cpu|comb_932|Mux7~2 , cpu|comb_932|Mux7~2, ex04, 1
instance = comp, \cpu|comb_932|Mux7~3 , cpu|comb_932|Mux7~3, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[9].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux7~6 , cpu|comb_932|Mux7~6, ex04, 1
instance = comp, \cpu|comb_932|Mux7~4 , cpu|comb_932|Mux7~4, ex04, 1
instance = comp, \cpu|comb_932|Mux7~5 , cpu|comb_932|Mux7~5, ex04, 1
instance = comp, \cpu|comb_932|Mux7~7 , cpu|comb_932|Mux7~7, ex04, 1
instance = comp, \cpu|comb_932|Mux7~8 , cpu|comb_932|Mux7~8, ex04, 1
instance = comp, \cpu|comb_932|Mux7~9 , cpu|comb_932|Mux7~9, ex04, 1
instance = comp, \cpu|comb_932|Mux7~10 , cpu|comb_932|Mux7~10, ex04, 1
instance = comp, \cpu|comb_932|F[9] , cpu|comb_932|F[9], ex04, 1
instance = comp, \cpu|IR|register8_3|SYNTHESIZED_WIRE_33 , cpu|IR|register8_3|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_control_RA~22 , cpu|select_control_RA~22, ex04, 1
instance = comp, \cpu|CPR[5]~13 , cpu|CPR[5]~13, ex04, 1
instance = comp, \cpu|CPR[5] , cpu|CPR[5], ex04, 1
instance = comp, \cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33 , cpu|add_register[5].R|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_RB|Q[5]~41 , cpu|select_RB|Q[5]~41, ex04, 1
instance = comp, \cpu|select_RB|Q[5]~40 , cpu|select_RB|Q[5]~40, ex04, 1
instance = comp, \cpu|select_RB|Q[5]~42 , cpu|select_RB|Q[5]~42, ex04, 1
instance = comp, \cpu|select_RB|Q[5]~43 , cpu|select_RB|Q[5]~43, ex04, 1
instance = comp, \cpu|select_RB|Q[5] , cpu|select_RB|Q[5], ex04, 1
instance = comp, \cpu|select_B|Q[5]~30 , cpu|select_B|Q[5]~30, ex04, 1
instance = comp, \cpu|select_B|Q[5]~31 , cpu|select_B|Q[5]~31, ex04, 1
instance = comp, \cpu|comb_932|Mux11~5 , cpu|comb_932|Mux11~5, ex04, 1
instance = comp, \cpu|comb_932|Mux11~6 , cpu|comb_932|Mux11~6, ex04, 1
instance = comp, \cpu|comb_932|Mux11~7 , cpu|comb_932|Mux11~7, ex04, 1
instance = comp, \cpu|comb_932|Mux11~8 , cpu|comb_932|Mux11~8, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[5].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux11~3 , cpu|comb_932|Mux11~3, ex04, 1
instance = comp, \cpu|comb_932|Mux11~1 , cpu|comb_932|Mux11~1, ex04, 1
instance = comp, \cpu|comb_932|Mux11~2 , cpu|comb_932|Mux11~2, ex04, 1
instance = comp, \cpu|comb_932|Mux11~4 , cpu|comb_932|Mux11~4, ex04, 1
instance = comp, \cpu|comb_932|Mux11~9 , cpu|comb_932|Mux11~9, ex04, 1
instance = comp, \cpu|comb_932|Mux11~0 , cpu|comb_932|Mux11~0, ex04, 1
instance = comp, \cpu|comb_932|Mux11~10 , cpu|comb_932|Mux11~10, ex04, 1
instance = comp, \cpu|comb_932|F[5] , cpu|comb_932|F[5], ex04, 1
instance = comp, \cpu|IR|register8_2|SYNTHESIZED_WIRE_33 , cpu|IR|register8_2|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_control_RA~18 , cpu|select_control_RA~18, ex04, 1
instance = comp, \cpu|select_control_RB[1]~17 , cpu|select_control_RB[1]~17, ex04, 1
instance = comp, \cpu|select_control_RB[1]~18 , cpu|select_control_RB[1]~18, ex04, 1
instance = comp, \cpu|select_control_RB[1]~19 , cpu|select_control_RB[1]~19, ex04, 1
instance = comp, \cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30 , cpu|add_register[1].R|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30 , cpu|add_register[7].R|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RB|Q[15]~3 , cpu|select_RB|Q[15]~3, ex04, 1
instance = comp, \cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30 , cpu|add_register[6].R|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30 , cpu|add_register[3].R|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30 , cpu|add_register[2].R|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RB|Q[15]~0 , cpu|select_RB|Q[15]~0, ex04, 1
instance = comp, \cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30 , cpu|add_register[5].R|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30 , cpu|add_register[4].R|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_RB|Q[15]~1 , cpu|select_RB|Q[15]~1, ex04, 1
instance = comp, \cpu|select_RB|Q[15]~2 , cpu|select_RB|Q[15]~2, ex04, 1
instance = comp, \cpu|select_RB|Q[15] , cpu|select_RB|Q[15], ex04, 1
instance = comp, \cpu|select_B|Q[15]~22 , cpu|select_B|Q[15]~22, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~1 , cpu|comb_932|LessThan2~1, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~3 , cpu|comb_932|LessThan2~3, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~5 , cpu|comb_932|LessThan2~5, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~7 , cpu|comb_932|LessThan2~7, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~9 , cpu|comb_932|LessThan2~9, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~11 , cpu|comb_932|LessThan2~11, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~13 , cpu|comb_932|LessThan2~13, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~15 , cpu|comb_932|LessThan2~15, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~17 , cpu|comb_932|LessThan2~17, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~19 , cpu|comb_932|LessThan2~19, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~21 , cpu|comb_932|LessThan2~21, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~23 , cpu|comb_932|LessThan2~23, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~25 , cpu|comb_932|LessThan2~25, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~27 , cpu|comb_932|LessThan2~27, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~29 , cpu|comb_932|LessThan2~29, ex04, 1
instance = comp, \cpu|comb_932|LessThan2~30 , cpu|comb_932|LessThan2~30, ex04, 1
instance = comp, \cpu|comb_932|Add0~111 , cpu|comb_932|Add0~111, ex04, 1
instance = comp, \cpu|comb_932|Add0~114 , cpu|comb_932|Add0~114, ex04, 1
instance = comp, \cpu|comb_932|Add0~113 , cpu|comb_932|Add0~113, ex04, 1
instance = comp, \cpu|comb_932|Add0~112 , cpu|comb_932|Add0~112, ex04, 1
instance = comp, \cpu|comb_932|Mux16~18 , cpu|comb_932|Mux16~18, ex04, 1
instance = comp, \cpu|comb_932|Mux16~19 , cpu|comb_932|Mux16~19, ex04, 1
instance = comp, \cpu|comb_932|Mux16~23 , cpu|comb_932|Mux16~23, ex04, 1
instance = comp, \cpu|comb_932|Mux16~24 , cpu|comb_932|Mux16~24, ex04, 1
instance = comp, \cpu|comb_932|Mux16~25 , cpu|comb_932|Mux16~25, ex04, 1
instance = comp, \cpu|comb_932|Mux16~31 , cpu|comb_932|Mux16~31, ex04, 1
instance = comp, \cpu|comb_932|Mux16~32 , cpu|comb_932|Mux16~32, ex04, 1
instance = comp, \cpu|comb_932|Mux16~21 , cpu|comb_932|Mux16~21, ex04, 1
instance = comp, \cpu|comb_932|Mux16~20 , cpu|comb_932|Mux16~20, ex04, 1
instance = comp, \cpu|comb_932|Mux16~22 , cpu|comb_932|Mux16~22, ex04, 1
instance = comp, \cpu|comb_932|Mux16~26 , cpu|comb_932|Mux16~26, ex04, 1
instance = comp, \cpu|comb_932|Mux16~27 , cpu|comb_932|Mux16~27, ex04, 1
instance = comp, \cpu|comb_932|Mux16~30 , cpu|comb_932|Mux16~30, ex04, 1
instance = comp, \cpu|comb_932|Mux16~28 , cpu|comb_932|Mux16~28, ex04, 1
instance = comp, \cpu|comb_932|Mux16~29 , cpu|comb_932|Mux16~29, ex04, 1
instance = comp, \cpu|comb_932|F[0] , cpu|comb_932|F[0], ex04, 1
instance = comp, \cpu|PC|register8_1|SYNTHESIZED_WIRE_34 , cpu|PC|register8_1|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_A|Q[0]~65 , cpu|select_A|Q[0]~65, ex04, 1
instance = comp, \cpu|select_A|Q[0]~64 , cpu|select_A|Q[0]~64, ex04, 1
instance = comp, \cpu|select_A|Q[0]~69 , cpu|select_A|Q[0]~69, ex04, 1
instance = comp, \cpu|comb_932|Mux8~0 , cpu|comb_932|Mux8~0, ex04, 1
instance = comp, \cpu|comb_932|Mux8~1 , cpu|comb_932|Mux8~1, ex04, 1
instance = comp, \cpu|comb_932|Mux8~2 , cpu|comb_932|Mux8~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[8].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|Mux8~4 , cpu|comb_932|Mux8~4, ex04, 1
instance = comp, \cpu|comb_932|Mux8~5 , cpu|comb_932|Mux8~5, ex04, 1
instance = comp, \cpu|comb_932|Mux8~6 , cpu|comb_932|Mux8~6, ex04, 1
instance = comp, \cpu|comb_932|Mux8~7 , cpu|comb_932|Mux8~7, ex04, 1
instance = comp, \cpu|comb_932|Mux8~3 , cpu|comb_932|Mux8~3, ex04, 1
instance = comp, \cpu|comb_932|Mux8~8 , cpu|comb_932|Mux8~8, ex04, 1
instance = comp, \cpu|comb_932|Mux8~9 , cpu|comb_932|Mux8~9, ex04, 1
instance = comp, \cpu|comb_932|Mux8~10 , cpu|comb_932|Mux8~10, ex04, 1
instance = comp, \cpu|comb_932|F[8] , cpu|comb_932|F[8], ex04, 1
instance = comp, \cpu|IR|register8_3|SYNTHESIZED_WIRE_34 , cpu|IR|register8_3|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|select_control_RA~33 , cpu|select_control_RA~33, ex04, 1
instance = comp, \cpu|select_control_RA[7]~34 , cpu|select_control_RA[7]~34, ex04, 1
instance = comp, \cpu|select_control_RA~32 , cpu|select_control_RA~32, ex04, 1
instance = comp, \cpu|select_control_RA[7]~35 , cpu|select_control_RA[7]~35, ex04, 1
instance = comp, \cpu|select_RA|Q[15]~1 , cpu|select_RA|Q[15]~1, ex04, 1
instance = comp, \cpu|select_RA|Q[15]~0 , cpu|select_RA|Q[15]~0, ex04, 1
instance = comp, \cpu|select_RA|Q[15]~3 , cpu|select_RA|Q[15]~3, ex04, 1
instance = comp, \cpu|select_RA|Q~2 , cpu|select_RA|Q~2, ex04, 1
instance = comp, \cpu|select_RA|Q[15]~4 , cpu|select_RA|Q[15]~4, ex04, 1
instance = comp, \cpu|PC|register8_4|SYNTHESIZED_WIRE_30 , cpu|PC|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_A|Q~0 , cpu|select_A|Q~0, ex04, 1
instance = comp, \cpu|MAR|register8_4|SYNTHESIZED_WIRE_30 , cpu|MAR|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|select_A|Q[15]~1 , cpu|select_A|Q[15]~1, ex04, 1
instance = comp, \cpu|select_A|Q[15]~2 , cpu|select_A|Q[15]~2, ex04, 1
instance = comp, \cpu|select_A|Q[15] , cpu|select_A|Q[15], ex04, 1
instance = comp, \cpu|comb_932|Mux1~8 , cpu|comb_932|Mux1~8, ex04, 1
instance = comp, \cpu|comb_932|Mux1~9 , cpu|comb_932|Mux1~9, ex04, 1
instance = comp, \cpu|comb_932|Add0~116 , cpu|comb_932|Add0~116, ex04, 1
instance = comp, \cpu|comb_932|Add0~110 , cpu|comb_932|Add0~110, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~1, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~2, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~11, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~12, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~13, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~10, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~14, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~3, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[0].row|union[15].unit|comb~4 , cpu|comb_932|comb_22|union[0].row|union[15].unit|comb~4, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[14].unit|comb~0 , cpu|comb_932|comb_22|union[1].row|union[14].unit|comb~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0 , cpu|comb_932|comb_22|union[4].row|union[10].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0 , cpu|comb_932|comb_22|union[2].row|union[12].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0 , cpu|comb_932|comb_22|union[3].row|union[11].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~7, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0 , cpu|comb_932|comb_22|union[1].row|union[13].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0 , cpu|comb_932|comb_22|union[5].row|union[9].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~8, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0 , cpu|comb_932|comb_22|union[10].row|union[4].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0 , cpu|comb_932|comb_22|union[11].row|union[3].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~4, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0 , cpu|comb_932|comb_22|union[9].row|union[5].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0 , cpu|comb_932|comb_22|union[8].row|union[6].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0 , cpu|comb_932|comb_22|union[7].row|union[7].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0 , cpu|comb_932|comb_22|union[6].row|union[8].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~5, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0 , cpu|comb_932|comb_22|union[13].row|union[1].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0 , cpu|comb_932|comb_22|union[12].row|union[2].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~6, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~9, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15 , cpu|comb_932|comb_22|union[15].row|union[0].unit|add|S~15, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0 , cpu|comb_932|comb_22|union[14].row|union[0].unit|add|C4~0, ex04, 1
instance = comp, \cpu|comb_932|Add0~115 , cpu|comb_932|Add0~115, ex04, 1
instance = comp, \cpu|comb_932|Add0~102 , cpu|comb_932|Add0~102, ex04, 1
instance = comp, \cpu|comb_932|Add0~105 , cpu|comb_932|Add0~105, ex04, 1
instance = comp, \cpu|comb_932|Add6~30 , cpu|comb_932|Add6~30, ex04, 1
instance = comp, \cpu|comb_932|Add0~106 , cpu|comb_932|Add0~106, ex04, 1
instance = comp, \cpu|comb_932|Add0~104 , cpu|comb_932|Add0~104, ex04, 1
instance = comp, \cpu|comb_932|Add0~107 , cpu|comb_932|Add0~107, ex04, 1
instance = comp, \cpu|comb_932|Add0~109 , cpu|comb_932|Add0~109, ex04, 1
instance = comp, \cpu|comb_932|Add0~103 , cpu|comb_932|Add0~103, ex04, 1
instance = comp, \cpu|comb_932|Mux1~10 , cpu|comb_932|Mux1~10, ex04, 1
instance = comp, \cpu|comb_932|Mux1~11 , cpu|comb_932|Mux1~11, ex04, 1
instance = comp, \cpu|comb_932|Mux1~12 , cpu|comb_932|Mux1~12, ex04, 1
instance = comp, \cpu|comb_932|Mux1~13 , cpu|comb_932|Mux1~13, ex04, 1
instance = comp, \cpu|comb_932|Mux1~14 , cpu|comb_932|Mux1~14, ex04, 1
instance = comp, \cpu|comb_932|Mux1~15 , cpu|comb_932|Mux1~15, ex04, 1
instance = comp, \cpu|comb_932|Mux1~16 , cpu|comb_932|Mux1~16, ex04, 1
instance = comp, \cpu|comb_932|Mux1~18 , cpu|comb_932|Mux1~18, ex04, 1
instance = comp, \cpu|comb_932|Mux1~17 , cpu|comb_932|Mux1~17, ex04, 1
instance = comp, \cpu|comb_932|F[15] , cpu|comb_932|F[15], ex04, 1
instance = comp, \cpu|IR|register8_4|SYNTHESIZED_WIRE_30 , cpu|IR|register8_4|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|control_singal~117 , cpu|control_singal~117, ex04, 1
instance = comp, \cpu|control_singal~118 , cpu|control_singal~118, ex04, 1
instance = comp, \cpu|comb_932|Mux9~2 , cpu|comb_932|Mux9~2, ex04, 1
instance = comp, \cpu|ALU_S[1] , cpu|ALU_S[1], ex04, 1
instance = comp, \cpu|ALU_S[1]~1 , cpu|ALU_S[1]~1, ex04, 1
instance = comp, \cpu|comb_932|Mux2~22 , cpu|comb_932|Mux2~22, ex04, 1
instance = comp, \cpu|comb_932|Mux2~23 , cpu|comb_932|Mux2~23, ex04, 1
instance = comp, \cpu|comb_932|Mux2~25 , cpu|comb_932|Mux2~25, ex04, 1
instance = comp, \cpu|comb_932|Mux5~5 , cpu|comb_932|Mux5~5, ex04, 1
instance = comp, \cpu|comb_932|Mux5~6 , cpu|comb_932|Mux5~6, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2 , cpu|comb_932|comb_22|union[11].row|union[0].unit|add|S~2, ex04, 1
instance = comp, \cpu|comb_932|Mux5~7 , cpu|comb_932|Mux5~7, ex04, 1
instance = comp, \cpu|comb_932|Mux5~8 , cpu|comb_932|Mux5~8, ex04, 1
instance = comp, \cpu|comb_932|Mux5~12 , cpu|comb_932|Mux5~12, ex04, 1
instance = comp, \cpu|comb_932|Mux5~2 , cpu|comb_932|Mux5~2, ex04, 1
instance = comp, \cpu|comb_932|Mux5~3 , cpu|comb_932|Mux5~3, ex04, 1
instance = comp, \cpu|comb_932|Mux5~4 , cpu|comb_932|Mux5~4, ex04, 1
instance = comp, \cpu|comb_932|Mux5~9 , cpu|comb_932|Mux5~9, ex04, 1
instance = comp, \cpu|comb_932|Mux5~10 , cpu|comb_932|Mux5~10, ex04, 1
instance = comp, \cpu|comb_932|Mux5~11 , cpu|comb_932|Mux5~11, ex04, 1
instance = comp, \cpu|comb_932|F[11] , cpu|comb_932|F[11], ex04, 1
instance = comp, \cpu|IR|register8_3|SYNTHESIZED_WIRE_30 , cpu|IR|register8_3|SYNTHESIZED_WIRE_30, ex04, 1
instance = comp, \cpu|control_singal~51 , cpu|control_singal~51, ex04, 1
instance = comp, \cpu|select_control_A[0]~5 , cpu|select_control_A[0]~5, ex04, 1
instance = comp, \cpu|select_control_A[0]~6 , cpu|select_control_A[0]~6, ex04, 1
instance = comp, \cpu|select_control_A[0]~8 , cpu|select_control_A[0]~8, ex04, 1
instance = comp, \cpu|select_A|three_two_translator|15~1 , cpu|select_A|three_two_translator|15~1, ex04, 1
instance = comp, \cpu|PC|register8_4|SYNTHESIZED_WIRE_33 , cpu|PC|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_A|Q[13]~7 , cpu|select_A|Q[13]~7, ex04, 1
instance = comp, \cpu|MAR|register8_4|SYNTHESIZED_WIRE_33 , cpu|MAR|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|select_A|Q[13]~6 , cpu|select_A|Q[13]~6, ex04, 1
instance = comp, \cpu|select_A|Q[13]~8 , cpu|select_A|Q[13]~8, ex04, 1
instance = comp, \cpu|comb_932|Mux3~12 , cpu|comb_932|Mux3~12, ex04, 1
instance = comp, \cpu|comb_932|Mux3~2 , cpu|comb_932|Mux3~2, ex04, 1
instance = comp, \cpu|comb_932|Mux3~3 , cpu|comb_932|Mux3~3, ex04, 1
instance = comp, \cpu|comb_932|Mux3~4 , cpu|comb_932|Mux3~4, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2 , cpu|comb_932|comb_22|union[13].row|union[0].unit|add|S~2, ex04, 1
instance = comp, \cpu|comb_932|Mux3~7 , cpu|comb_932|Mux3~7, ex04, 1
instance = comp, \cpu|comb_932|Mux3~5 , cpu|comb_932|Mux3~5, ex04, 1
instance = comp, \cpu|comb_932|Mux3~6 , cpu|comb_932|Mux3~6, ex04, 1
instance = comp, \cpu|comb_932|Mux3~8 , cpu|comb_932|Mux3~8, ex04, 1
instance = comp, \cpu|comb_932|Mux3~9 , cpu|comb_932|Mux3~9, ex04, 1
instance = comp, \cpu|comb_932|Mux3~10 , cpu|comb_932|Mux3~10, ex04, 1
instance = comp, \cpu|comb_932|Mux3~11 , cpu|comb_932|Mux3~11, ex04, 1
instance = comp, \cpu|comb_932|F[13] , cpu|comb_932|F[13], ex04, 1
instance = comp, \cpu|IR|register8_4|SYNTHESIZED_WIRE_33 , cpu|IR|register8_4|SYNTHESIZED_WIRE_33, ex04, 1
instance = comp, \cpu|control_singal~62 , cpu|control_singal~62, ex04, 1
instance = comp, \cpu|ALU_S[4]~5 , cpu|ALU_S[4]~5, ex04, 1
instance = comp, \cpu|ALU_S[3]~9 , cpu|ALU_S[3]~9, ex04, 1
instance = comp, \cpu|comb_932|Mux2~21 , cpu|comb_932|Mux2~21, ex04, 1
instance = comp, \cpu|comb_932|Mux4~0 , cpu|comb_932|Mux4~0, ex04, 1
instance = comp, \cpu|comb_932|Mux4~1 , cpu|comb_932|Mux4~1, ex04, 1
instance = comp, \cpu|comb_932|Mux4~2 , cpu|comb_932|Mux4~2, ex04, 1
instance = comp, \cpu|comb_932|Mux4~3 , cpu|comb_932|Mux4~3, ex04, 1
instance = comp, \cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2 , cpu|comb_932|comb_22|union[12].row|union[0].unit|add|S~2, ex04, 1
instance = comp, \cpu|comb_932|Mux4~4 , cpu|comb_932|Mux4~4, ex04, 1
instance = comp, \cpu|comb_932|Mux4~5 , cpu|comb_932|Mux4~5, ex04, 1
instance = comp, \cpu|comb_932|Mux4~6 , cpu|comb_932|Mux4~6, ex04, 1
instance = comp, \cpu|comb_932|Mux4~7 , cpu|comb_932|Mux4~7, ex04, 1
instance = comp, \cpu|comb_932|Mux4~8 , cpu|comb_932|Mux4~8, ex04, 1
instance = comp, \cpu|comb_932|Mux4~9 , cpu|comb_932|Mux4~9, ex04, 1
instance = comp, \cpu|comb_932|Mux4~10 , cpu|comb_932|Mux4~10, ex04, 1
instance = comp, \cpu|comb_932|F[12] , cpu|comb_932|F[12], ex04, 1
instance = comp, \cpu|IR|register8_4|SYNTHESIZED_WIRE_34 , cpu|IR|register8_4|SYNTHESIZED_WIRE_34, ex04, 1
instance = comp, \cpu|make_clock|always1~6 , cpu|make_clock|always1~6, ex04, 1
instance = comp, \cpu|make_clock|always1~5 , cpu|make_clock|always1~5, ex04, 1
instance = comp, \cpu|make_clock|always1~7 , cpu|make_clock|always1~7, ex04, 1
instance = comp, \cpu|make_clock|always1~4 , cpu|make_clock|always1~4, ex04, 1
instance = comp, \cpu|make_clock|always1~8 , cpu|make_clock|always1~8, ex04, 1
instance = comp, \cpu|make_clock|Tx~1 , cpu|make_clock|Tx~1, ex04, 1
instance = comp, \cpu|make_clock|Tx[1] , cpu|make_clock|Tx[1], ex04, 1
instance = comp, \cpu|CPIR , cpu|CPIR, ex04, 1
instance = comp, \cpu|CPIR~clkctrl , cpu|CPIR~clkctrl, ex04, 1
instance = comp, \cpu|IR|register8_4|SYNTHESIZED_WIRE_32 , cpu|IR|register8_4|SYNTHESIZED_WIRE_32, ex04, 1
instance = comp, \cpu|make_clock|always1~9 , cpu|make_clock|always1~9, ex04, 1
instance = comp, \cpu|make_clock|always1~16 , cpu|make_clock|always1~16, ex04, 1
instance = comp, \cpu|make_clock|Wx~0 , cpu|make_clock|Wx~0, ex04, 1
instance = comp, \cpu|make_clock|Wx~1 , cpu|make_clock|Wx~1, ex04, 1
instance = comp, \cpu|make_clock|Wx[0] , cpu|make_clock|Wx[0], ex04, 1
instance = comp, \cpu|make_clock|always1~11 , cpu|make_clock|always1~11, ex04, 1
instance = comp, \cpu|make_clock|always1~13 , cpu|make_clock|always1~13, ex04, 1
instance = comp, \cpu|make_clock|always1~14 , cpu|make_clock|always1~14, ex04, 1
instance = comp, \cpu|make_clock|num_P~4 , cpu|make_clock|num_P~4, ex04, 1
instance = comp, \cpu|make_clock|num_P~3 , cpu|make_clock|num_P~3, ex04, 1
instance = comp, \cpu|make_clock|Add1~3 , cpu|make_clock|Add1~3, ex04, 1
instance = comp, \cpu|make_clock|num_P[3] , cpu|make_clock|num_P[3], ex04, 1
instance = comp, \cpu|make_clock|num_P~2 , cpu|make_clock|num_P~2, ex04, 1
instance = comp, \cpu|make_clock|Tx~0 , cpu|make_clock|Tx~0, ex04, 1
instance = comp, \cpu|make_clock|Tx[0] , cpu|make_clock|Tx[0], ex04, 1
instance = comp, \cpu|control_singal~60 , cpu|control_singal~60, ex04, 1
instance = comp, \G~input , G~input, ex04, 1
instance = comp, \CLK_CONTINUOUS~input , CLK_CONTINUOUS~input, ex04, 1
instance = comp, \CLK_SINGLESTEP~input , CLK_SINGLESTEP~input, ex04, 1
instance = comp, \CLK~0 , CLK~0, ex04, 1
instance = comp, \cpu|make_clock|num_P[1]~5 , cpu|make_clock|num_P[1]~5, ex04, 1
instance = comp, \cpu|make_clock|num_P[1] , cpu|make_clock|num_P[1], ex04, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, ex04, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, ex04, 1
