
RTC_Date_Time.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003754  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08003924  08003924  00013924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a70  08003a70  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003a70  08003a70  00013a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a78  08003a78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a78  08003a78  00013a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a7c  08003a7c  00013a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000070  08003af0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08003af0  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a9f6  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000195d  00000000  00000000  0002aa96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000810  00000000  00000000  0002c3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000768  00000000  00000000  0002cc08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021ef1  00000000  00000000  0002d370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad71  00000000  00000000  0004f261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce0d1  00000000  00000000  00059fd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001280a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023c8  00000000  00000000  001280f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800390c 	.word	0x0800390c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800390c 	.word	0x0800390c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <SysTick_Handler>:
 */

#include "main_app.h"

void SysTick_Handler (void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005c8:	f000 fb52 	bl	8000c70 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005cc:	f000 fc9e 	bl	8000f0c <HAL_SYSTICK_IRQHandler>

}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <EXTI15_10_IRQHandler>:


void EXTI15_10_IRQHandler(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80005d8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80005dc:	f000 fe38 	bl	8001250 <HAL_GPIO_EXTI_IRQHandler>
}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <printmsg>:
void RTC_CalendarConfig(void);
UART_HandleTypeDef huart2;
RTC_HandleTypeDef hrtc;

void printmsg(char *format,...)
 {
 80005e4:	b40f      	push	{r0, r1, r2, r3}
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b096      	sub	sp, #88	; 0x58
 80005ea:	af00      	add	r7, sp, #0

	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005ec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005f0:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 80005f2:	f107 0308 	add.w	r3, r7, #8
 80005f6:	687a      	ldr	r2, [r7, #4]
 80005f8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80005fa:	4618      	mov	r0, r3
 80005fc:	f002 fd2e 	bl	800305c <vsiprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 8000600:	f107 0308 	add.w	r3, r7, #8
 8000604:	4618      	mov	r0, r3
 8000606:	f7ff fe03 	bl	8000210 <strlen>
 800060a:	4603      	mov	r3, r0
 800060c:	b29a      	uxth	r2, r3
 800060e:	f107 0108 	add.w	r1, r7, #8
 8000612:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000616:	4805      	ldr	r0, [pc, #20]	; (800062c <printmsg+0x48>)
 8000618:	f002 f96b 	bl	80028f2 <HAL_UART_Transmit>
	va_end(args);

 }
 800061c:	bf00      	nop
 800061e:	3758      	adds	r7, #88	; 0x58
 8000620:	46bd      	mov	sp, r7
 8000622:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000626:	b004      	add	sp, #16
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	2000008c 	.word	0x2000008c

08000630 <main>:

int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0

	HAL_Init();
 8000634:	f000 faca 	bl	8000bcc <HAL_Init>

	GPIO_Init();
 8000638:	f000 f8f4 	bl	8000824 <GPIO_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 800063c:	2032      	movs	r0, #50	; 0x32
 800063e:	f000 f831 	bl	80006a4 <SystemClock_Config_HSE>

	UART2_Init();
 8000642:	f000 f93b 	bl	80008bc <UART2_Init>

	RTC_Init();
 8000646:	f000 f8c7 	bl	80007d8 <RTC_Init>

	printmsg("This is RTC calendar Test program\r\n");
 800064a:	4812      	ldr	r0, [pc, #72]	; (8000694 <main+0x64>)
 800064c:	f7ff ffca 	bl	80005e4 <printmsg>

	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8000650:	4b11      	ldr	r3, [pc, #68]	; (8000698 <main+0x68>)
 8000652:	685b      	ldr	r3, [r3, #4]
 8000654:	f003 0302 	and.w	r3, r3, #2
 8000658:	2b02      	cmp	r3, #2
 800065a:	d111      	bne.n	8000680 <main+0x50>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800065c:	4b0e      	ldr	r3, [pc, #56]	; (8000698 <main+0x68>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a0d      	ldr	r2, [pc, #52]	; (8000698 <main+0x68>)
 8000662:	f043 0308 	orr.w	r3, r3, #8
 8000666:	6013      	str	r3, [r2, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000668:	4b0b      	ldr	r3, [pc, #44]	; (8000698 <main+0x68>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a0a      	ldr	r2, [pc, #40]	; (8000698 <main+0x68>)
 800066e:	f043 0304 	orr.w	r3, r3, #4
 8000672:	6013      	str	r3, [r2, #0]
		printmsg("Woke up from STANDBY\r\n");
 8000674:	4809      	ldr	r0, [pc, #36]	; (800069c <main+0x6c>)
 8000676:	f7ff ffb5 	bl	80005e4 <printmsg>
		HAL_GPIO_EXTI_Callback(0);
 800067a:	2000      	movs	r0, #0
 800067c:	f000 f962 	bl	8000944 <HAL_GPIO_EXTI_Callback>
	}

	//RTC_CalendarConfig();

	//Enable the wakeup pin 1 in pwr_csr register
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000680:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000684:	f000 fdfc 	bl	8001280 <HAL_PWR_EnableWakeUpPin>

	printmsg("Went to STANDBY mode\r\n");
 8000688:	4805      	ldr	r0, [pc, #20]	; (80006a0 <main+0x70>)
 800068a:	f7ff ffab 	bl	80005e4 <printmsg>
	HAL_PWR_EnterSTANDBYMode();
 800068e:	f000 fe09 	bl	80012a4 <HAL_PWR_EnterSTANDBYMode>

	while(1);
 8000692:	e7fe      	b.n	8000692 <main+0x62>
 8000694:	08003968 	.word	0x08003968
 8000698:	40007000 	.word	0x40007000
 800069c:	0800398c 	.word	0x0800398c
 80006a0:	080039a4 	.word	0x080039a4

080006a4 <SystemClock_Config_HSE>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config_HSE(uint8_t clock_freq)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b096      	sub	sp, #88	; 0x58
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
    uint8_t flash_latency=0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE ;
 80006b4:	2301      	movs	r3, #1
 80006b6:	61fb      	str	r3, [r7, #28]
	Osc_Init.HSEState = RCC_HSE_ON;
 80006b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006bc:	623b      	str	r3, [r7, #32]
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 80006be:	2302      	movs	r3, #2
 80006c0:	637b      	str	r3, [r7, #52]	; 0x34
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006c6:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clock_freq)
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	2b78      	cmp	r3, #120	; 0x78
 80006cc:	d038      	beq.n	8000740 <SystemClock_Config_HSE+0x9c>
 80006ce:	2b78      	cmp	r3, #120	; 0x78
 80006d0:	dc7c      	bgt.n	80007cc <SystemClock_Config_HSE+0x128>
 80006d2:	2b32      	cmp	r3, #50	; 0x32
 80006d4:	d002      	beq.n	80006dc <SystemClock_Config_HSE+0x38>
 80006d6:	2b54      	cmp	r3, #84	; 0x54
 80006d8:	d019      	beq.n	800070e <SystemClock_Config_HSE+0x6a>
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
          flash_latency = 3;
	     break;

	  default:
	   return ;
 80006da:	e077      	b.n	80007cc <SystemClock_Config_HSE+0x128>
		  Osc_Init.PLL.PLLM = 4;
 80006dc:	2304      	movs	r3, #4
 80006de:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 50;
 80006e0:	2332      	movs	r3, #50	; 0x32
 80006e2:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80006e4:	2302      	movs	r3, #2
 80006e6:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80006e8:	2302      	movs	r3, #2
 80006ea:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 80006ec:	2302      	movs	r3, #2
 80006ee:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f0:	230f      	movs	r3, #15
 80006f2:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f4:	2302      	movs	r3, #2
 80006f6:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000700:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	61bb      	str	r3, [r7, #24]
          flash_latency = 1;
 8000706:	2301      	movs	r3, #1
 8000708:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 800070c:	e032      	b.n	8000774 <SystemClock_Config_HSE+0xd0>
		  Osc_Init.PLL.PLLM = 4;
 800070e:	2304      	movs	r3, #4
 8000710:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 84;
 8000712:	2354      	movs	r3, #84	; 0x54
 8000714:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000716:	2302      	movs	r3, #2
 8000718:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 800071a:	2302      	movs	r3, #2
 800071c:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 800071e:	2302      	movs	r3, #2
 8000720:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2302      	movs	r3, #2
 8000728:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 800072e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000732:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	61bb      	str	r3, [r7, #24]
          flash_latency = 2;
 8000738:	2302      	movs	r3, #2
 800073a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 800073e:	e019      	b.n	8000774 <SystemClock_Config_HSE+0xd0>
		  Osc_Init.PLL.PLLM = 4;
 8000740:	2304      	movs	r3, #4
 8000742:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 120;
 8000744:	2378      	movs	r3, #120	; 0x78
 8000746:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000748:	2302      	movs	r3, #2
 800074a:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 800074c:	2302      	movs	r3, #2
 800074e:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 8000750:	2302      	movs	r3, #2
 8000752:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000754:	230f      	movs	r3, #15
 8000756:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	2302      	movs	r3, #2
 800075a:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000760:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000764:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000766:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800076a:	61bb      	str	r3, [r7, #24]
          flash_latency = 3;
 800076c:	2303      	movs	r3, #3
 800076e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 8000772:	bf00      	nop
	 }

		if (HAL_RCC_OscConfig(&Osc_Init) != HAL_OK)
 8000774:	f107 031c 	add.w	r3, r7, #28
 8000778:	4618      	mov	r0, r3
 800077a:	f001 fc1f 	bl	8001fbc <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config_HSE+0xe4>
	{
			Error_handler();
 8000784:	f000 f916 	bl	80009b4 <Error_handler>
	}



	if (HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK)
 8000788:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800078c:	f107 0308 	add.w	r3, r7, #8
 8000790:	4611      	mov	r1, r2
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fd9e 	bl	80012d4 <HAL_RCC_ClockConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config_HSE+0xfe>
	{
		Error_handler();
 800079e:	f000 f909 	bl	80009b4 <Error_handler>
	}


	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 80007a2:	f000 fe7d 	bl	80014a0 <HAL_RCC_GetHCLKFreq>
 80007a6:	6538      	str	r0, [r7, #80]	; 0x50
	HAL_SYSTICK_Config(hclk_freq/1000);
 80007a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <SystemClock_Config_HSE+0x130>)
 80007ac:	fba2 2303 	umull	r2, r3, r2, r3
 80007b0:	099b      	lsrs	r3, r3, #6
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 fb81 	bl	8000eba <HAL_SYSTICK_Config>

	/**Configure the Systick
	*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80007b8:	2004      	movs	r0, #4
 80007ba:	f000 fb8b 	bl	8000ed4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2100      	movs	r1, #0
 80007c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007c6:	f000 fb4e 	bl	8000e66 <HAL_NVIC_SetPriority>
 80007ca:	e000      	b.n	80007ce <SystemClock_Config_HSE+0x12a>
	   return ;
 80007cc:	bf00      	nop



 }
 80007ce:	3758      	adds	r7, #88	; 0x58
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	10624dd3 	.word	0x10624dd3

080007d8 <RTC_Init>:


void RTC_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
   hrtc.Instance = RTC;
 80007dc:	4b0f      	ldr	r3, [pc, #60]	; (800081c <RTC_Init+0x44>)
 80007de:	4a10      	ldr	r2, [pc, #64]	; (8000820 <RTC_Init+0x48>)
 80007e0:	601a      	str	r2, [r3, #0]
   hrtc.Init.HourFormat =RTC_HOURFORMAT_12;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	; (800081c <RTC_Init+0x44>)
 80007e4:	2240      	movs	r2, #64	; 0x40
 80007e6:	605a      	str	r2, [r3, #4]
   hrtc.Init.AsynchPrediv = 0x7F;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	; (800081c <RTC_Init+0x44>)
 80007ea:	227f      	movs	r2, #127	; 0x7f
 80007ec:	609a      	str	r2, [r3, #8]
   hrtc.Init.SynchPrediv = 0xFF;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	; (800081c <RTC_Init+0x44>)
 80007f0:	22ff      	movs	r2, #255	; 0xff
 80007f2:	60da      	str	r2, [r3, #12]
   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007f4:	4b09      	ldr	r3, [pc, #36]	; (800081c <RTC_Init+0x44>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]
   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <RTC_Init+0x44>)
 80007fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000800:	615a      	str	r2, [r3, #20]
   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000802:	4b06      	ldr	r3, [pc, #24]	; (800081c <RTC_Init+0x44>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]

   if( HAL_RTC_Init(&hrtc) != HAL_OK)
 8000808:	4804      	ldr	r0, [pc, #16]	; (800081c <RTC_Init+0x44>)
 800080a:	f001 fe75 	bl	80024f8 <HAL_RTC_Init>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <RTC_Init+0x40>
   {
	   Error_handler();
 8000814:	f000 f8ce 	bl	80009b4 <Error_handler>
   }
}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}
 800081c:	200000d0 	.word	0x200000d0
 8000820:	40002800 	.word	0x40002800

08000824 <GPIO_Init>:
	HAL_RTC_SetDate(&hrtc,&RTC_DateInit,RTC_FORMAT_BIN);

}

void GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08c      	sub	sp, #48	; 0x30
 8000828:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	4b20      	ldr	r3, [pc, #128]	; (80008b0 <GPIO_Init+0x8c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a1f      	ldr	r2, [pc, #124]	; (80008b0 <GPIO_Init+0x8c>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b1d      	ldr	r3, [pc, #116]	; (80008b0 <GPIO_Init+0x8c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	603b      	str	r3, [r7, #0]
 800084a:	4b19      	ldr	r3, [pc, #100]	; (80008b0 <GPIO_Init+0x8c>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a18      	ldr	r2, [pc, #96]	; (80008b0 <GPIO_Init+0x8c>)
 8000850:	f043 0304 	orr.w	r3, r3, #4
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b16      	ldr	r3, [pc, #88]	; (80008b0 <GPIO_Init+0x8c>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0304 	and.w	r3, r3, #4
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	683b      	ldr	r3, [r7, #0]


	GPIO_InitTypeDef ledgpio , buttongpio;

	ledgpio.Pin = GPIO_PIN_5;
 8000862:	2320      	movs	r3, #32
 8000864:	61fb      	str	r3, [r7, #28]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	2301      	movs	r3, #1
 8000868:	623b      	str	r3, [r7, #32]
	ledgpio.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA,&ledgpio);
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	4619      	mov	r1, r3
 8000874:	480f      	ldr	r0, [pc, #60]	; (80008b4 <GPIO_Init+0x90>)
 8000876:	f000 fb57 	bl	8000f28 <HAL_GPIO_Init>

	buttongpio.Pin = GPIO_PIN_13;
 800087a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800087e:	60bb      	str	r3, [r7, #8]
	buttongpio.Mode = GPIO_MODE_IT_FALLING;
 8000880:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000884:	60fb      	str	r3, [r7, #12]
	buttongpio.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC,&buttongpio);
 800088a:	f107 0308 	add.w	r3, r7, #8
 800088e:	4619      	mov	r1, r3
 8000890:	4809      	ldr	r0, [pc, #36]	; (80008b8 <GPIO_Init+0x94>)
 8000892:	f000 fb49 	bl	8000f28 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn,15,0);
 8000896:	2200      	movs	r2, #0
 8000898:	210f      	movs	r1, #15
 800089a:	2028      	movs	r0, #40	; 0x28
 800089c:	f000 fae3 	bl	8000e66 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008a0:	2028      	movs	r0, #40	; 0x28
 80008a2:	f000 fafc 	bl	8000e9e <HAL_NVIC_EnableIRQ>


}
 80008a6:	bf00      	nop
 80008a8:	3730      	adds	r7, #48	; 0x30
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40020000 	.word	0x40020000
 80008b8:	40020800 	.word	0x40020800

080008bc <UART2_Init>:



void UART2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0


	huart2.Instance = USART2;
 80008c0:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <UART2_Init+0x44>)
 80008c2:	4a10      	ldr	r2, [pc, #64]	; (8000904 <UART2_Init+0x48>)
 80008c4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate =115200;
 80008c6:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <UART2_Init+0x44>)
 80008c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008cc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <UART2_Init+0x44>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80008d4:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <UART2_Init+0x44>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <UART2_Init+0x44>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e0:	4b07      	ldr	r3, [pc, #28]	; (8000900 <UART2_Init+0x44>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX;
 80008e6:	4b06      	ldr	r3, [pc, #24]	; (8000900 <UART2_Init+0x44>)
 80008e8:	2208      	movs	r2, #8
 80008ea:	615a      	str	r2, [r3, #20]


	if ( HAL_UART_Init(&huart2) != HAL_OK )
 80008ec:	4804      	ldr	r0, [pc, #16]	; (8000900 <UART2_Init+0x44>)
 80008ee:	f001 ffb3 	bl	8002858 <HAL_UART_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <UART2_Init+0x40>
	{
		//There is a problem
		Error_handler();
 80008f8:	f000 f85c 	bl	80009b4 <Error_handler>
	}

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	2000008c 	.word	0x2000008c
 8000904:	40004400 	.word	0x40004400

08000908 <getDayofweek>:


char* getDayofweek(uint8_t number)
{
 8000908:	b4b0      	push	{r4, r5, r7}
 800090a:	b08b      	sub	sp, #44	; 0x2c
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
	char *weekday[] = { "Monday", "TuesDay", "Wednesday","Thursday","Friday","Saturday","Sunday"};
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <getDayofweek+0x38>)
 8000914:	f107 040c 	add.w	r4, r7, #12
 8000918:	461d      	mov	r5, r3
 800091a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800091c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800091e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000922:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return weekday[number-1];
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	3b01      	subs	r3, #1
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	3328      	adds	r3, #40	; 0x28
 800092e:	443b      	add	r3, r7
 8000930:	f853 3c1c 	ldr.w	r3, [r3, #-28]
}
 8000934:	4618      	mov	r0, r3
 8000936:	372c      	adds	r7, #44	; 0x2c
 8000938:	46bd      	mov	sp, r7
 800093a:	bcb0      	pop	{r4, r5, r7}
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	080039bc 	.word	0x080039bc

08000944 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
 void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	b08b      	sub	sp, #44	; 0x2c
 8000948:	af02      	add	r7, sp, #8
 800094a:	4603      	mov	r3, r0
 800094c:	80fb      	strh	r3, [r7, #6]
	 RTC_TimeTypeDef RTC_TimeRead;
	 RTC_DateTypeDef RTC_DateRead;

	 HAL_RTC_GetTime(&hrtc,&RTC_TimeRead,RTC_FORMAT_BIN);
 800094e:	f107 030c 	add.w	r3, r7, #12
 8000952:	2200      	movs	r2, #0
 8000954:	4619      	mov	r1, r3
 8000956:	4814      	ldr	r0, [pc, #80]	; (80009a8 <HAL_GPIO_EXTI_Callback+0x64>)
 8000958:	f001 fe5f 	bl	800261a <HAL_RTC_GetTime>

	 HAL_RTC_GetDate(&hrtc,&RTC_DateRead,RTC_FORMAT_BIN);
 800095c:	f107 0308 	add.w	r3, r7, #8
 8000960:	2200      	movs	r2, #0
 8000962:	4619      	mov	r1, r3
 8000964:	4810      	ldr	r0, [pc, #64]	; (80009a8 <HAL_GPIO_EXTI_Callback+0x64>)
 8000966:	f001 feb6 	bl	80026d6 <HAL_RTC_GetDate>

	 printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 800096a:	7b3b      	ldrb	r3, [r7, #12]
 800096c:	4619      	mov	r1, r3
			 RTC_TimeRead.Minutes,RTC_TimeRead.Seconds);
 800096e:	7b7b      	ldrb	r3, [r7, #13]
	 printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 8000970:	461a      	mov	r2, r3
			 RTC_TimeRead.Minutes,RTC_TimeRead.Seconds);
 8000972:	7bbb      	ldrb	r3, [r7, #14]
	 printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 8000974:	480d      	ldr	r0, [pc, #52]	; (80009ac <HAL_GPIO_EXTI_Callback+0x68>)
 8000976:	f7ff fe35 	bl	80005e4 <printmsg>
	 printmsg("Current Date is : %02d-%2d-%2d  <%s> \r\n",RTC_DateRead.Month,RTC_DateRead.Date,\
 800097a:	7a7b      	ldrb	r3, [r7, #9]
 800097c:	461c      	mov	r4, r3
 800097e:	7abb      	ldrb	r3, [r7, #10]
 8000980:	461d      	mov	r5, r3
			 RTC_DateRead.Year,getDayofweek(RTC_DateRead.WeekDay));
 8000982:	7afb      	ldrb	r3, [r7, #11]
	 printmsg("Current Date is : %02d-%2d-%2d  <%s> \r\n",RTC_DateRead.Month,RTC_DateRead.Date,\
 8000984:	461e      	mov	r6, r3
 8000986:	7a3b      	ldrb	r3, [r7, #8]
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ffbd 	bl	8000908 <getDayofweek>
 800098e:	4603      	mov	r3, r0
 8000990:	9300      	str	r3, [sp, #0]
 8000992:	4633      	mov	r3, r6
 8000994:	462a      	mov	r2, r5
 8000996:	4621      	mov	r1, r4
 8000998:	4805      	ldr	r0, [pc, #20]	; (80009b0 <HAL_GPIO_EXTI_Callback+0x6c>)
 800099a:	f7ff fe23 	bl	80005e4 <printmsg>
}
 800099e:	bf00      	nop
 80009a0:	3724      	adds	r7, #36	; 0x24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009a6:	bf00      	nop
 80009a8:	200000d0 	.word	0x200000d0
 80009ac:	080039d8 	.word	0x080039d8
 80009b0:	080039fc 	.word	0x080039fc

080009b4 <Error_handler>:


void Error_handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
	while(1);
 80009b8:	e7fe      	b.n	80009b8 <Error_handler+0x4>
	...

080009bc <HAL_MspInit>:
#include "main_app.h"
#include "stm32f4xx_hal.h"
extern void Error_handler(void);

void HAL_MspInit(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c0:	2003      	movs	r0, #3
 80009c2:	f000 fa45 	bl	8000e50 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 80009c6:	4b0d      	ldr	r3, [pc, #52]	; (80009fc <HAL_MspInit+0x40>)
 80009c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ca:	4a0c      	ldr	r2, [pc, #48]	; (80009fc <HAL_MspInit+0x40>)
 80009cc:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80009d0:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2100      	movs	r1, #0
 80009d6:	f06f 000b 	mvn.w	r0, #11
 80009da:	f000 fa44 	bl	8000e66 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 80009de:	2200      	movs	r2, #0
 80009e0:	2100      	movs	r1, #0
 80009e2:	f06f 000a 	mvn.w	r0, #10
 80009e6:	f000 fa3e 	bl	8000e66 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2100      	movs	r1, #0
 80009ee:	f06f 0009 	mvn.w	r0, #9
 80009f2:	f000 fa38 	bl	8000e66 <HAL_NVIC_SetPriority>
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <HAL_UART_MspInit>:



 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08a      	sub	sp, #40	; 0x28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 8000a08:	2300      	movs	r3, #0
 8000a0a:	613b      	str	r3, [r7, #16]
 8000a0c:	4b1e      	ldr	r3, [pc, #120]	; (8000a88 <HAL_UART_MspInit+0x88>)
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a10:	4a1d      	ldr	r2, [pc, #116]	; (8000a88 <HAL_UART_MspInit+0x88>)
 8000a12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a16:	6413      	str	r3, [r2, #64]	; 0x40
 8000a18:	4b1b      	ldr	r3, [pc, #108]	; (8000a88 <HAL_UART_MspInit+0x88>)
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	693b      	ldr	r3, [r7, #16]

	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	2300      	movs	r3, #0
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	4b17      	ldr	r3, [pc, #92]	; (8000a88 <HAL_UART_MspInit+0x88>)
 8000a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2c:	4a16      	ldr	r2, [pc, #88]	; (8000a88 <HAL_UART_MspInit+0x88>)
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	6313      	str	r3, [r2, #48]	; 0x30
 8000a34:	4b14      	ldr	r3, [pc, #80]	; (8000a88 <HAL_UART_MspInit+0x88>)
 8000a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 8000a40:	2304      	movs	r3, #4
 8000a42:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 8000a44:	2302      	movs	r3, #2
 8000a46:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 8000a50:	2307      	movs	r3, #7
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4619      	mov	r1, r3
 8000a5a:	480c      	ldr	r0, [pc, #48]	; (8000a8c <HAL_UART_MspInit+0x8c>)
 8000a5c:	f000 fa64 	bl	8000f28 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 8000a60:	2308      	movs	r3, #8
 8000a62:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4808      	ldr	r0, [pc, #32]	; (8000a8c <HAL_UART_MspInit+0x8c>)
 8000a6c:	f000 fa5c 	bl	8000f28 <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a70:	2026      	movs	r0, #38	; 0x26
 8000a72:	f000 fa14 	bl	8000e9e <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,0,0);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2100      	movs	r1, #0
 8000a7a:	2026      	movs	r0, #38	; 0x26
 8000a7c:	f000 f9f3 	bl	8000e66 <HAL_NVIC_SetPriority>

}
 8000a80:	bf00      	nop
 8000a82:	3728      	adds	r7, #40	; 0x28
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40020000 	.word	0x40020000

08000a90 <HAL_RTC_MspInit>:


  void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b0a6      	sub	sp, #152	; 0x98
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	  RCC_OscInitTypeDef        RCC_OscInitStruct;
	  RCC_PeriphCLKInitTypeDef RCC_RTCPeriClkInit;
	  //1. Turn on the LSE
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8000a98:	2304      	movs	r3, #4
 8000a9a:	667b      	str	r3, [r7, #100]	; 0x64
	  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	66fb      	str	r3, [r7, #108]	; 0x6c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	67fb      	str	r3, [r7, #124]	; 0x7c
	  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f001 fa87 	bl	8001fbc <HAL_RCC_OscConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <HAL_RTC_MspInit+0x28>
	  {
		  Error_handler();
 8000ab4:	f7ff ff7e 	bl	80009b4 <Error_handler>
	  }

	  //2. select LSE as RTCCLK
	  RCC_RTCPeriClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ab8:	2320      	movs	r3, #32
 8000aba:	60bb      	str	r3, [r7, #8]
	  RCC_RTCPeriClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000abc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ac0:	64bb      	str	r3, [r7, #72]	; 0x48
	  if( HAL_RCCEx_PeriphCLKConfig(&RCC_RTCPeriClkInit)!= HAL_OK)
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 fd1e 	bl	8001508 <HAL_RCCEx_PeriphCLKConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <HAL_RTC_MspInit+0x46>
	  {
		  Error_handler();
 8000ad2:	f7ff ff6f 	bl	80009b4 <Error_handler>
	  }

	  //3. Enable the RTC Clock
	  __HAL_RCC_RTC_ENABLE();
 8000ad6:	4b03      	ldr	r3, [pc, #12]	; (8000ae4 <HAL_RTC_MspInit+0x54>)
 8000ad8:	2201      	movs	r2, #1
 8000ada:	601a      	str	r2, [r3, #0]
 }
 8000adc:	bf00      	nop
 8000ade:	3798      	adds	r7, #152	; 0x98
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	42470e3c 	.word	0x42470e3c

08000ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000af0:	4a14      	ldr	r2, [pc, #80]	; (8000b44 <_sbrk+0x5c>)
 8000af2:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <_sbrk+0x60>)
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000afc:	4b13      	ldr	r3, [pc, #76]	; (8000b4c <_sbrk+0x64>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d102      	bne.n	8000b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b04:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <_sbrk+0x64>)
 8000b06:	4a12      	ldr	r2, [pc, #72]	; (8000b50 <_sbrk+0x68>)
 8000b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b0a:	4b10      	ldr	r3, [pc, #64]	; (8000b4c <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d207      	bcs.n	8000b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b18:	f002 fa60 	bl	8002fdc <__errno>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	220c      	movs	r2, #12
 8000b20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b26:	e009      	b.n	8000b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b28:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <_sbrk+0x64>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b2e:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <_sbrk+0x64>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	4a05      	ldr	r2, [pc, #20]	; (8000b4c <_sbrk+0x64>)
 8000b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3718      	adds	r7, #24
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20020000 	.word	0x20020000
 8000b48:	00000400 	.word	0x00000400
 8000b4c:	200000f0 	.word	0x200000f0
 8000b50:	20000108 	.word	0x20000108

08000b54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <SystemInit+0x20>)
 8000b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b5e:	4a05      	ldr	r2, [pc, #20]	; (8000b74 <SystemInit+0x20>)
 8000b60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bb0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b7c:	480d      	ldr	r0, [pc, #52]	; (8000bb4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b7e:	490e      	ldr	r1, [pc, #56]	; (8000bb8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b80:	4a0e      	ldr	r2, [pc, #56]	; (8000bbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b84:	e002      	b.n	8000b8c <LoopCopyDataInit>

08000b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8a:	3304      	adds	r3, #4

08000b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b90:	d3f9      	bcc.n	8000b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b92:	4a0b      	ldr	r2, [pc, #44]	; (8000bc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b94:	4c0b      	ldr	r4, [pc, #44]	; (8000bc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b98:	e001      	b.n	8000b9e <LoopFillZerobss>

08000b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b9c:	3204      	adds	r2, #4

08000b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba0:	d3fb      	bcc.n	8000b9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ba2:	f7ff ffd7 	bl	8000b54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ba6:	f002 fa1f 	bl	8002fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000baa:	f7ff fd41 	bl	8000630 <main>
  bx  lr    
 8000bae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000bbc:	08003a80 	.word	0x08003a80
  ldr r2, =_sbss
 8000bc0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000bc4:	20000108 	.word	0x20000108

08000bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bc8:	e7fe      	b.n	8000bc8 <ADC_IRQHandler>
	...

08000bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	; (8000c0c <HAL_Init+0x40>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a0d      	ldr	r2, [pc, #52]	; (8000c0c <HAL_Init+0x40>)
 8000bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	; (8000c0c <HAL_Init+0x40>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a0a      	ldr	r2, [pc, #40]	; (8000c0c <HAL_Init+0x40>)
 8000be2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <HAL_Init+0x40>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a07      	ldr	r2, [pc, #28]	; (8000c0c <HAL_Init+0x40>)
 8000bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf4:	2003      	movs	r0, #3
 8000bf6:	f000 f92b 	bl	8000e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f000 f808 	bl	8000c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c00:	f7ff fedc 	bl	80009bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40023c00 	.word	0x40023c00

08000c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c18:	4b12      	ldr	r3, [pc, #72]	; (8000c64 <HAL_InitTick+0x54>)
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <HAL_InitTick+0x58>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4619      	mov	r1, r3
 8000c22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 f943 	bl	8000eba <HAL_SYSTICK_Config>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e00e      	b.n	8000c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b0f      	cmp	r3, #15
 8000c42:	d80a      	bhi.n	8000c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c44:	2200      	movs	r2, #0
 8000c46:	6879      	ldr	r1, [r7, #4]
 8000c48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c4c:	f000 f90b 	bl	8000e66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c50:	4a06      	ldr	r2, [pc, #24]	; (8000c6c <HAL_InitTick+0x5c>)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c56:	2300      	movs	r3, #0
 8000c58:	e000      	b.n	8000c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000000 	.word	0x20000000
 8000c68:	20000008 	.word	0x20000008
 8000c6c:	20000004 	.word	0x20000004

08000c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <HAL_IncTick+0x20>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <HAL_IncTick+0x24>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4413      	add	r3, r2
 8000c80:	4a04      	ldr	r2, [pc, #16]	; (8000c94 <HAL_IncTick+0x24>)
 8000c82:	6013      	str	r3, [r2, #0]
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	20000008 	.word	0x20000008
 8000c94:	200000f4 	.word	0x200000f4

08000c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c9c:	4b03      	ldr	r3, [pc, #12]	; (8000cac <HAL_GetTick+0x14>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	200000f4 	.word	0x200000f4

08000cb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc0:	4b0c      	ldr	r3, [pc, #48]	; (8000cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ce2:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	60d3      	str	r3, [r2, #12]
}
 8000ce8:	bf00      	nop
 8000cea:	3714      	adds	r7, #20
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <__NVIC_GetPriorityGrouping+0x18>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	f003 0307 	and.w	r3, r3, #7
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	db0b      	blt.n	8000d3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	f003 021f 	and.w	r2, r3, #31
 8000d2c:	4907      	ldr	r1, [pc, #28]	; (8000d4c <__NVIC_EnableIRQ+0x38>)
 8000d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d32:	095b      	lsrs	r3, r3, #5
 8000d34:	2001      	movs	r0, #1
 8000d36:	fa00 f202 	lsl.w	r2, r0, r2
 8000d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	e000e100 	.word	0xe000e100

08000d50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	db0a      	blt.n	8000d7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	b2da      	uxtb	r2, r3
 8000d68:	490c      	ldr	r1, [pc, #48]	; (8000d9c <__NVIC_SetPriority+0x4c>)
 8000d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6e:	0112      	lsls	r2, r2, #4
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	440b      	add	r3, r1
 8000d74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d78:	e00a      	b.n	8000d90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	4908      	ldr	r1, [pc, #32]	; (8000da0 <__NVIC_SetPriority+0x50>)
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	f003 030f 	and.w	r3, r3, #15
 8000d86:	3b04      	subs	r3, #4
 8000d88:	0112      	lsls	r2, r2, #4
 8000d8a:	b2d2      	uxtb	r2, r2
 8000d8c:	440b      	add	r3, r1
 8000d8e:	761a      	strb	r2, [r3, #24]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000e100 	.word	0xe000e100
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b089      	sub	sp, #36	; 0x24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	f1c3 0307 	rsb	r3, r3, #7
 8000dbe:	2b04      	cmp	r3, #4
 8000dc0:	bf28      	it	cs
 8000dc2:	2304      	movcs	r3, #4
 8000dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3304      	adds	r3, #4
 8000dca:	2b06      	cmp	r3, #6
 8000dcc:	d902      	bls.n	8000dd4 <NVIC_EncodePriority+0x30>
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3b03      	subs	r3, #3
 8000dd2:	e000      	b.n	8000dd6 <NVIC_EncodePriority+0x32>
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	fa02 f303 	lsl.w	r3, r2, r3
 8000de2:	43da      	mvns	r2, r3
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	401a      	ands	r2, r3
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa01 f303 	lsl.w	r3, r1, r3
 8000df6:	43d9      	mvns	r1, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfc:	4313      	orrs	r3, r2
         );
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3724      	adds	r7, #36	; 0x24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
	...

08000e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e1c:	d301      	bcc.n	8000e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e00f      	b.n	8000e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e22:	4a0a      	ldr	r2, [pc, #40]	; (8000e4c <SysTick_Config+0x40>)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	3b01      	subs	r3, #1
 8000e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e2a:	210f      	movs	r1, #15
 8000e2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e30:	f7ff ff8e 	bl	8000d50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e34:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <SysTick_Config+0x40>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e3a:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <SysTick_Config+0x40>)
 8000e3c:	2207      	movs	r2, #7
 8000e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e40:	2300      	movs	r3, #0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	e000e010 	.word	0xe000e010

08000e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff ff29 	bl	8000cb0 <__NVIC_SetPriorityGrouping>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b086      	sub	sp, #24
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	60b9      	str	r1, [r7, #8]
 8000e70:	607a      	str	r2, [r7, #4]
 8000e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e78:	f7ff ff3e 	bl	8000cf8 <__NVIC_GetPriorityGrouping>
 8000e7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	68b9      	ldr	r1, [r7, #8]
 8000e82:	6978      	ldr	r0, [r7, #20]
 8000e84:	f7ff ff8e 	bl	8000da4 <NVIC_EncodePriority>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e8e:	4611      	mov	r1, r2
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff ff5d 	bl	8000d50 <__NVIC_SetPriority>
}
 8000e96:	bf00      	nop
 8000e98:	3718      	adds	r7, #24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff ff31 	bl	8000d14 <__NVIC_EnableIRQ>
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff ffa2 	bl	8000e0c <SysTick_Config>
 8000ec8:	4603      	mov	r3, r0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b04      	cmp	r3, #4
 8000ee0:	d106      	bne.n	8000ef0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a08      	ldr	r2, [pc, #32]	; (8000f08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ee8:	f043 0304 	orr.w	r3, r3, #4
 8000eec:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000eee:	e005      	b.n	8000efc <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ef6:	f023 0304 	bic.w	r3, r3, #4
 8000efa:	6013      	str	r3, [r2, #0]
}
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000e010 	.word	0xe000e010

08000f0c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000f10:	f000 f802 	bl	8000f18 <HAL_SYSTICK_Callback>
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b089      	sub	sp, #36	; 0x24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
 8000f42:	e165      	b.n	8001210 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f44:	2201      	movs	r2, #1
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	697a      	ldr	r2, [r7, #20]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	f040 8154 	bne.w	800120a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f003 0303 	and.w	r3, r3, #3
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d005      	beq.n	8000f7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d130      	bne.n	8000fdc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	2203      	movs	r2, #3
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	43db      	mvns	r3, r3
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	68da      	ldr	r2, [r3, #12]
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	091b      	lsrs	r3, r3, #4
 8000fc6:	f003 0201 	and.w	r2, r3, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0303 	and.w	r3, r3, #3
 8000fe4:	2b03      	cmp	r3, #3
 8000fe6:	d017      	beq.n	8001018 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	689a      	ldr	r2, [r3, #8]
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	2b02      	cmp	r3, #2
 8001022:	d123      	bne.n	800106c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	08da      	lsrs	r2, r3, #3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	3208      	adds	r2, #8
 800102c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001030:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	220f      	movs	r2, #15
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	691a      	ldr	r2, [r3, #16]
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	f003 0307 	and.w	r3, r3, #7
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	08da      	lsrs	r2, r3, #3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3208      	adds	r2, #8
 8001066:	69b9      	ldr	r1, [r7, #24]
 8001068:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	2203      	movs	r2, #3
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f003 0203 	and.w	r2, r3, #3
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4313      	orrs	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f000 80ae 	beq.w	800120a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	4b5d      	ldr	r3, [pc, #372]	; (8001228 <HAL_GPIO_Init+0x300>)
 80010b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b6:	4a5c      	ldr	r2, [pc, #368]	; (8001228 <HAL_GPIO_Init+0x300>)
 80010b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010bc:	6453      	str	r3, [r2, #68]	; 0x44
 80010be:	4b5a      	ldr	r3, [pc, #360]	; (8001228 <HAL_GPIO_Init+0x300>)
 80010c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ca:	4a58      	ldr	r2, [pc, #352]	; (800122c <HAL_GPIO_Init+0x304>)
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	089b      	lsrs	r3, r3, #2
 80010d0:	3302      	adds	r3, #2
 80010d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	f003 0303 	and.w	r3, r3, #3
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	220f      	movs	r2, #15
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43db      	mvns	r3, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4013      	ands	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4f      	ldr	r2, [pc, #316]	; (8001230 <HAL_GPIO_Init+0x308>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d025      	beq.n	8001142 <HAL_GPIO_Init+0x21a>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4e      	ldr	r2, [pc, #312]	; (8001234 <HAL_GPIO_Init+0x30c>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d01f      	beq.n	800113e <HAL_GPIO_Init+0x216>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4d      	ldr	r2, [pc, #308]	; (8001238 <HAL_GPIO_Init+0x310>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d019      	beq.n	800113a <HAL_GPIO_Init+0x212>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4c      	ldr	r2, [pc, #304]	; (800123c <HAL_GPIO_Init+0x314>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d013      	beq.n	8001136 <HAL_GPIO_Init+0x20e>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a4b      	ldr	r2, [pc, #300]	; (8001240 <HAL_GPIO_Init+0x318>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d00d      	beq.n	8001132 <HAL_GPIO_Init+0x20a>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a4a      	ldr	r2, [pc, #296]	; (8001244 <HAL_GPIO_Init+0x31c>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d007      	beq.n	800112e <HAL_GPIO_Init+0x206>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a49      	ldr	r2, [pc, #292]	; (8001248 <HAL_GPIO_Init+0x320>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d101      	bne.n	800112a <HAL_GPIO_Init+0x202>
 8001126:	2306      	movs	r3, #6
 8001128:	e00c      	b.n	8001144 <HAL_GPIO_Init+0x21c>
 800112a:	2307      	movs	r3, #7
 800112c:	e00a      	b.n	8001144 <HAL_GPIO_Init+0x21c>
 800112e:	2305      	movs	r3, #5
 8001130:	e008      	b.n	8001144 <HAL_GPIO_Init+0x21c>
 8001132:	2304      	movs	r3, #4
 8001134:	e006      	b.n	8001144 <HAL_GPIO_Init+0x21c>
 8001136:	2303      	movs	r3, #3
 8001138:	e004      	b.n	8001144 <HAL_GPIO_Init+0x21c>
 800113a:	2302      	movs	r3, #2
 800113c:	e002      	b.n	8001144 <HAL_GPIO_Init+0x21c>
 800113e:	2301      	movs	r3, #1
 8001140:	e000      	b.n	8001144 <HAL_GPIO_Init+0x21c>
 8001142:	2300      	movs	r3, #0
 8001144:	69fa      	ldr	r2, [r7, #28]
 8001146:	f002 0203 	and.w	r2, r2, #3
 800114a:	0092      	lsls	r2, r2, #2
 800114c:	4093      	lsls	r3, r2
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001154:	4935      	ldr	r1, [pc, #212]	; (800122c <HAL_GPIO_Init+0x304>)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	089b      	lsrs	r3, r3, #2
 800115a:	3302      	adds	r3, #2
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001162:	4b3a      	ldr	r3, [pc, #232]	; (800124c <HAL_GPIO_Init+0x324>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001186:	4a31      	ldr	r2, [pc, #196]	; (800124c <HAL_GPIO_Init+0x324>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800118c:	4b2f      	ldr	r3, [pc, #188]	; (800124c <HAL_GPIO_Init+0x324>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011b0:	4a26      	ldr	r2, [pc, #152]	; (800124c <HAL_GPIO_Init+0x324>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011b6:	4b25      	ldr	r3, [pc, #148]	; (800124c <HAL_GPIO_Init+0x324>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	43db      	mvns	r3, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4013      	ands	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011da:	4a1c      	ldr	r2, [pc, #112]	; (800124c <HAL_GPIO_Init+0x324>)
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011e0:	4b1a      	ldr	r3, [pc, #104]	; (800124c <HAL_GPIO_Init+0x324>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001204:	4a11      	ldr	r2, [pc, #68]	; (800124c <HAL_GPIO_Init+0x324>)
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3301      	adds	r3, #1
 800120e:	61fb      	str	r3, [r7, #28]
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	2b0f      	cmp	r3, #15
 8001214:	f67f ae96 	bls.w	8000f44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	3724      	adds	r7, #36	; 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40013800 	.word	0x40013800
 8001230:	40020000 	.word	0x40020000
 8001234:	40020400 	.word	0x40020400
 8001238:	40020800 	.word	0x40020800
 800123c:	40020c00 	.word	0x40020c00
 8001240:	40021000 	.word	0x40021000
 8001244:	40021400 	.word	0x40021400
 8001248:	40021800 	.word	0x40021800
 800124c:	40013c00 	.word	0x40013c00

08001250 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800125c:	695a      	ldr	r2, [r3, #20]
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	4013      	ands	r3, r2
 8001262:	2b00      	cmp	r3, #0
 8001264:	d006      	beq.n	8001274 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001266:	4a05      	ldr	r2, [pc, #20]	; (800127c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fb68 	bl	8000944 <HAL_GPIO_EXTI_Callback>
  }
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40013c00 	.word	0x40013c00

08001280 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <HAL_PWR_EnableWakeUpPin+0x20>)
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4904      	ldr	r1, [pc, #16]	; (80012a0 <HAL_PWR_EnableWakeUpPin+0x20>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4313      	orrs	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	40007000 	.word	0x40007000

080012a4 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80012a8:	4b08      	ldr	r3, [pc, #32]	; (80012cc <HAL_PWR_EnterSTANDBYMode+0x28>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <HAL_PWR_EnterSTANDBYMode+0x28>)
 80012ae:	f043 0302 	orr.w	r3, r3, #2
 80012b2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	4a05      	ldr	r2, [pc, #20]	; (80012d0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80012c0:	bf30      	wfi
}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	40007000 	.word	0x40007000
 80012d0:	e000ed00 	.word	0xe000ed00

080012d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d101      	bne.n	80012e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e0cc      	b.n	8001482 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012e8:	4b68      	ldr	r3, [pc, #416]	; (800148c <HAL_RCC_ClockConfig+0x1b8>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 030f 	and.w	r3, r3, #15
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d90c      	bls.n	8001310 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012f6:	4b65      	ldr	r3, [pc, #404]	; (800148c <HAL_RCC_ClockConfig+0x1b8>)
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012fe:	4b63      	ldr	r3, [pc, #396]	; (800148c <HAL_RCC_ClockConfig+0x1b8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 030f 	and.w	r3, r3, #15
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	d001      	beq.n	8001310 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e0b8      	b.n	8001482 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d020      	beq.n	800135e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001328:	4b59      	ldr	r3, [pc, #356]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	4a58      	ldr	r2, [pc, #352]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 800132e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001332:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	2b00      	cmp	r3, #0
 800133e:	d005      	beq.n	800134c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001340:	4b53      	ldr	r3, [pc, #332]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	4a52      	ldr	r2, [pc, #328]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001346:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800134a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800134c:	4b50      	ldr	r3, [pc, #320]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	494d      	ldr	r1, [pc, #308]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 800135a:	4313      	orrs	r3, r2
 800135c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	2b00      	cmp	r3, #0
 8001368:	d044      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d107      	bne.n	8001382 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	4b47      	ldr	r3, [pc, #284]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d119      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e07f      	b.n	8001482 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b02      	cmp	r3, #2
 8001388:	d003      	beq.n	8001392 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800138e:	2b03      	cmp	r3, #3
 8001390:	d107      	bne.n	80013a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001392:	4b3f      	ldr	r3, [pc, #252]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d109      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e06f      	b.n	8001482 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a2:	4b3b      	ldr	r3, [pc, #236]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e067      	b.n	8001482 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b2:	4b37      	ldr	r3, [pc, #220]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f023 0203 	bic.w	r2, r3, #3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	4934      	ldr	r1, [pc, #208]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 80013c0:	4313      	orrs	r3, r2
 80013c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013c4:	f7ff fc68 	bl	8000c98 <HAL_GetTick>
 80013c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ca:	e00a      	b.n	80013e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013cc:	f7ff fc64 	bl	8000c98 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80013da:	4293      	cmp	r3, r2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e04f      	b.n	8001482 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013e2:	4b2b      	ldr	r3, [pc, #172]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f003 020c 	and.w	r2, r3, #12
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d1eb      	bne.n	80013cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013f4:	4b25      	ldr	r3, [pc, #148]	; (800148c <HAL_RCC_ClockConfig+0x1b8>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 030f 	and.w	r3, r3, #15
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d20c      	bcs.n	800141c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001402:	4b22      	ldr	r3, [pc, #136]	; (800148c <HAL_RCC_ClockConfig+0x1b8>)
 8001404:	683a      	ldr	r2, [r7, #0]
 8001406:	b2d2      	uxtb	r2, r2
 8001408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800140a:	4b20      	ldr	r3, [pc, #128]	; (800148c <HAL_RCC_ClockConfig+0x1b8>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 030f 	and.w	r3, r3, #15
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	d001      	beq.n	800141c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e032      	b.n	8001482 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	d008      	beq.n	800143a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001428:	4b19      	ldr	r3, [pc, #100]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4916      	ldr	r1, [pc, #88]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001436:	4313      	orrs	r3, r2
 8001438:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b00      	cmp	r3, #0
 8001444:	d009      	beq.n	800145a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001446:	4b12      	ldr	r3, [pc, #72]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	490e      	ldr	r1, [pc, #56]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001456:	4313      	orrs	r3, r2
 8001458:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800145a:	f000 fb7f 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 800145e:	4602      	mov	r2, r0
 8001460:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <HAL_RCC_ClockConfig+0x1bc>)
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	091b      	lsrs	r3, r3, #4
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	490a      	ldr	r1, [pc, #40]	; (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 800146c:	5ccb      	ldrb	r3, [r1, r3]
 800146e:	fa22 f303 	lsr.w	r3, r2, r3
 8001472:	4a09      	ldr	r2, [pc, #36]	; (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001474:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001476:	4b09      	ldr	r3, [pc, #36]	; (800149c <HAL_RCC_ClockConfig+0x1c8>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fbc8 	bl	8000c10 <HAL_InitTick>

  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40023c00 	.word	0x40023c00
 8001490:	40023800 	.word	0x40023800
 8001494:	08003a24 	.word	0x08003a24
 8001498:	20000000 	.word	0x20000000
 800149c:	20000004 	.word	0x20000004

080014a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014a4:	4b03      	ldr	r3, [pc, #12]	; (80014b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	20000000 	.word	0x20000000

080014b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80014bc:	f7ff fff0 	bl	80014a0 <HAL_RCC_GetHCLKFreq>
 80014c0:	4602      	mov	r2, r0
 80014c2:	4b05      	ldr	r3, [pc, #20]	; (80014d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	0a9b      	lsrs	r3, r3, #10
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	4903      	ldr	r1, [pc, #12]	; (80014dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80014ce:	5ccb      	ldrb	r3, [r1, r3]
 80014d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40023800 	.word	0x40023800
 80014dc:	08003a34 	.word	0x08003a34

080014e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80014e4:	f7ff ffdc 	bl	80014a0 <HAL_RCC_GetHCLKFreq>
 80014e8:	4602      	mov	r2, r0
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	0b5b      	lsrs	r3, r3, #13
 80014f0:	f003 0307 	and.w	r3, r3, #7
 80014f4:	4903      	ldr	r1, [pc, #12]	; (8001504 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014f6:	5ccb      	ldrb	r3, [r1, r3]
 80014f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40023800 	.word	0x40023800
 8001504:	08003a34 	.word	0x08003a34

08001508 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08c      	sub	sp, #48	; 0x30
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001510:	2300      	movs	r3, #0
 8001512:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800151c:	2300      	movs	r3, #0
 800151e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800152c:	2300      	movs	r3, #0
 800152e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0301 	and.w	r3, r3, #1
 800153c:	2b00      	cmp	r3, #0
 800153e:	d010      	beq.n	8001562 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001540:	4b6f      	ldr	r3, [pc, #444]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001542:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001546:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800154e:	496c      	ldr	r1, [pc, #432]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001550:	4313      	orrs	r3, r2
 8001552:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800155e:	2301      	movs	r3, #1
 8001560:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d010      	beq.n	8001590 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800156e:	4b64      	ldr	r3, [pc, #400]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001570:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001574:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800157c:	4960      	ldr	r1, [pc, #384]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800157e:	4313      	orrs	r3, r2
 8001580:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800158c:	2301      	movs	r3, #1
 800158e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	d017      	beq.n	80015cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800159c:	4b58      	ldr	r3, [pc, #352]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800159e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4955      	ldr	r1, [pc, #340]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015ac:	4313      	orrs	r3, r2
 80015ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80015ba:	d101      	bne.n	80015c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80015bc:	2301      	movs	r3, #1
 80015be:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80015c8:	2301      	movs	r3, #1
 80015ca:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d017      	beq.n	8001608 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80015d8:	4b49      	ldr	r3, [pc, #292]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015e6:	4946      	ldr	r1, [pc, #280]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015f6:	d101      	bne.n	80015fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80015f8:	2301      	movs	r3, #1
 80015fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001600:	2b00      	cmp	r3, #0
 8001602:	d101      	bne.n	8001608 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001604:	2301      	movs	r3, #1
 8001606:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0320 	and.w	r3, r3, #32
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 808a 	beq.w	800172a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	4b39      	ldr	r3, [pc, #228]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a38      	ldr	r2, [pc, #224]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
 8001626:	4b36      	ldr	r3, [pc, #216]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001632:	4b34      	ldr	r3, [pc, #208]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a33      	ldr	r2, [pc, #204]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800163c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800163e:	f7ff fb2b 	bl	8000c98 <HAL_GetTick>
 8001642:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001644:	e008      	b.n	8001658 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001646:	f7ff fb27 	bl	8000c98 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d901      	bls.n	8001658 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e278      	b.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001658:	4b2a      	ldr	r3, [pc, #168]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001664:	4b26      	ldr	r3, [pc, #152]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001668:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800166c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800166e:	6a3b      	ldr	r3, [r7, #32]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d02f      	beq.n	80016d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001678:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800167c:	6a3a      	ldr	r2, [r7, #32]
 800167e:	429a      	cmp	r2, r3
 8001680:	d028      	beq.n	80016d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001686:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800168a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800168c:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001692:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001698:	4a19      	ldr	r2, [pc, #100]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d114      	bne.n	80016d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80016aa:	f7ff faf5 	bl	8000c98 <HAL_GetTick>
 80016ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b0:	e00a      	b.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b2:	f7ff faf1 	bl	8000c98 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e240      	b.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c8:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0ee      	beq.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80016e0:	d114      	bne.n	800170c <HAL_RCCEx_PeriphCLKConfig+0x204>
 80016e2:	4b07      	ldr	r3, [pc, #28]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80016f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016f6:	4902      	ldr	r1, [pc, #8]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	608b      	str	r3, [r1, #8]
 80016fc:	e00c      	b.n	8001718 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80016fe:	bf00      	nop
 8001700:	40023800 	.word	0x40023800
 8001704:	40007000 	.word	0x40007000
 8001708:	42470e40 	.word	0x42470e40
 800170c:	4b4a      	ldr	r3, [pc, #296]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	4a49      	ldr	r2, [pc, #292]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001712:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001716:	6093      	str	r3, [r2, #8]
 8001718:	4b47      	ldr	r3, [pc, #284]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800171a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001724:	4944      	ldr	r1, [pc, #272]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001726:	4313      	orrs	r3, r2
 8001728:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0310 	and.w	r3, r3, #16
 8001732:	2b00      	cmp	r3, #0
 8001734:	d004      	beq.n	8001740 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800173c:	4b3f      	ldr	r3, [pc, #252]	; (800183c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800173e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001748:	2b00      	cmp	r3, #0
 800174a:	d00a      	beq.n	8001762 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800174c:	4b3a      	ldr	r3, [pc, #232]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800174e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001752:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175a:	4937      	ldr	r1, [pc, #220]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800175c:	4313      	orrs	r3, r2
 800175e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800176a:	2b00      	cmp	r3, #0
 800176c:	d00a      	beq.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800176e:	4b32      	ldr	r3, [pc, #200]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001774:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800177c:	492e      	ldr	r1, [pc, #184]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800177e:	4313      	orrs	r3, r2
 8001780:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800178c:	2b00      	cmp	r3, #0
 800178e:	d011      	beq.n	80017b4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001790:	4b29      	ldr	r3, [pc, #164]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001796:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800179e:	4926      	ldr	r1, [pc, #152]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017a0:	4313      	orrs	r3, r2
 80017a2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80017ae:	d101      	bne.n	80017b4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80017b0:	2301      	movs	r3, #1
 80017b2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d00a      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80017c0:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017c6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ce:	491a      	ldr	r1, [pc, #104]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017d0:	4313      	orrs	r3, r2
 80017d2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d011      	beq.n	8001806 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017e8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017f0:	4911      	ldr	r1, [pc, #68]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001800:	d101      	bne.n	8001806 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8001802:	2301      	movs	r3, #1
 8001804:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001808:	2b01      	cmp	r3, #1
 800180a:	d005      	beq.n	8001818 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001814:	f040 80ff 	bne.w	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001818:	4b09      	ldr	r3, [pc, #36]	; (8001840 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800181e:	f7ff fa3b 	bl	8000c98 <HAL_GetTick>
 8001822:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001824:	e00e      	b.n	8001844 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001826:	f7ff fa37 	bl	8000c98 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d907      	bls.n	8001844 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e188      	b.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001838:	40023800 	.word	0x40023800
 800183c:	424711e0 	.word	0x424711e0
 8001840:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001844:	4b7e      	ldr	r3, [pc, #504]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800184c:	2b00      	cmp	r3, #0
 800184e:	d1ea      	bne.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001860:	2b00      	cmp	r3, #0
 8001862:	d009      	beq.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800186c:	2b00      	cmp	r3, #0
 800186e:	d028      	beq.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001874:	2b00      	cmp	r3, #0
 8001876:	d124      	bne.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001878:	4b71      	ldr	r3, [pc, #452]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800187a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800187e:	0c1b      	lsrs	r3, r3, #16
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	3301      	adds	r3, #1
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800188a:	4b6d      	ldr	r3, [pc, #436]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800188c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001890:	0e1b      	lsrs	r3, r3, #24
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	019b      	lsls	r3, r3, #6
 80018a2:	431a      	orrs	r2, r3
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	085b      	lsrs	r3, r3, #1
 80018a8:	3b01      	subs	r3, #1
 80018aa:	041b      	lsls	r3, r3, #16
 80018ac:	431a      	orrs	r2, r3
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	061b      	lsls	r3, r3, #24
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	071b      	lsls	r3, r3, #28
 80018ba:	4961      	ldr	r1, [pc, #388]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0304 	and.w	r3, r3, #4
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d004      	beq.n	80018d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018d6:	d00a      	beq.n	80018ee <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d035      	beq.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018ec:	d130      	bne.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80018ee:	4b54      	ldr	r3, [pc, #336]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80018f4:	0c1b      	lsrs	r3, r3, #16
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	3301      	adds	r3, #1
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001900:	4b4f      	ldr	r3, [pc, #316]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001902:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001906:	0f1b      	lsrs	r3, r3, #28
 8001908:	f003 0307 	and.w	r3, r3, #7
 800190c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685a      	ldr	r2, [r3, #4]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	019b      	lsls	r3, r3, #6
 8001918:	431a      	orrs	r2, r3
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	085b      	lsrs	r3, r3, #1
 800191e:	3b01      	subs	r3, #1
 8001920:	041b      	lsls	r3, r3, #16
 8001922:	431a      	orrs	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	061b      	lsls	r3, r3, #24
 800192a:	431a      	orrs	r2, r3
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	071b      	lsls	r3, r3, #28
 8001930:	4943      	ldr	r1, [pc, #268]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001932:	4313      	orrs	r3, r2
 8001934:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001938:	4b41      	ldr	r3, [pc, #260]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800193a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800193e:	f023 021f 	bic.w	r2, r3, #31
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001946:	3b01      	subs	r3, #1
 8001948:	493d      	ldr	r1, [pc, #244]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800194a:	4313      	orrs	r3, r2
 800194c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001958:	2b00      	cmp	r3, #0
 800195a:	d029      	beq.n	80019b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001960:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001964:	d124      	bne.n	80019b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001966:	4b36      	ldr	r3, [pc, #216]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001968:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800196c:	0c1b      	lsrs	r3, r3, #16
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	3301      	adds	r3, #1
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001978:	4b31      	ldr	r3, [pc, #196]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800197a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800197e:	0f1b      	lsrs	r3, r3, #28
 8001980:	f003 0307 	and.w	r3, r3, #7
 8001984:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	019b      	lsls	r3, r3, #6
 8001990:	431a      	orrs	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	085b      	lsrs	r3, r3, #1
 8001998:	3b01      	subs	r3, #1
 800199a:	041b      	lsls	r3, r3, #16
 800199c:	431a      	orrs	r2, r3
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	061b      	lsls	r3, r3, #24
 80019a2:	431a      	orrs	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	071b      	lsls	r3, r3, #28
 80019a8:	4925      	ldr	r1, [pc, #148]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d016      	beq.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685a      	ldr	r2, [r3, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	019b      	lsls	r3, r3, #6
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	3b01      	subs	r3, #1
 80019d0:	041b      	lsls	r3, r3, #16
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	061b      	lsls	r3, r3, #24
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	071b      	lsls	r3, r3, #28
 80019e2:	4917      	ldr	r1, [pc, #92]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80019ea:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80019f0:	f7ff f952 	bl	8000c98 <HAL_GetTick>
 80019f4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80019f6:	e008      	b.n	8001a0a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80019f8:	f7ff f94e 	bl	8000c98 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e09f      	b.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001a0a:	4b0d      	ldr	r3, [pc, #52]	; (8001a40 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0f0      	beq.n	80019f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8001a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	f040 8095 	bne.w	8001b48 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a24:	f7ff f938 	bl	8000c98 <HAL_GetTick>
 8001a28:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001a2a:	e00f      	b.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001a2c:	f7ff f934 	bl	8000c98 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d908      	bls.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e085      	b.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001a3e:	bf00      	nop
 8001a40:	40023800 	.word	0x40023800
 8001a44:	42470068 	.word	0x42470068
 8001a48:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001a4c:	4b41      	ldr	r3, [pc, #260]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001a54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a58:	d0e8      	beq.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0304 	and.w	r3, r3, #4
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d009      	beq.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d02b      	beq.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d127      	bne.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001a82:	4b34      	ldr	r3, [pc, #208]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a88:	0c1b      	lsrs	r3, r3, #16
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	3301      	adds	r3, #1
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699a      	ldr	r2, [r3, #24]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69db      	ldr	r3, [r3, #28]
 8001a9c:	019b      	lsls	r3, r3, #6
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	085b      	lsrs	r3, r3, #1
 8001aa4:	3b01      	subs	r3, #1
 8001aa6:	041b      	lsls	r3, r3, #16
 8001aa8:	431a      	orrs	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	061b      	lsls	r3, r3, #24
 8001ab0:	4928      	ldr	r1, [pc, #160]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001ab8:	4b26      	ldr	r3, [pc, #152]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001abe:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	021b      	lsls	r3, r3, #8
 8001aca:	4922      	ldr	r1, [pc, #136]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001acc:	4313      	orrs	r3, r2
 8001ace:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d01d      	beq.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x612>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ae2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001ae6:	d118      	bne.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001ae8:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aee:	0e1b      	lsrs	r3, r3, #24
 8001af0:	f003 030f 	and.w	r3, r3, #15
 8001af4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	699a      	ldr	r2, [r3, #24]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	019b      	lsls	r3, r3, #6
 8001b00:	431a      	orrs	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	085b      	lsrs	r3, r3, #1
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	041b      	lsls	r3, r3, #16
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	061b      	lsls	r3, r3, #24
 8001b12:	4910      	ldr	r1, [pc, #64]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b14:	4313      	orrs	r3, r2
 8001b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001b1a:	4b0f      	ldr	r3, [pc, #60]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b20:	f7ff f8ba 	bl	8000c98 <HAL_GetTick>
 8001b24:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001b28:	f7ff f8b6 	bl	8000c98 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e007      	b.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b46:	d1ef      	bne.n	8001b28 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3730      	adds	r7, #48	; 0x30
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	42470070 	.word	0x42470070

08001b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b60:	b0ae      	sub	sp, #184	; 0xb8
 8001b62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b64:	2300      	movs	r3, #0
 8001b66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b82:	4bcb      	ldr	r3, [pc, #812]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 030c 	and.w	r3, r3, #12
 8001b8a:	2b0c      	cmp	r3, #12
 8001b8c:	f200 8206 	bhi.w	8001f9c <HAL_RCC_GetSysClockFreq+0x440>
 8001b90:	a201      	add	r2, pc, #4	; (adr r2, 8001b98 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b96:	bf00      	nop
 8001b98:	08001bcd 	.word	0x08001bcd
 8001b9c:	08001f9d 	.word	0x08001f9d
 8001ba0:	08001f9d 	.word	0x08001f9d
 8001ba4:	08001f9d 	.word	0x08001f9d
 8001ba8:	08001bd5 	.word	0x08001bd5
 8001bac:	08001f9d 	.word	0x08001f9d
 8001bb0:	08001f9d 	.word	0x08001f9d
 8001bb4:	08001f9d 	.word	0x08001f9d
 8001bb8:	08001bdd 	.word	0x08001bdd
 8001bbc:	08001f9d 	.word	0x08001f9d
 8001bc0:	08001f9d 	.word	0x08001f9d
 8001bc4:	08001f9d 	.word	0x08001f9d
 8001bc8:	08001dcd 	.word	0x08001dcd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bcc:	4bb9      	ldr	r3, [pc, #740]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x358>)
 8001bce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001bd2:	e1e7      	b.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bd4:	4bb8      	ldr	r3, [pc, #736]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001bd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bda:	e1e3      	b.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bdc:	4bb4      	ldr	r3, [pc, #720]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001be4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001be8:	4bb1      	ldr	r3, [pc, #708]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d071      	beq.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bf4:	4bae      	ldr	r3, [pc, #696]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	099b      	lsrs	r3, r3, #6
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001c00:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001c04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001c10:	2300      	movs	r3, #0
 8001c12:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001c16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001c1a:	4622      	mov	r2, r4
 8001c1c:	462b      	mov	r3, r5
 8001c1e:	f04f 0000 	mov.w	r0, #0
 8001c22:	f04f 0100 	mov.w	r1, #0
 8001c26:	0159      	lsls	r1, r3, #5
 8001c28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c2c:	0150      	lsls	r0, r2, #5
 8001c2e:	4602      	mov	r2, r0
 8001c30:	460b      	mov	r3, r1
 8001c32:	4621      	mov	r1, r4
 8001c34:	1a51      	subs	r1, r2, r1
 8001c36:	6439      	str	r1, [r7, #64]	; 0x40
 8001c38:	4629      	mov	r1, r5
 8001c3a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c3e:	647b      	str	r3, [r7, #68]	; 0x44
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	f04f 0300 	mov.w	r3, #0
 8001c48:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001c4c:	4649      	mov	r1, r9
 8001c4e:	018b      	lsls	r3, r1, #6
 8001c50:	4641      	mov	r1, r8
 8001c52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c56:	4641      	mov	r1, r8
 8001c58:	018a      	lsls	r2, r1, #6
 8001c5a:	4641      	mov	r1, r8
 8001c5c:	1a51      	subs	r1, r2, r1
 8001c5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c60:	4649      	mov	r1, r9
 8001c62:	eb63 0301 	sbc.w	r3, r3, r1
 8001c66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	f04f 0300 	mov.w	r3, #0
 8001c70:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001c74:	4649      	mov	r1, r9
 8001c76:	00cb      	lsls	r3, r1, #3
 8001c78:	4641      	mov	r1, r8
 8001c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c7e:	4641      	mov	r1, r8
 8001c80:	00ca      	lsls	r2, r1, #3
 8001c82:	4610      	mov	r0, r2
 8001c84:	4619      	mov	r1, r3
 8001c86:	4603      	mov	r3, r0
 8001c88:	4622      	mov	r2, r4
 8001c8a:	189b      	adds	r3, r3, r2
 8001c8c:	633b      	str	r3, [r7, #48]	; 0x30
 8001c8e:	462b      	mov	r3, r5
 8001c90:	460a      	mov	r2, r1
 8001c92:	eb42 0303 	adc.w	r3, r2, r3
 8001c96:	637b      	str	r3, [r7, #52]	; 0x34
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001ca4:	4629      	mov	r1, r5
 8001ca6:	024b      	lsls	r3, r1, #9
 8001ca8:	4621      	mov	r1, r4
 8001caa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cae:	4621      	mov	r1, r4
 8001cb0:	024a      	lsls	r2, r1, #9
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001cc0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001cc4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001cc8:	f7fe fafa 	bl	80002c0 <__aeabi_uldivmod>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001cd6:	e067      	b.n	8001da8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cd8:	4b75      	ldr	r3, [pc, #468]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	099b      	lsrs	r3, r3, #6
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001ce4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001ce8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cf0:	67bb      	str	r3, [r7, #120]	; 0x78
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001cf6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001cfa:	4622      	mov	r2, r4
 8001cfc:	462b      	mov	r3, r5
 8001cfe:	f04f 0000 	mov.w	r0, #0
 8001d02:	f04f 0100 	mov.w	r1, #0
 8001d06:	0159      	lsls	r1, r3, #5
 8001d08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d0c:	0150      	lsls	r0, r2, #5
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	4621      	mov	r1, r4
 8001d14:	1a51      	subs	r1, r2, r1
 8001d16:	62b9      	str	r1, [r7, #40]	; 0x28
 8001d18:	4629      	mov	r1, r5
 8001d1a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	f04f 0300 	mov.w	r3, #0
 8001d28:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001d2c:	4649      	mov	r1, r9
 8001d2e:	018b      	lsls	r3, r1, #6
 8001d30:	4641      	mov	r1, r8
 8001d32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d36:	4641      	mov	r1, r8
 8001d38:	018a      	lsls	r2, r1, #6
 8001d3a:	4641      	mov	r1, r8
 8001d3c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d40:	4649      	mov	r1, r9
 8001d42:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d46:	f04f 0200 	mov.w	r2, #0
 8001d4a:	f04f 0300 	mov.w	r3, #0
 8001d4e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d52:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001d56:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001d5a:	4692      	mov	sl, r2
 8001d5c:	469b      	mov	fp, r3
 8001d5e:	4623      	mov	r3, r4
 8001d60:	eb1a 0303 	adds.w	r3, sl, r3
 8001d64:	623b      	str	r3, [r7, #32]
 8001d66:	462b      	mov	r3, r5
 8001d68:	eb4b 0303 	adc.w	r3, fp, r3
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	f04f 0300 	mov.w	r3, #0
 8001d76:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	028b      	lsls	r3, r1, #10
 8001d7e:	4621      	mov	r1, r4
 8001d80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d84:	4621      	mov	r1, r4
 8001d86:	028a      	lsls	r2, r1, #10
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d90:	2200      	movs	r2, #0
 8001d92:	673b      	str	r3, [r7, #112]	; 0x70
 8001d94:	677a      	str	r2, [r7, #116]	; 0x74
 8001d96:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001d9a:	f7fe fa91 	bl	80002c0 <__aeabi_uldivmod>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	460b      	mov	r3, r1
 8001da2:	4613      	mov	r3, r2
 8001da4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001da8:	4b41      	ldr	r3, [pc, #260]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	0c1b      	lsrs	r3, r3, #16
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	3301      	adds	r3, #1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001dba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001dbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001dca:	e0eb      	b.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dcc:	4b38      	ldr	r3, [pc, #224]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dd8:	4b35      	ldr	r3, [pc, #212]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d06b      	beq.n	8001ebc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001de4:	4b32      	ldr	r3, [pc, #200]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	099b      	lsrs	r3, r3, #6
 8001dea:	2200      	movs	r2, #0
 8001dec:	66bb      	str	r3, [r7, #104]	; 0x68
 8001dee:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001df0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001df6:	663b      	str	r3, [r7, #96]	; 0x60
 8001df8:	2300      	movs	r3, #0
 8001dfa:	667b      	str	r3, [r7, #100]	; 0x64
 8001dfc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001e00:	4622      	mov	r2, r4
 8001e02:	462b      	mov	r3, r5
 8001e04:	f04f 0000 	mov.w	r0, #0
 8001e08:	f04f 0100 	mov.w	r1, #0
 8001e0c:	0159      	lsls	r1, r3, #5
 8001e0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e12:	0150      	lsls	r0, r2, #5
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4621      	mov	r1, r4
 8001e1a:	1a51      	subs	r1, r2, r1
 8001e1c:	61b9      	str	r1, [r7, #24]
 8001e1e:	4629      	mov	r1, r5
 8001e20:	eb63 0301 	sbc.w	r3, r3, r1
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001e32:	4659      	mov	r1, fp
 8001e34:	018b      	lsls	r3, r1, #6
 8001e36:	4651      	mov	r1, sl
 8001e38:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e3c:	4651      	mov	r1, sl
 8001e3e:	018a      	lsls	r2, r1, #6
 8001e40:	4651      	mov	r1, sl
 8001e42:	ebb2 0801 	subs.w	r8, r2, r1
 8001e46:	4659      	mov	r1, fp
 8001e48:	eb63 0901 	sbc.w	r9, r3, r1
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e58:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e5c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e60:	4690      	mov	r8, r2
 8001e62:	4699      	mov	r9, r3
 8001e64:	4623      	mov	r3, r4
 8001e66:	eb18 0303 	adds.w	r3, r8, r3
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	462b      	mov	r3, r5
 8001e6e:	eb49 0303 	adc.w	r3, r9, r3
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	f04f 0300 	mov.w	r3, #0
 8001e7c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e80:	4629      	mov	r1, r5
 8001e82:	024b      	lsls	r3, r1, #9
 8001e84:	4621      	mov	r1, r4
 8001e86:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e8a:	4621      	mov	r1, r4
 8001e8c:	024a      	lsls	r2, r1, #9
 8001e8e:	4610      	mov	r0, r2
 8001e90:	4619      	mov	r1, r3
 8001e92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e96:	2200      	movs	r2, #0
 8001e98:	65bb      	str	r3, [r7, #88]	; 0x58
 8001e9a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001e9c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001ea0:	f7fe fa0e 	bl	80002c0 <__aeabi_uldivmod>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001eae:	e065      	b.n	8001f7c <HAL_RCC_GetSysClockFreq+0x420>
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	00f42400 	.word	0x00f42400
 8001eb8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ebc:	4b3d      	ldr	r3, [pc, #244]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	099b      	lsrs	r3, r3, #6
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ecc:	653b      	str	r3, [r7, #80]	; 0x50
 8001ece:	2300      	movs	r3, #0
 8001ed0:	657b      	str	r3, [r7, #84]	; 0x54
 8001ed2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001ed6:	4642      	mov	r2, r8
 8001ed8:	464b      	mov	r3, r9
 8001eda:	f04f 0000 	mov.w	r0, #0
 8001ede:	f04f 0100 	mov.w	r1, #0
 8001ee2:	0159      	lsls	r1, r3, #5
 8001ee4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ee8:	0150      	lsls	r0, r2, #5
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4641      	mov	r1, r8
 8001ef0:	1a51      	subs	r1, r2, r1
 8001ef2:	60b9      	str	r1, [r7, #8]
 8001ef4:	4649      	mov	r1, r9
 8001ef6:	eb63 0301 	sbc.w	r3, r3, r1
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f04f 0300 	mov.w	r3, #0
 8001f04:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001f08:	4659      	mov	r1, fp
 8001f0a:	018b      	lsls	r3, r1, #6
 8001f0c:	4651      	mov	r1, sl
 8001f0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f12:	4651      	mov	r1, sl
 8001f14:	018a      	lsls	r2, r1, #6
 8001f16:	4651      	mov	r1, sl
 8001f18:	1a54      	subs	r4, r2, r1
 8001f1a:	4659      	mov	r1, fp
 8001f1c:	eb63 0501 	sbc.w	r5, r3, r1
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	00eb      	lsls	r3, r5, #3
 8001f2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f2e:	00e2      	lsls	r2, r4, #3
 8001f30:	4614      	mov	r4, r2
 8001f32:	461d      	mov	r5, r3
 8001f34:	4643      	mov	r3, r8
 8001f36:	18e3      	adds	r3, r4, r3
 8001f38:	603b      	str	r3, [r7, #0]
 8001f3a:	464b      	mov	r3, r9
 8001f3c:	eb45 0303 	adc.w	r3, r5, r3
 8001f40:	607b      	str	r3, [r7, #4]
 8001f42:	f04f 0200 	mov.w	r2, #0
 8001f46:	f04f 0300 	mov.w	r3, #0
 8001f4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f4e:	4629      	mov	r1, r5
 8001f50:	028b      	lsls	r3, r1, #10
 8001f52:	4621      	mov	r1, r4
 8001f54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f58:	4621      	mov	r1, r4
 8001f5a:	028a      	lsls	r2, r1, #10
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f64:	2200      	movs	r2, #0
 8001f66:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f68:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001f6a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f6e:	f7fe f9a7 	bl	80002c0 <__aeabi_uldivmod>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	4613      	mov	r3, r2
 8001f78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	0f1b      	lsrs	r3, r3, #28
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001f8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001f9a:	e003      	b.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001f9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001fa2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fa4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	37b8      	adds	r7, #184	; 0xb8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	00f42400 	.word	0x00f42400

08001fbc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e28d      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f000 8083 	beq.w	80020e2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001fdc:	4b94      	ldr	r3, [pc, #592]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f003 030c 	and.w	r3, r3, #12
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	d019      	beq.n	800201c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fe8:	4b91      	ldr	r3, [pc, #580]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ff0:	2b08      	cmp	r3, #8
 8001ff2:	d106      	bne.n	8002002 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ff4:	4b8e      	ldr	r3, [pc, #568]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ffc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002000:	d00c      	beq.n	800201c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002002:	4b8b      	ldr	r3, [pc, #556]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800200a:	2b0c      	cmp	r3, #12
 800200c:	d112      	bne.n	8002034 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800200e:	4b88      	ldr	r3, [pc, #544]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002016:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800201a:	d10b      	bne.n	8002034 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201c:	4b84      	ldr	r3, [pc, #528]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d05b      	beq.n	80020e0 <HAL_RCC_OscConfig+0x124>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d157      	bne.n	80020e0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e25a      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800203c:	d106      	bne.n	800204c <HAL_RCC_OscConfig+0x90>
 800203e:	4b7c      	ldr	r3, [pc, #496]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a7b      	ldr	r2, [pc, #492]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	e01d      	b.n	8002088 <HAL_RCC_OscConfig+0xcc>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002054:	d10c      	bne.n	8002070 <HAL_RCC_OscConfig+0xb4>
 8002056:	4b76      	ldr	r3, [pc, #472]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a75      	ldr	r2, [pc, #468]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 800205c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002060:	6013      	str	r3, [r2, #0]
 8002062:	4b73      	ldr	r3, [pc, #460]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a72      	ldr	r2, [pc, #456]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	e00b      	b.n	8002088 <HAL_RCC_OscConfig+0xcc>
 8002070:	4b6f      	ldr	r3, [pc, #444]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a6e      	ldr	r2, [pc, #440]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002076:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800207a:	6013      	str	r3, [r2, #0]
 800207c:	4b6c      	ldr	r3, [pc, #432]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a6b      	ldr	r2, [pc, #428]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002086:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d013      	beq.n	80020b8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002090:	f7fe fe02 	bl	8000c98 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002098:	f7fe fdfe 	bl	8000c98 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b64      	cmp	r3, #100	; 0x64
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e21f      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020aa:	4b61      	ldr	r3, [pc, #388]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0f0      	beq.n	8002098 <HAL_RCC_OscConfig+0xdc>
 80020b6:	e014      	b.n	80020e2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b8:	f7fe fdee 	bl	8000c98 <HAL_GetTick>
 80020bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020be:	e008      	b.n	80020d2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020c0:	f7fe fdea 	bl	8000c98 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	2b64      	cmp	r3, #100	; 0x64
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e20b      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020d2:	4b57      	ldr	r3, [pc, #348]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1f0      	bne.n	80020c0 <HAL_RCC_OscConfig+0x104>
 80020de:	e000      	b.n	80020e2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d06f      	beq.n	80021ce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020ee:	4b50      	ldr	r3, [pc, #320]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d017      	beq.n	800212a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020fa:	4b4d      	ldr	r3, [pc, #308]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002102:	2b08      	cmp	r3, #8
 8002104:	d105      	bne.n	8002112 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002106:	4b4a      	ldr	r3, [pc, #296]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d00b      	beq.n	800212a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002112:	4b47      	ldr	r3, [pc, #284]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800211a:	2b0c      	cmp	r3, #12
 800211c:	d11c      	bne.n	8002158 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800211e:	4b44      	ldr	r3, [pc, #272]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d116      	bne.n	8002158 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212a:	4b41      	ldr	r3, [pc, #260]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d005      	beq.n	8002142 <HAL_RCC_OscConfig+0x186>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d001      	beq.n	8002142 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e1d3      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002142:	4b3b      	ldr	r3, [pc, #236]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	00db      	lsls	r3, r3, #3
 8002150:	4937      	ldr	r1, [pc, #220]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002152:	4313      	orrs	r3, r2
 8002154:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002156:	e03a      	b.n	80021ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d020      	beq.n	80021a2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002160:	4b34      	ldr	r3, [pc, #208]	; (8002234 <HAL_RCC_OscConfig+0x278>)
 8002162:	2201      	movs	r2, #1
 8002164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002166:	f7fe fd97 	bl	8000c98 <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800216c:	e008      	b.n	8002180 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800216e:	f7fe fd93 	bl	8000c98 <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d901      	bls.n	8002180 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e1b4      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002180:	4b2b      	ldr	r3, [pc, #172]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0f0      	beq.n	800216e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800218c:	4b28      	ldr	r3, [pc, #160]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	4925      	ldr	r1, [pc, #148]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 800219c:	4313      	orrs	r3, r2
 800219e:	600b      	str	r3, [r1, #0]
 80021a0:	e015      	b.n	80021ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021a2:	4b24      	ldr	r3, [pc, #144]	; (8002234 <HAL_RCC_OscConfig+0x278>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a8:	f7fe fd76 	bl	8000c98 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021b0:	f7fe fd72 	bl	8000c98 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e193      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021c2:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f0      	bne.n	80021b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0308 	and.w	r3, r3, #8
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d036      	beq.n	8002248 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d016      	beq.n	8002210 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021e2:	4b15      	ldr	r3, [pc, #84]	; (8002238 <HAL_RCC_OscConfig+0x27c>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e8:	f7fe fd56 	bl	8000c98 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021f0:	f7fe fd52 	bl	8000c98 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e173      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002202:	4b0b      	ldr	r3, [pc, #44]	; (8002230 <HAL_RCC_OscConfig+0x274>)
 8002204:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0f0      	beq.n	80021f0 <HAL_RCC_OscConfig+0x234>
 800220e:	e01b      	b.n	8002248 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002210:	4b09      	ldr	r3, [pc, #36]	; (8002238 <HAL_RCC_OscConfig+0x27c>)
 8002212:	2200      	movs	r2, #0
 8002214:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002216:	f7fe fd3f 	bl	8000c98 <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800221c:	e00e      	b.n	800223c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800221e:	f7fe fd3b 	bl	8000c98 <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d907      	bls.n	800223c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e15c      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
 8002230:	40023800 	.word	0x40023800
 8002234:	42470000 	.word	0x42470000
 8002238:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800223c:	4b8a      	ldr	r3, [pc, #552]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800223e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1ea      	bne.n	800221e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	f000 8097 	beq.w	8002384 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002256:	2300      	movs	r3, #0
 8002258:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800225a:	4b83      	ldr	r3, [pc, #524]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10f      	bne.n	8002286 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	4b7f      	ldr	r3, [pc, #508]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	4a7e      	ldr	r2, [pc, #504]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 8002270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002274:	6413      	str	r3, [r2, #64]	; 0x40
 8002276:	4b7c      	ldr	r3, [pc, #496]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800227e:	60bb      	str	r3, [r7, #8]
 8002280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002282:	2301      	movs	r3, #1
 8002284:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002286:	4b79      	ldr	r3, [pc, #484]	; (800246c <HAL_RCC_OscConfig+0x4b0>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228e:	2b00      	cmp	r3, #0
 8002290:	d118      	bne.n	80022c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002292:	4b76      	ldr	r3, [pc, #472]	; (800246c <HAL_RCC_OscConfig+0x4b0>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a75      	ldr	r2, [pc, #468]	; (800246c <HAL_RCC_OscConfig+0x4b0>)
 8002298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800229c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800229e:	f7fe fcfb 	bl	8000c98 <HAL_GetTick>
 80022a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a4:	e008      	b.n	80022b8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022a6:	f7fe fcf7 	bl	8000c98 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e118      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b8:	4b6c      	ldr	r3, [pc, #432]	; (800246c <HAL_RCC_OscConfig+0x4b0>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d0f0      	beq.n	80022a6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d106      	bne.n	80022da <HAL_RCC_OscConfig+0x31e>
 80022cc:	4b66      	ldr	r3, [pc, #408]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80022ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022d0:	4a65      	ldr	r2, [pc, #404]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80022d2:	f043 0301 	orr.w	r3, r3, #1
 80022d6:	6713      	str	r3, [r2, #112]	; 0x70
 80022d8:	e01c      	b.n	8002314 <HAL_RCC_OscConfig+0x358>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2b05      	cmp	r3, #5
 80022e0:	d10c      	bne.n	80022fc <HAL_RCC_OscConfig+0x340>
 80022e2:	4b61      	ldr	r3, [pc, #388]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80022e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e6:	4a60      	ldr	r2, [pc, #384]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80022e8:	f043 0304 	orr.w	r3, r3, #4
 80022ec:	6713      	str	r3, [r2, #112]	; 0x70
 80022ee:	4b5e      	ldr	r3, [pc, #376]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80022f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022f2:	4a5d      	ldr	r2, [pc, #372]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	6713      	str	r3, [r2, #112]	; 0x70
 80022fa:	e00b      	b.n	8002314 <HAL_RCC_OscConfig+0x358>
 80022fc:	4b5a      	ldr	r3, [pc, #360]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80022fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002300:	4a59      	ldr	r2, [pc, #356]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 8002302:	f023 0301 	bic.w	r3, r3, #1
 8002306:	6713      	str	r3, [r2, #112]	; 0x70
 8002308:	4b57      	ldr	r3, [pc, #348]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800230a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800230c:	4a56      	ldr	r2, [pc, #344]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800230e:	f023 0304 	bic.w	r3, r3, #4
 8002312:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d015      	beq.n	8002348 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800231c:	f7fe fcbc 	bl	8000c98 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002322:	e00a      	b.n	800233a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002324:	f7fe fcb8 	bl	8000c98 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002332:	4293      	cmp	r3, r2
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e0d7      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800233a:	4b4b      	ldr	r3, [pc, #300]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800233c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d0ee      	beq.n	8002324 <HAL_RCC_OscConfig+0x368>
 8002346:	e014      	b.n	8002372 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002348:	f7fe fca6 	bl	8000c98 <HAL_GetTick>
 800234c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800234e:	e00a      	b.n	8002366 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002350:	f7fe fca2 	bl	8000c98 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	f241 3288 	movw	r2, #5000	; 0x1388
 800235e:	4293      	cmp	r3, r2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e0c1      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002366:	4b40      	ldr	r3, [pc, #256]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 8002368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1ee      	bne.n	8002350 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002372:	7dfb      	ldrb	r3, [r7, #23]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d105      	bne.n	8002384 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002378:	4b3b      	ldr	r3, [pc, #236]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800237a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237c:	4a3a      	ldr	r2, [pc, #232]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 800237e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002382:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	2b00      	cmp	r3, #0
 800238a:	f000 80ad 	beq.w	80024e8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800238e:	4b36      	ldr	r3, [pc, #216]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 030c 	and.w	r3, r3, #12
 8002396:	2b08      	cmp	r3, #8
 8002398:	d060      	beq.n	800245c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d145      	bne.n	800242e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a2:	4b33      	ldr	r3, [pc, #204]	; (8002470 <HAL_RCC_OscConfig+0x4b4>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a8:	f7fe fc76 	bl	8000c98 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023b0:	f7fe fc72 	bl	8000c98 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e093      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023c2:	4b29      	ldr	r3, [pc, #164]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1f0      	bne.n	80023b0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69da      	ldr	r2, [r3, #28]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	431a      	orrs	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	019b      	lsls	r3, r3, #6
 80023de:	431a      	orrs	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e4:	085b      	lsrs	r3, r3, #1
 80023e6:	3b01      	subs	r3, #1
 80023e8:	041b      	lsls	r3, r3, #16
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f0:	061b      	lsls	r3, r3, #24
 80023f2:	431a      	orrs	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f8:	071b      	lsls	r3, r3, #28
 80023fa:	491b      	ldr	r1, [pc, #108]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002400:	4b1b      	ldr	r3, [pc, #108]	; (8002470 <HAL_RCC_OscConfig+0x4b4>)
 8002402:	2201      	movs	r2, #1
 8002404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002406:	f7fe fc47 	bl	8000c98 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800240e:	f7fe fc43 	bl	8000c98 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e064      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x452>
 800242c:	e05c      	b.n	80024e8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <HAL_RCC_OscConfig+0x4b4>)
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7fe fc30 	bl	8000c98 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800243c:	f7fe fc2c 	bl	8000c98 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e04d      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244e:	4b06      	ldr	r3, [pc, #24]	; (8002468 <HAL_RCC_OscConfig+0x4ac>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f0      	bne.n	800243c <HAL_RCC_OscConfig+0x480>
 800245a:	e045      	b.n	80024e8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d107      	bne.n	8002474 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e040      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
 8002468:	40023800 	.word	0x40023800
 800246c:	40007000 	.word	0x40007000
 8002470:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002474:	4b1f      	ldr	r3, [pc, #124]	; (80024f4 <HAL_RCC_OscConfig+0x538>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d030      	beq.n	80024e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800248c:	429a      	cmp	r2, r3
 800248e:	d129      	bne.n	80024e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800249a:	429a      	cmp	r2, r3
 800249c:	d122      	bne.n	80024e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024a4:	4013      	ands	r3, r2
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d119      	bne.n	80024e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ba:	085b      	lsrs	r3, r3, #1
 80024bc:	3b01      	subs	r3, #1
 80024be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d10f      	bne.n	80024e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d107      	bne.n	80024e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d001      	beq.n	80024e8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e000      	b.n	80024ea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40023800 	.word	0x40023800

080024f8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e083      	b.n	8002612 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7f5b      	ldrb	r3, [r3, #29]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	d105      	bne.n	8002520 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7fe fab8 	bl	8000a90 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2202      	movs	r2, #2
 8002524:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	22ca      	movs	r2, #202	; 0xca
 800252c:	625a      	str	r2, [r3, #36]	; 0x24
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2253      	movs	r2, #83	; 0x53
 8002534:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f944 	bl	80027c4 <RTC_EnterInitMode>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d008      	beq.n	8002554 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	22ff      	movs	r2, #255	; 0xff
 8002548:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2204      	movs	r2, #4
 800254e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e05e      	b.n	8002612 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002562:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002566:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6899      	ldr	r1, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	431a      	orrs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	431a      	orrs	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	430a      	orrs	r2, r1
 8002584:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	68d2      	ldr	r2, [r2, #12]
 800258e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6919      	ldr	r1, [r3, #16]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	041a      	lsls	r2, r3, #16
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	430a      	orrs	r2, r1
 80025a2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025b2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d10e      	bne.n	80025e0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f8d6 	bl	8002774 <HAL_RTC_WaitForSynchro>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d008      	beq.n	80025e0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	22ff      	movs	r2, #255	; 0xff
 80025d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2204      	movs	r2, #4
 80025da:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e018      	b.n	8002612 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025ee:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699a      	ldr	r2, [r3, #24]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	22ff      	movs	r2, #255	; 0xff
 8002608:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002610:	2300      	movs	r3, #0
  }
}
 8002612:	4618      	mov	r0, r3
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800264c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002650:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	0c1b      	lsrs	r3, r3, #16
 8002656:	b2db      	uxtb	r3, r3
 8002658:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800265c:	b2da      	uxtb	r2, r3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	b2db      	uxtb	r3, r3
 8002668:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800266c:	b2da      	uxtb	r2, r3
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	b2db      	uxtb	r3, r3
 8002676:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800267a:	b2da      	uxtb	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	0c1b      	lsrs	r3, r3, #16
 8002684:	b2db      	uxtb	r3, r3
 8002686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800268a:	b2da      	uxtb	r2, r3
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d11a      	bne.n	80026cc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f8be 	bl	800281c <RTC_Bcd2ToByte>
 80026a0:	4603      	mov	r3, r0
 80026a2:	461a      	mov	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	785b      	ldrb	r3, [r3, #1]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f000 f8b5 	bl	800281c <RTC_Bcd2ToByte>
 80026b2:	4603      	mov	r3, r0
 80026b4:	461a      	mov	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	789b      	ldrb	r3, [r3, #2]
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 f8ac 	bl	800281c <RTC_Bcd2ToByte>
 80026c4:	4603      	mov	r3, r0
 80026c6:	461a      	mov	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b086      	sub	sp, #24
 80026da:	af00      	add	r7, sp, #0
 80026dc:	60f8      	str	r0, [r7, #12]
 80026de:	60b9      	str	r1, [r7, #8]
 80026e0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80026f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80026f4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	0c1b      	lsrs	r3, r3, #16
 80026fa:	b2da      	uxtb	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	0a1b      	lsrs	r3, r3, #8
 8002704:	b2db      	uxtb	r3, r3
 8002706:	f003 031f 	and.w	r3, r3, #31
 800270a:	b2da      	uxtb	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	b2db      	uxtb	r3, r3
 8002714:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002718:	b2da      	uxtb	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	0b5b      	lsrs	r3, r3, #13
 8002722:	b2db      	uxtb	r3, r3
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	b2da      	uxtb	r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d11a      	bne.n	800276a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	78db      	ldrb	r3, [r3, #3]
 8002738:	4618      	mov	r0, r3
 800273a:	f000 f86f 	bl	800281c <RTC_Bcd2ToByte>
 800273e:	4603      	mov	r3, r0
 8002740:	461a      	mov	r2, r3
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	785b      	ldrb	r3, [r3, #1]
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f866 	bl	800281c <RTC_Bcd2ToByte>
 8002750:	4603      	mov	r3, r0
 8002752:	461a      	mov	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	789b      	ldrb	r3, [r3, #2]
 800275c:	4618      	mov	r0, r3
 800275e:	f000 f85d 	bl	800281c <RTC_Bcd2ToByte>
 8002762:	4603      	mov	r3, r0
 8002764:	461a      	mov	r2, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3718      	adds	r7, #24
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800278e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002790:	f7fe fa82 	bl	8000c98 <HAL_GetTick>
 8002794:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002796:	e009      	b.n	80027ac <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002798:	f7fe fa7e 	bl	8000c98 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027a6:	d901      	bls.n	80027ac <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e007      	b.n	80027bc <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	f003 0320 	and.w	r3, r3, #32
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0ee      	beq.n	8002798 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d119      	bne.n	8002812 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027e6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027e8:	f7fe fa56 	bl	8000c98 <HAL_GetTick>
 80027ec:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027ee:	e009      	b.n	8002804 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80027f0:	f7fe fa52 	bl	8000c98 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027fe:	d901      	bls.n	8002804 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e007      	b.n	8002814 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0ee      	beq.n	80027f0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002826:	2300      	movs	r3, #0
 8002828:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800282a:	79fb      	ldrb	r3, [r7, #7]
 800282c:	091b      	lsrs	r3, r3, #4
 800282e:	b2db      	uxtb	r3, r3
 8002830:	461a      	mov	r2, r3
 8002832:	4613      	mov	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4413      	add	r3, r2
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	b2da      	uxtb	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	b2db      	uxtb	r3, r3
 8002848:	4413      	add	r3, r2
 800284a:	b2db      	uxtb	r3, r3
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e03f      	b.n	80028ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d106      	bne.n	8002884 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7fe f8be 	bl	8000a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2224      	movs	r2, #36	; 0x24
 8002888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	68da      	ldr	r2, [r3, #12]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800289a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 f929 	bl	8002af4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	691a      	ldr	r2, [r3, #16]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	695a      	ldr	r2, [r3, #20]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68da      	ldr	r2, [r3, #12]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b08a      	sub	sp, #40	; 0x28
 80028f6:	af02      	add	r7, sp, #8
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	603b      	str	r3, [r7, #0]
 80028fe:	4613      	mov	r3, r2
 8002900:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002902:	2300      	movs	r3, #0
 8002904:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b20      	cmp	r3, #32
 8002910:	d17c      	bne.n	8002a0c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <HAL_UART_Transmit+0x2c>
 8002918:	88fb      	ldrh	r3, [r7, #6]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e075      	b.n	8002a0e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_UART_Transmit+0x3e>
 800292c:	2302      	movs	r3, #2
 800292e:	e06e      	b.n	8002a0e <HAL_UART_Transmit+0x11c>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2221      	movs	r2, #33	; 0x21
 8002942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002946:	f7fe f9a7 	bl	8000c98 <HAL_GetTick>
 800294a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	88fa      	ldrh	r2, [r7, #6]
 8002950:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	88fa      	ldrh	r2, [r7, #6]
 8002956:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002960:	d108      	bne.n	8002974 <HAL_UART_Transmit+0x82>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d104      	bne.n	8002974 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800296a:	2300      	movs	r3, #0
 800296c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	61bb      	str	r3, [r7, #24]
 8002972:	e003      	b.n	800297c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002978:	2300      	movs	r3, #0
 800297a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002984:	e02a      	b.n	80029dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	2200      	movs	r2, #0
 800298e:	2180      	movs	r1, #128	; 0x80
 8002990:	68f8      	ldr	r0, [r7, #12]
 8002992:	f000 f840 	bl	8002a16 <UART_WaitOnFlagUntilTimeout>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e036      	b.n	8002a0e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10b      	bne.n	80029be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	881b      	ldrh	r3, [r3, #0]
 80029aa:	461a      	mov	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	3302      	adds	r3, #2
 80029ba:	61bb      	str	r3, [r7, #24]
 80029bc:	e007      	b.n	80029ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	781a      	ldrb	r2, [r3, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	3301      	adds	r3, #1
 80029cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1cf      	bne.n	8002986 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	2200      	movs	r2, #0
 80029ee:	2140      	movs	r1, #64	; 0x40
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f810 	bl	8002a16 <UART_WaitOnFlagUntilTimeout>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e006      	b.n	8002a0e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2220      	movs	r2, #32
 8002a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	e000      	b.n	8002a0e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a0c:	2302      	movs	r3, #2
  }
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3720      	adds	r7, #32
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b090      	sub	sp, #64	; 0x40
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	60f8      	str	r0, [r7, #12]
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	603b      	str	r3, [r7, #0]
 8002a22:	4613      	mov	r3, r2
 8002a24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a26:	e050      	b.n	8002aca <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a2e:	d04c      	beq.n	8002aca <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d007      	beq.n	8002a46 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a36:	f7fe f92f 	bl	8000c98 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d241      	bcs.n	8002aca <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	330c      	adds	r3, #12
 8002a4c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a50:	e853 3f00 	ldrex	r3, [r3]
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	330c      	adds	r3, #12
 8002a64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a66:	637a      	str	r2, [r7, #52]	; 0x34
 8002a68:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a6e:	e841 2300 	strex	r3, r2, [r1]
 8002a72:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1e5      	bne.n	8002a46 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	3314      	adds	r3, #20
 8002a80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	e853 3f00 	ldrex	r3, [r3]
 8002a88:	613b      	str	r3, [r7, #16]
   return(result);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	f023 0301 	bic.w	r3, r3, #1
 8002a90:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	3314      	adds	r3, #20
 8002a98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a9a:	623a      	str	r2, [r7, #32]
 8002a9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a9e:	69f9      	ldr	r1, [r7, #28]
 8002aa0:	6a3a      	ldr	r2, [r7, #32]
 8002aa2:	e841 2300 	strex	r3, r2, [r1]
 8002aa6:	61bb      	str	r3, [r7, #24]
   return(result);
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1e5      	bne.n	8002a7a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e00f      	b.n	8002aea <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	68ba      	ldr	r2, [r7, #8]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	bf0c      	ite	eq
 8002ada:	2301      	moveq	r3, #1
 8002adc:	2300      	movne	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d09f      	beq.n	8002a28 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3740      	adds	r7, #64	; 0x40
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002af4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002af8:	b0c0      	sub	sp, #256	; 0x100
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b10:	68d9      	ldr	r1, [r3, #12]
 8002b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	ea40 0301 	orr.w	r3, r0, r1
 8002b1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002b4c:	f021 010c 	bic.w	r1, r1, #12
 8002b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002b5a:	430b      	orrs	r3, r1
 8002b5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b6e:	6999      	ldr	r1, [r3, #24]
 8002b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	ea40 0301 	orr.w	r3, r0, r1
 8002b7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	4b8f      	ldr	r3, [pc, #572]	; (8002dc0 <UART_SetConfig+0x2cc>)
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d005      	beq.n	8002b94 <UART_SetConfig+0xa0>
 8002b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	4b8d      	ldr	r3, [pc, #564]	; (8002dc4 <UART_SetConfig+0x2d0>)
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d104      	bne.n	8002b9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b94:	f7fe fca4 	bl	80014e0 <HAL_RCC_GetPCLK2Freq>
 8002b98:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002b9c:	e003      	b.n	8002ba6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b9e:	f7fe fc8b 	bl	80014b8 <HAL_RCC_GetPCLK1Freq>
 8002ba2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002baa:	69db      	ldr	r3, [r3, #28]
 8002bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bb0:	f040 810c 	bne.w	8002dcc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002bbe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002bc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002bc6:	4622      	mov	r2, r4
 8002bc8:	462b      	mov	r3, r5
 8002bca:	1891      	adds	r1, r2, r2
 8002bcc:	65b9      	str	r1, [r7, #88]	; 0x58
 8002bce:	415b      	adcs	r3, r3
 8002bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002bd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002bd6:	4621      	mov	r1, r4
 8002bd8:	eb12 0801 	adds.w	r8, r2, r1
 8002bdc:	4629      	mov	r1, r5
 8002bde:	eb43 0901 	adc.w	r9, r3, r1
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	f04f 0300 	mov.w	r3, #0
 8002bea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bf6:	4690      	mov	r8, r2
 8002bf8:	4699      	mov	r9, r3
 8002bfa:	4623      	mov	r3, r4
 8002bfc:	eb18 0303 	adds.w	r3, r8, r3
 8002c00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002c04:	462b      	mov	r3, r5
 8002c06:	eb49 0303 	adc.w	r3, r9, r3
 8002c0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002c1a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002c1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002c22:	460b      	mov	r3, r1
 8002c24:	18db      	adds	r3, r3, r3
 8002c26:	653b      	str	r3, [r7, #80]	; 0x50
 8002c28:	4613      	mov	r3, r2
 8002c2a:	eb42 0303 	adc.w	r3, r2, r3
 8002c2e:	657b      	str	r3, [r7, #84]	; 0x54
 8002c30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002c34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002c38:	f7fd fb42 	bl	80002c0 <__aeabi_uldivmod>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4b61      	ldr	r3, [pc, #388]	; (8002dc8 <UART_SetConfig+0x2d4>)
 8002c42:	fba3 2302 	umull	r2, r3, r3, r2
 8002c46:	095b      	lsrs	r3, r3, #5
 8002c48:	011c      	lsls	r4, r3, #4
 8002c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c54:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002c58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002c5c:	4642      	mov	r2, r8
 8002c5e:	464b      	mov	r3, r9
 8002c60:	1891      	adds	r1, r2, r2
 8002c62:	64b9      	str	r1, [r7, #72]	; 0x48
 8002c64:	415b      	adcs	r3, r3
 8002c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002c6c:	4641      	mov	r1, r8
 8002c6e:	eb12 0a01 	adds.w	sl, r2, r1
 8002c72:	4649      	mov	r1, r9
 8002c74:	eb43 0b01 	adc.w	fp, r3, r1
 8002c78:	f04f 0200 	mov.w	r2, #0
 8002c7c:	f04f 0300 	mov.w	r3, #0
 8002c80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c8c:	4692      	mov	sl, r2
 8002c8e:	469b      	mov	fp, r3
 8002c90:	4643      	mov	r3, r8
 8002c92:	eb1a 0303 	adds.w	r3, sl, r3
 8002c96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c9a:	464b      	mov	r3, r9
 8002c9c:	eb4b 0303 	adc.w	r3, fp, r3
 8002ca0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002cb0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002cb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	18db      	adds	r3, r3, r3
 8002cbc:	643b      	str	r3, [r7, #64]	; 0x40
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	eb42 0303 	adc.w	r3, r2, r3
 8002cc4:	647b      	str	r3, [r7, #68]	; 0x44
 8002cc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002cca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002cce:	f7fd faf7 	bl	80002c0 <__aeabi_uldivmod>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4b3b      	ldr	r3, [pc, #236]	; (8002dc8 <UART_SetConfig+0x2d4>)
 8002cda:	fba3 2301 	umull	r2, r3, r3, r1
 8002cde:	095b      	lsrs	r3, r3, #5
 8002ce0:	2264      	movs	r2, #100	; 0x64
 8002ce2:	fb02 f303 	mul.w	r3, r2, r3
 8002ce6:	1acb      	subs	r3, r1, r3
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002cee:	4b36      	ldr	r3, [pc, #216]	; (8002dc8 <UART_SetConfig+0x2d4>)
 8002cf0:	fba3 2302 	umull	r2, r3, r3, r2
 8002cf4:	095b      	lsrs	r3, r3, #5
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002cfc:	441c      	add	r4, r3
 8002cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d02:	2200      	movs	r2, #0
 8002d04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d08:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002d0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002d10:	4642      	mov	r2, r8
 8002d12:	464b      	mov	r3, r9
 8002d14:	1891      	adds	r1, r2, r2
 8002d16:	63b9      	str	r1, [r7, #56]	; 0x38
 8002d18:	415b      	adcs	r3, r3
 8002d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002d20:	4641      	mov	r1, r8
 8002d22:	1851      	adds	r1, r2, r1
 8002d24:	6339      	str	r1, [r7, #48]	; 0x30
 8002d26:	4649      	mov	r1, r9
 8002d28:	414b      	adcs	r3, r1
 8002d2a:	637b      	str	r3, [r7, #52]	; 0x34
 8002d2c:	f04f 0200 	mov.w	r2, #0
 8002d30:	f04f 0300 	mov.w	r3, #0
 8002d34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002d38:	4659      	mov	r1, fp
 8002d3a:	00cb      	lsls	r3, r1, #3
 8002d3c:	4651      	mov	r1, sl
 8002d3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d42:	4651      	mov	r1, sl
 8002d44:	00ca      	lsls	r2, r1, #3
 8002d46:	4610      	mov	r0, r2
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	4642      	mov	r2, r8
 8002d4e:	189b      	adds	r3, r3, r2
 8002d50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002d54:	464b      	mov	r3, r9
 8002d56:	460a      	mov	r2, r1
 8002d58:	eb42 0303 	adc.w	r3, r2, r3
 8002d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002d6c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002d70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002d74:	460b      	mov	r3, r1
 8002d76:	18db      	adds	r3, r3, r3
 8002d78:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	eb42 0303 	adc.w	r3, r2, r3
 8002d80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002d8a:	f7fd fa99 	bl	80002c0 <__aeabi_uldivmod>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <UART_SetConfig+0x2d4>)
 8002d94:	fba3 1302 	umull	r1, r3, r3, r2
 8002d98:	095b      	lsrs	r3, r3, #5
 8002d9a:	2164      	movs	r1, #100	; 0x64
 8002d9c:	fb01 f303 	mul.w	r3, r1, r3
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	3332      	adds	r3, #50	; 0x32
 8002da6:	4a08      	ldr	r2, [pc, #32]	; (8002dc8 <UART_SetConfig+0x2d4>)
 8002da8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dac:	095b      	lsrs	r3, r3, #5
 8002dae:	f003 0207 	and.w	r2, r3, #7
 8002db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4422      	add	r2, r4
 8002dba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002dbc:	e105      	b.n	8002fca <UART_SetConfig+0x4d6>
 8002dbe:	bf00      	nop
 8002dc0:	40011000 	.word	0x40011000
 8002dc4:	40011400 	.word	0x40011400
 8002dc8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002dcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002dd6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002dda:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002dde:	4642      	mov	r2, r8
 8002de0:	464b      	mov	r3, r9
 8002de2:	1891      	adds	r1, r2, r2
 8002de4:	6239      	str	r1, [r7, #32]
 8002de6:	415b      	adcs	r3, r3
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002dee:	4641      	mov	r1, r8
 8002df0:	1854      	adds	r4, r2, r1
 8002df2:	4649      	mov	r1, r9
 8002df4:	eb43 0501 	adc.w	r5, r3, r1
 8002df8:	f04f 0200 	mov.w	r2, #0
 8002dfc:	f04f 0300 	mov.w	r3, #0
 8002e00:	00eb      	lsls	r3, r5, #3
 8002e02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e06:	00e2      	lsls	r2, r4, #3
 8002e08:	4614      	mov	r4, r2
 8002e0a:	461d      	mov	r5, r3
 8002e0c:	4643      	mov	r3, r8
 8002e0e:	18e3      	adds	r3, r4, r3
 8002e10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002e14:	464b      	mov	r3, r9
 8002e16:	eb45 0303 	adc.w	r3, r5, r3
 8002e1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002e2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f04f 0300 	mov.w	r3, #0
 8002e36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002e3a:	4629      	mov	r1, r5
 8002e3c:	008b      	lsls	r3, r1, #2
 8002e3e:	4621      	mov	r1, r4
 8002e40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e44:	4621      	mov	r1, r4
 8002e46:	008a      	lsls	r2, r1, #2
 8002e48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002e4c:	f7fd fa38 	bl	80002c0 <__aeabi_uldivmod>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	4b60      	ldr	r3, [pc, #384]	; (8002fd8 <UART_SetConfig+0x4e4>)
 8002e56:	fba3 2302 	umull	r2, r3, r3, r2
 8002e5a:	095b      	lsrs	r3, r3, #5
 8002e5c:	011c      	lsls	r4, r3, #4
 8002e5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e62:	2200      	movs	r2, #0
 8002e64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002e68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002e6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002e70:	4642      	mov	r2, r8
 8002e72:	464b      	mov	r3, r9
 8002e74:	1891      	adds	r1, r2, r2
 8002e76:	61b9      	str	r1, [r7, #24]
 8002e78:	415b      	adcs	r3, r3
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e80:	4641      	mov	r1, r8
 8002e82:	1851      	adds	r1, r2, r1
 8002e84:	6139      	str	r1, [r7, #16]
 8002e86:	4649      	mov	r1, r9
 8002e88:	414b      	adcs	r3, r1
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	f04f 0300 	mov.w	r3, #0
 8002e94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e98:	4659      	mov	r1, fp
 8002e9a:	00cb      	lsls	r3, r1, #3
 8002e9c:	4651      	mov	r1, sl
 8002e9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ea2:	4651      	mov	r1, sl
 8002ea4:	00ca      	lsls	r2, r1, #3
 8002ea6:	4610      	mov	r0, r2
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4603      	mov	r3, r0
 8002eac:	4642      	mov	r2, r8
 8002eae:	189b      	adds	r3, r3, r2
 8002eb0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002eb4:	464b      	mov	r3, r9
 8002eb6:	460a      	mov	r2, r1
 8002eb8:	eb42 0303 	adc.w	r3, r2, r3
 8002ebc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	67bb      	str	r3, [r7, #120]	; 0x78
 8002eca:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002ecc:	f04f 0200 	mov.w	r2, #0
 8002ed0:	f04f 0300 	mov.w	r3, #0
 8002ed4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ed8:	4649      	mov	r1, r9
 8002eda:	008b      	lsls	r3, r1, #2
 8002edc:	4641      	mov	r1, r8
 8002ede:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ee2:	4641      	mov	r1, r8
 8002ee4:	008a      	lsls	r2, r1, #2
 8002ee6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002eea:	f7fd f9e9 	bl	80002c0 <__aeabi_uldivmod>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	4b39      	ldr	r3, [pc, #228]	; (8002fd8 <UART_SetConfig+0x4e4>)
 8002ef4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ef8:	095b      	lsrs	r3, r3, #5
 8002efa:	2164      	movs	r1, #100	; 0x64
 8002efc:	fb01 f303 	mul.w	r3, r1, r3
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	011b      	lsls	r3, r3, #4
 8002f04:	3332      	adds	r3, #50	; 0x32
 8002f06:	4a34      	ldr	r2, [pc, #208]	; (8002fd8 <UART_SetConfig+0x4e4>)
 8002f08:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0c:	095b      	lsrs	r3, r3, #5
 8002f0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f12:	441c      	add	r4, r3
 8002f14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f18:	2200      	movs	r2, #0
 8002f1a:	673b      	str	r3, [r7, #112]	; 0x70
 8002f1c:	677a      	str	r2, [r7, #116]	; 0x74
 8002f1e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002f22:	4642      	mov	r2, r8
 8002f24:	464b      	mov	r3, r9
 8002f26:	1891      	adds	r1, r2, r2
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	415b      	adcs	r3, r3
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f32:	4641      	mov	r1, r8
 8002f34:	1851      	adds	r1, r2, r1
 8002f36:	6039      	str	r1, [r7, #0]
 8002f38:	4649      	mov	r1, r9
 8002f3a:	414b      	adcs	r3, r1
 8002f3c:	607b      	str	r3, [r7, #4]
 8002f3e:	f04f 0200 	mov.w	r2, #0
 8002f42:	f04f 0300 	mov.w	r3, #0
 8002f46:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f4a:	4659      	mov	r1, fp
 8002f4c:	00cb      	lsls	r3, r1, #3
 8002f4e:	4651      	mov	r1, sl
 8002f50:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f54:	4651      	mov	r1, sl
 8002f56:	00ca      	lsls	r2, r1, #3
 8002f58:	4610      	mov	r0, r2
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	4642      	mov	r2, r8
 8002f60:	189b      	adds	r3, r3, r2
 8002f62:	66bb      	str	r3, [r7, #104]	; 0x68
 8002f64:	464b      	mov	r3, r9
 8002f66:	460a      	mov	r2, r1
 8002f68:	eb42 0303 	adc.w	r3, r2, r3
 8002f6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	663b      	str	r3, [r7, #96]	; 0x60
 8002f78:	667a      	str	r2, [r7, #100]	; 0x64
 8002f7a:	f04f 0200 	mov.w	r2, #0
 8002f7e:	f04f 0300 	mov.w	r3, #0
 8002f82:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002f86:	4649      	mov	r1, r9
 8002f88:	008b      	lsls	r3, r1, #2
 8002f8a:	4641      	mov	r1, r8
 8002f8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f90:	4641      	mov	r1, r8
 8002f92:	008a      	lsls	r2, r1, #2
 8002f94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002f98:	f7fd f992 	bl	80002c0 <__aeabi_uldivmod>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4b0d      	ldr	r3, [pc, #52]	; (8002fd8 <UART_SetConfig+0x4e4>)
 8002fa2:	fba3 1302 	umull	r1, r3, r3, r2
 8002fa6:	095b      	lsrs	r3, r3, #5
 8002fa8:	2164      	movs	r1, #100	; 0x64
 8002faa:	fb01 f303 	mul.w	r3, r1, r3
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	011b      	lsls	r3, r3, #4
 8002fb2:	3332      	adds	r3, #50	; 0x32
 8002fb4:	4a08      	ldr	r2, [pc, #32]	; (8002fd8 <UART_SetConfig+0x4e4>)
 8002fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fba:	095b      	lsrs	r3, r3, #5
 8002fbc:	f003 020f 	and.w	r2, r3, #15
 8002fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4422      	add	r2, r4
 8002fc8:	609a      	str	r2, [r3, #8]
}
 8002fca:	bf00      	nop
 8002fcc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fd6:	bf00      	nop
 8002fd8:	51eb851f 	.word	0x51eb851f

08002fdc <__errno>:
 8002fdc:	4b01      	ldr	r3, [pc, #4]	; (8002fe4 <__errno+0x8>)
 8002fde:	6818      	ldr	r0, [r3, #0]
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	2000000c 	.word	0x2000000c

08002fe8 <__libc_init_array>:
 8002fe8:	b570      	push	{r4, r5, r6, lr}
 8002fea:	4d0d      	ldr	r5, [pc, #52]	; (8003020 <__libc_init_array+0x38>)
 8002fec:	4c0d      	ldr	r4, [pc, #52]	; (8003024 <__libc_init_array+0x3c>)
 8002fee:	1b64      	subs	r4, r4, r5
 8002ff0:	10a4      	asrs	r4, r4, #2
 8002ff2:	2600      	movs	r6, #0
 8002ff4:	42a6      	cmp	r6, r4
 8002ff6:	d109      	bne.n	800300c <__libc_init_array+0x24>
 8002ff8:	4d0b      	ldr	r5, [pc, #44]	; (8003028 <__libc_init_array+0x40>)
 8002ffa:	4c0c      	ldr	r4, [pc, #48]	; (800302c <__libc_init_array+0x44>)
 8002ffc:	f000 fc86 	bl	800390c <_init>
 8003000:	1b64      	subs	r4, r4, r5
 8003002:	10a4      	asrs	r4, r4, #2
 8003004:	2600      	movs	r6, #0
 8003006:	42a6      	cmp	r6, r4
 8003008:	d105      	bne.n	8003016 <__libc_init_array+0x2e>
 800300a:	bd70      	pop	{r4, r5, r6, pc}
 800300c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003010:	4798      	blx	r3
 8003012:	3601      	adds	r6, #1
 8003014:	e7ee      	b.n	8002ff4 <__libc_init_array+0xc>
 8003016:	f855 3b04 	ldr.w	r3, [r5], #4
 800301a:	4798      	blx	r3
 800301c:	3601      	adds	r6, #1
 800301e:	e7f2      	b.n	8003006 <__libc_init_array+0x1e>
 8003020:	08003a78 	.word	0x08003a78
 8003024:	08003a78 	.word	0x08003a78
 8003028:	08003a78 	.word	0x08003a78
 800302c:	08003a7c 	.word	0x08003a7c

08003030 <_vsiprintf_r>:
 8003030:	b500      	push	{lr}
 8003032:	b09b      	sub	sp, #108	; 0x6c
 8003034:	9100      	str	r1, [sp, #0]
 8003036:	9104      	str	r1, [sp, #16]
 8003038:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800303c:	9105      	str	r1, [sp, #20]
 800303e:	9102      	str	r1, [sp, #8]
 8003040:	4905      	ldr	r1, [pc, #20]	; (8003058 <_vsiprintf_r+0x28>)
 8003042:	9103      	str	r1, [sp, #12]
 8003044:	4669      	mov	r1, sp
 8003046:	f000 f86f 	bl	8003128 <_svfiprintf_r>
 800304a:	9b00      	ldr	r3, [sp, #0]
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	b01b      	add	sp, #108	; 0x6c
 8003052:	f85d fb04 	ldr.w	pc, [sp], #4
 8003056:	bf00      	nop
 8003058:	ffff0208 	.word	0xffff0208

0800305c <vsiprintf>:
 800305c:	4613      	mov	r3, r2
 800305e:	460a      	mov	r2, r1
 8003060:	4601      	mov	r1, r0
 8003062:	4802      	ldr	r0, [pc, #8]	; (800306c <vsiprintf+0x10>)
 8003064:	6800      	ldr	r0, [r0, #0]
 8003066:	f7ff bfe3 	b.w	8003030 <_vsiprintf_r>
 800306a:	bf00      	nop
 800306c:	2000000c 	.word	0x2000000c

08003070 <__ssputs_r>:
 8003070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003074:	688e      	ldr	r6, [r1, #8]
 8003076:	429e      	cmp	r6, r3
 8003078:	4682      	mov	sl, r0
 800307a:	460c      	mov	r4, r1
 800307c:	4690      	mov	r8, r2
 800307e:	461f      	mov	r7, r3
 8003080:	d838      	bhi.n	80030f4 <__ssputs_r+0x84>
 8003082:	898a      	ldrh	r2, [r1, #12]
 8003084:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003088:	d032      	beq.n	80030f0 <__ssputs_r+0x80>
 800308a:	6825      	ldr	r5, [r4, #0]
 800308c:	6909      	ldr	r1, [r1, #16]
 800308e:	eba5 0901 	sub.w	r9, r5, r1
 8003092:	6965      	ldr	r5, [r4, #20]
 8003094:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003098:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800309c:	3301      	adds	r3, #1
 800309e:	444b      	add	r3, r9
 80030a0:	106d      	asrs	r5, r5, #1
 80030a2:	429d      	cmp	r5, r3
 80030a4:	bf38      	it	cc
 80030a6:	461d      	movcc	r5, r3
 80030a8:	0553      	lsls	r3, r2, #21
 80030aa:	d531      	bpl.n	8003110 <__ssputs_r+0xa0>
 80030ac:	4629      	mov	r1, r5
 80030ae:	f000 fb63 	bl	8003778 <_malloc_r>
 80030b2:	4606      	mov	r6, r0
 80030b4:	b950      	cbnz	r0, 80030cc <__ssputs_r+0x5c>
 80030b6:	230c      	movs	r3, #12
 80030b8:	f8ca 3000 	str.w	r3, [sl]
 80030bc:	89a3      	ldrh	r3, [r4, #12]
 80030be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030c2:	81a3      	strh	r3, [r4, #12]
 80030c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030cc:	6921      	ldr	r1, [r4, #16]
 80030ce:	464a      	mov	r2, r9
 80030d0:	f000 fabe 	bl	8003650 <memcpy>
 80030d4:	89a3      	ldrh	r3, [r4, #12]
 80030d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80030da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030de:	81a3      	strh	r3, [r4, #12]
 80030e0:	6126      	str	r6, [r4, #16]
 80030e2:	6165      	str	r5, [r4, #20]
 80030e4:	444e      	add	r6, r9
 80030e6:	eba5 0509 	sub.w	r5, r5, r9
 80030ea:	6026      	str	r6, [r4, #0]
 80030ec:	60a5      	str	r5, [r4, #8]
 80030ee:	463e      	mov	r6, r7
 80030f0:	42be      	cmp	r6, r7
 80030f2:	d900      	bls.n	80030f6 <__ssputs_r+0x86>
 80030f4:	463e      	mov	r6, r7
 80030f6:	6820      	ldr	r0, [r4, #0]
 80030f8:	4632      	mov	r2, r6
 80030fa:	4641      	mov	r1, r8
 80030fc:	f000 fab6 	bl	800366c <memmove>
 8003100:	68a3      	ldr	r3, [r4, #8]
 8003102:	1b9b      	subs	r3, r3, r6
 8003104:	60a3      	str	r3, [r4, #8]
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	4433      	add	r3, r6
 800310a:	6023      	str	r3, [r4, #0]
 800310c:	2000      	movs	r0, #0
 800310e:	e7db      	b.n	80030c8 <__ssputs_r+0x58>
 8003110:	462a      	mov	r2, r5
 8003112:	f000 fba5 	bl	8003860 <_realloc_r>
 8003116:	4606      	mov	r6, r0
 8003118:	2800      	cmp	r0, #0
 800311a:	d1e1      	bne.n	80030e0 <__ssputs_r+0x70>
 800311c:	6921      	ldr	r1, [r4, #16]
 800311e:	4650      	mov	r0, sl
 8003120:	f000 fabe 	bl	80036a0 <_free_r>
 8003124:	e7c7      	b.n	80030b6 <__ssputs_r+0x46>
	...

08003128 <_svfiprintf_r>:
 8003128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800312c:	4698      	mov	r8, r3
 800312e:	898b      	ldrh	r3, [r1, #12]
 8003130:	061b      	lsls	r3, r3, #24
 8003132:	b09d      	sub	sp, #116	; 0x74
 8003134:	4607      	mov	r7, r0
 8003136:	460d      	mov	r5, r1
 8003138:	4614      	mov	r4, r2
 800313a:	d50e      	bpl.n	800315a <_svfiprintf_r+0x32>
 800313c:	690b      	ldr	r3, [r1, #16]
 800313e:	b963      	cbnz	r3, 800315a <_svfiprintf_r+0x32>
 8003140:	2140      	movs	r1, #64	; 0x40
 8003142:	f000 fb19 	bl	8003778 <_malloc_r>
 8003146:	6028      	str	r0, [r5, #0]
 8003148:	6128      	str	r0, [r5, #16]
 800314a:	b920      	cbnz	r0, 8003156 <_svfiprintf_r+0x2e>
 800314c:	230c      	movs	r3, #12
 800314e:	603b      	str	r3, [r7, #0]
 8003150:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003154:	e0d1      	b.n	80032fa <_svfiprintf_r+0x1d2>
 8003156:	2340      	movs	r3, #64	; 0x40
 8003158:	616b      	str	r3, [r5, #20]
 800315a:	2300      	movs	r3, #0
 800315c:	9309      	str	r3, [sp, #36]	; 0x24
 800315e:	2320      	movs	r3, #32
 8003160:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003164:	f8cd 800c 	str.w	r8, [sp, #12]
 8003168:	2330      	movs	r3, #48	; 0x30
 800316a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003314 <_svfiprintf_r+0x1ec>
 800316e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003172:	f04f 0901 	mov.w	r9, #1
 8003176:	4623      	mov	r3, r4
 8003178:	469a      	mov	sl, r3
 800317a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800317e:	b10a      	cbz	r2, 8003184 <_svfiprintf_r+0x5c>
 8003180:	2a25      	cmp	r2, #37	; 0x25
 8003182:	d1f9      	bne.n	8003178 <_svfiprintf_r+0x50>
 8003184:	ebba 0b04 	subs.w	fp, sl, r4
 8003188:	d00b      	beq.n	80031a2 <_svfiprintf_r+0x7a>
 800318a:	465b      	mov	r3, fp
 800318c:	4622      	mov	r2, r4
 800318e:	4629      	mov	r1, r5
 8003190:	4638      	mov	r0, r7
 8003192:	f7ff ff6d 	bl	8003070 <__ssputs_r>
 8003196:	3001      	adds	r0, #1
 8003198:	f000 80aa 	beq.w	80032f0 <_svfiprintf_r+0x1c8>
 800319c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800319e:	445a      	add	r2, fp
 80031a0:	9209      	str	r2, [sp, #36]	; 0x24
 80031a2:	f89a 3000 	ldrb.w	r3, [sl]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 80a2 	beq.w	80032f0 <_svfiprintf_r+0x1c8>
 80031ac:	2300      	movs	r3, #0
 80031ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031b6:	f10a 0a01 	add.w	sl, sl, #1
 80031ba:	9304      	str	r3, [sp, #16]
 80031bc:	9307      	str	r3, [sp, #28]
 80031be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031c2:	931a      	str	r3, [sp, #104]	; 0x68
 80031c4:	4654      	mov	r4, sl
 80031c6:	2205      	movs	r2, #5
 80031c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031cc:	4851      	ldr	r0, [pc, #324]	; (8003314 <_svfiprintf_r+0x1ec>)
 80031ce:	f7fd f827 	bl	8000220 <memchr>
 80031d2:	9a04      	ldr	r2, [sp, #16]
 80031d4:	b9d8      	cbnz	r0, 800320e <_svfiprintf_r+0xe6>
 80031d6:	06d0      	lsls	r0, r2, #27
 80031d8:	bf44      	itt	mi
 80031da:	2320      	movmi	r3, #32
 80031dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031e0:	0711      	lsls	r1, r2, #28
 80031e2:	bf44      	itt	mi
 80031e4:	232b      	movmi	r3, #43	; 0x2b
 80031e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031ea:	f89a 3000 	ldrb.w	r3, [sl]
 80031ee:	2b2a      	cmp	r3, #42	; 0x2a
 80031f0:	d015      	beq.n	800321e <_svfiprintf_r+0xf6>
 80031f2:	9a07      	ldr	r2, [sp, #28]
 80031f4:	4654      	mov	r4, sl
 80031f6:	2000      	movs	r0, #0
 80031f8:	f04f 0c0a 	mov.w	ip, #10
 80031fc:	4621      	mov	r1, r4
 80031fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003202:	3b30      	subs	r3, #48	; 0x30
 8003204:	2b09      	cmp	r3, #9
 8003206:	d94e      	bls.n	80032a6 <_svfiprintf_r+0x17e>
 8003208:	b1b0      	cbz	r0, 8003238 <_svfiprintf_r+0x110>
 800320a:	9207      	str	r2, [sp, #28]
 800320c:	e014      	b.n	8003238 <_svfiprintf_r+0x110>
 800320e:	eba0 0308 	sub.w	r3, r0, r8
 8003212:	fa09 f303 	lsl.w	r3, r9, r3
 8003216:	4313      	orrs	r3, r2
 8003218:	9304      	str	r3, [sp, #16]
 800321a:	46a2      	mov	sl, r4
 800321c:	e7d2      	b.n	80031c4 <_svfiprintf_r+0x9c>
 800321e:	9b03      	ldr	r3, [sp, #12]
 8003220:	1d19      	adds	r1, r3, #4
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	9103      	str	r1, [sp, #12]
 8003226:	2b00      	cmp	r3, #0
 8003228:	bfbb      	ittet	lt
 800322a:	425b      	neglt	r3, r3
 800322c:	f042 0202 	orrlt.w	r2, r2, #2
 8003230:	9307      	strge	r3, [sp, #28]
 8003232:	9307      	strlt	r3, [sp, #28]
 8003234:	bfb8      	it	lt
 8003236:	9204      	strlt	r2, [sp, #16]
 8003238:	7823      	ldrb	r3, [r4, #0]
 800323a:	2b2e      	cmp	r3, #46	; 0x2e
 800323c:	d10c      	bne.n	8003258 <_svfiprintf_r+0x130>
 800323e:	7863      	ldrb	r3, [r4, #1]
 8003240:	2b2a      	cmp	r3, #42	; 0x2a
 8003242:	d135      	bne.n	80032b0 <_svfiprintf_r+0x188>
 8003244:	9b03      	ldr	r3, [sp, #12]
 8003246:	1d1a      	adds	r2, r3, #4
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	9203      	str	r2, [sp, #12]
 800324c:	2b00      	cmp	r3, #0
 800324e:	bfb8      	it	lt
 8003250:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003254:	3402      	adds	r4, #2
 8003256:	9305      	str	r3, [sp, #20]
 8003258:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003324 <_svfiprintf_r+0x1fc>
 800325c:	7821      	ldrb	r1, [r4, #0]
 800325e:	2203      	movs	r2, #3
 8003260:	4650      	mov	r0, sl
 8003262:	f7fc ffdd 	bl	8000220 <memchr>
 8003266:	b140      	cbz	r0, 800327a <_svfiprintf_r+0x152>
 8003268:	2340      	movs	r3, #64	; 0x40
 800326a:	eba0 000a 	sub.w	r0, r0, sl
 800326e:	fa03 f000 	lsl.w	r0, r3, r0
 8003272:	9b04      	ldr	r3, [sp, #16]
 8003274:	4303      	orrs	r3, r0
 8003276:	3401      	adds	r4, #1
 8003278:	9304      	str	r3, [sp, #16]
 800327a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800327e:	4826      	ldr	r0, [pc, #152]	; (8003318 <_svfiprintf_r+0x1f0>)
 8003280:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003284:	2206      	movs	r2, #6
 8003286:	f7fc ffcb 	bl	8000220 <memchr>
 800328a:	2800      	cmp	r0, #0
 800328c:	d038      	beq.n	8003300 <_svfiprintf_r+0x1d8>
 800328e:	4b23      	ldr	r3, [pc, #140]	; (800331c <_svfiprintf_r+0x1f4>)
 8003290:	bb1b      	cbnz	r3, 80032da <_svfiprintf_r+0x1b2>
 8003292:	9b03      	ldr	r3, [sp, #12]
 8003294:	3307      	adds	r3, #7
 8003296:	f023 0307 	bic.w	r3, r3, #7
 800329a:	3308      	adds	r3, #8
 800329c:	9303      	str	r3, [sp, #12]
 800329e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032a0:	4433      	add	r3, r6
 80032a2:	9309      	str	r3, [sp, #36]	; 0x24
 80032a4:	e767      	b.n	8003176 <_svfiprintf_r+0x4e>
 80032a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80032aa:	460c      	mov	r4, r1
 80032ac:	2001      	movs	r0, #1
 80032ae:	e7a5      	b.n	80031fc <_svfiprintf_r+0xd4>
 80032b0:	2300      	movs	r3, #0
 80032b2:	3401      	adds	r4, #1
 80032b4:	9305      	str	r3, [sp, #20]
 80032b6:	4619      	mov	r1, r3
 80032b8:	f04f 0c0a 	mov.w	ip, #10
 80032bc:	4620      	mov	r0, r4
 80032be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032c2:	3a30      	subs	r2, #48	; 0x30
 80032c4:	2a09      	cmp	r2, #9
 80032c6:	d903      	bls.n	80032d0 <_svfiprintf_r+0x1a8>
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d0c5      	beq.n	8003258 <_svfiprintf_r+0x130>
 80032cc:	9105      	str	r1, [sp, #20]
 80032ce:	e7c3      	b.n	8003258 <_svfiprintf_r+0x130>
 80032d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80032d4:	4604      	mov	r4, r0
 80032d6:	2301      	movs	r3, #1
 80032d8:	e7f0      	b.n	80032bc <_svfiprintf_r+0x194>
 80032da:	ab03      	add	r3, sp, #12
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	462a      	mov	r2, r5
 80032e0:	4b0f      	ldr	r3, [pc, #60]	; (8003320 <_svfiprintf_r+0x1f8>)
 80032e2:	a904      	add	r1, sp, #16
 80032e4:	4638      	mov	r0, r7
 80032e6:	f3af 8000 	nop.w
 80032ea:	1c42      	adds	r2, r0, #1
 80032ec:	4606      	mov	r6, r0
 80032ee:	d1d6      	bne.n	800329e <_svfiprintf_r+0x176>
 80032f0:	89ab      	ldrh	r3, [r5, #12]
 80032f2:	065b      	lsls	r3, r3, #25
 80032f4:	f53f af2c 	bmi.w	8003150 <_svfiprintf_r+0x28>
 80032f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80032fa:	b01d      	add	sp, #116	; 0x74
 80032fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003300:	ab03      	add	r3, sp, #12
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	462a      	mov	r2, r5
 8003306:	4b06      	ldr	r3, [pc, #24]	; (8003320 <_svfiprintf_r+0x1f8>)
 8003308:	a904      	add	r1, sp, #16
 800330a:	4638      	mov	r0, r7
 800330c:	f000 f87a 	bl	8003404 <_printf_i>
 8003310:	e7eb      	b.n	80032ea <_svfiprintf_r+0x1c2>
 8003312:	bf00      	nop
 8003314:	08003a3c 	.word	0x08003a3c
 8003318:	08003a46 	.word	0x08003a46
 800331c:	00000000 	.word	0x00000000
 8003320:	08003071 	.word	0x08003071
 8003324:	08003a42 	.word	0x08003a42

08003328 <_printf_common>:
 8003328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800332c:	4616      	mov	r6, r2
 800332e:	4699      	mov	r9, r3
 8003330:	688a      	ldr	r2, [r1, #8]
 8003332:	690b      	ldr	r3, [r1, #16]
 8003334:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003338:	4293      	cmp	r3, r2
 800333a:	bfb8      	it	lt
 800333c:	4613      	movlt	r3, r2
 800333e:	6033      	str	r3, [r6, #0]
 8003340:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003344:	4607      	mov	r7, r0
 8003346:	460c      	mov	r4, r1
 8003348:	b10a      	cbz	r2, 800334e <_printf_common+0x26>
 800334a:	3301      	adds	r3, #1
 800334c:	6033      	str	r3, [r6, #0]
 800334e:	6823      	ldr	r3, [r4, #0]
 8003350:	0699      	lsls	r1, r3, #26
 8003352:	bf42      	ittt	mi
 8003354:	6833      	ldrmi	r3, [r6, #0]
 8003356:	3302      	addmi	r3, #2
 8003358:	6033      	strmi	r3, [r6, #0]
 800335a:	6825      	ldr	r5, [r4, #0]
 800335c:	f015 0506 	ands.w	r5, r5, #6
 8003360:	d106      	bne.n	8003370 <_printf_common+0x48>
 8003362:	f104 0a19 	add.w	sl, r4, #25
 8003366:	68e3      	ldr	r3, [r4, #12]
 8003368:	6832      	ldr	r2, [r6, #0]
 800336a:	1a9b      	subs	r3, r3, r2
 800336c:	42ab      	cmp	r3, r5
 800336e:	dc26      	bgt.n	80033be <_printf_common+0x96>
 8003370:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003374:	1e13      	subs	r3, r2, #0
 8003376:	6822      	ldr	r2, [r4, #0]
 8003378:	bf18      	it	ne
 800337a:	2301      	movne	r3, #1
 800337c:	0692      	lsls	r2, r2, #26
 800337e:	d42b      	bmi.n	80033d8 <_printf_common+0xb0>
 8003380:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003384:	4649      	mov	r1, r9
 8003386:	4638      	mov	r0, r7
 8003388:	47c0      	blx	r8
 800338a:	3001      	adds	r0, #1
 800338c:	d01e      	beq.n	80033cc <_printf_common+0xa4>
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	68e5      	ldr	r5, [r4, #12]
 8003392:	6832      	ldr	r2, [r6, #0]
 8003394:	f003 0306 	and.w	r3, r3, #6
 8003398:	2b04      	cmp	r3, #4
 800339a:	bf08      	it	eq
 800339c:	1aad      	subeq	r5, r5, r2
 800339e:	68a3      	ldr	r3, [r4, #8]
 80033a0:	6922      	ldr	r2, [r4, #16]
 80033a2:	bf0c      	ite	eq
 80033a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033a8:	2500      	movne	r5, #0
 80033aa:	4293      	cmp	r3, r2
 80033ac:	bfc4      	itt	gt
 80033ae:	1a9b      	subgt	r3, r3, r2
 80033b0:	18ed      	addgt	r5, r5, r3
 80033b2:	2600      	movs	r6, #0
 80033b4:	341a      	adds	r4, #26
 80033b6:	42b5      	cmp	r5, r6
 80033b8:	d11a      	bne.n	80033f0 <_printf_common+0xc8>
 80033ba:	2000      	movs	r0, #0
 80033bc:	e008      	b.n	80033d0 <_printf_common+0xa8>
 80033be:	2301      	movs	r3, #1
 80033c0:	4652      	mov	r2, sl
 80033c2:	4649      	mov	r1, r9
 80033c4:	4638      	mov	r0, r7
 80033c6:	47c0      	blx	r8
 80033c8:	3001      	adds	r0, #1
 80033ca:	d103      	bne.n	80033d4 <_printf_common+0xac>
 80033cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033d4:	3501      	adds	r5, #1
 80033d6:	e7c6      	b.n	8003366 <_printf_common+0x3e>
 80033d8:	18e1      	adds	r1, r4, r3
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	2030      	movs	r0, #48	; 0x30
 80033de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80033e2:	4422      	add	r2, r4
 80033e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80033e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80033ec:	3302      	adds	r3, #2
 80033ee:	e7c7      	b.n	8003380 <_printf_common+0x58>
 80033f0:	2301      	movs	r3, #1
 80033f2:	4622      	mov	r2, r4
 80033f4:	4649      	mov	r1, r9
 80033f6:	4638      	mov	r0, r7
 80033f8:	47c0      	blx	r8
 80033fa:	3001      	adds	r0, #1
 80033fc:	d0e6      	beq.n	80033cc <_printf_common+0xa4>
 80033fe:	3601      	adds	r6, #1
 8003400:	e7d9      	b.n	80033b6 <_printf_common+0x8e>
	...

08003404 <_printf_i>:
 8003404:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003408:	7e0f      	ldrb	r7, [r1, #24]
 800340a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800340c:	2f78      	cmp	r7, #120	; 0x78
 800340e:	4691      	mov	r9, r2
 8003410:	4680      	mov	r8, r0
 8003412:	460c      	mov	r4, r1
 8003414:	469a      	mov	sl, r3
 8003416:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800341a:	d807      	bhi.n	800342c <_printf_i+0x28>
 800341c:	2f62      	cmp	r7, #98	; 0x62
 800341e:	d80a      	bhi.n	8003436 <_printf_i+0x32>
 8003420:	2f00      	cmp	r7, #0
 8003422:	f000 80d8 	beq.w	80035d6 <_printf_i+0x1d2>
 8003426:	2f58      	cmp	r7, #88	; 0x58
 8003428:	f000 80a3 	beq.w	8003572 <_printf_i+0x16e>
 800342c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003430:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003434:	e03a      	b.n	80034ac <_printf_i+0xa8>
 8003436:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800343a:	2b15      	cmp	r3, #21
 800343c:	d8f6      	bhi.n	800342c <_printf_i+0x28>
 800343e:	a101      	add	r1, pc, #4	; (adr r1, 8003444 <_printf_i+0x40>)
 8003440:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003444:	0800349d 	.word	0x0800349d
 8003448:	080034b1 	.word	0x080034b1
 800344c:	0800342d 	.word	0x0800342d
 8003450:	0800342d 	.word	0x0800342d
 8003454:	0800342d 	.word	0x0800342d
 8003458:	0800342d 	.word	0x0800342d
 800345c:	080034b1 	.word	0x080034b1
 8003460:	0800342d 	.word	0x0800342d
 8003464:	0800342d 	.word	0x0800342d
 8003468:	0800342d 	.word	0x0800342d
 800346c:	0800342d 	.word	0x0800342d
 8003470:	080035bd 	.word	0x080035bd
 8003474:	080034e1 	.word	0x080034e1
 8003478:	0800359f 	.word	0x0800359f
 800347c:	0800342d 	.word	0x0800342d
 8003480:	0800342d 	.word	0x0800342d
 8003484:	080035df 	.word	0x080035df
 8003488:	0800342d 	.word	0x0800342d
 800348c:	080034e1 	.word	0x080034e1
 8003490:	0800342d 	.word	0x0800342d
 8003494:	0800342d 	.word	0x0800342d
 8003498:	080035a7 	.word	0x080035a7
 800349c:	682b      	ldr	r3, [r5, #0]
 800349e:	1d1a      	adds	r2, r3, #4
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	602a      	str	r2, [r5, #0]
 80034a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034ac:	2301      	movs	r3, #1
 80034ae:	e0a3      	b.n	80035f8 <_printf_i+0x1f4>
 80034b0:	6820      	ldr	r0, [r4, #0]
 80034b2:	6829      	ldr	r1, [r5, #0]
 80034b4:	0606      	lsls	r6, r0, #24
 80034b6:	f101 0304 	add.w	r3, r1, #4
 80034ba:	d50a      	bpl.n	80034d2 <_printf_i+0xce>
 80034bc:	680e      	ldr	r6, [r1, #0]
 80034be:	602b      	str	r3, [r5, #0]
 80034c0:	2e00      	cmp	r6, #0
 80034c2:	da03      	bge.n	80034cc <_printf_i+0xc8>
 80034c4:	232d      	movs	r3, #45	; 0x2d
 80034c6:	4276      	negs	r6, r6
 80034c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034cc:	485e      	ldr	r0, [pc, #376]	; (8003648 <_printf_i+0x244>)
 80034ce:	230a      	movs	r3, #10
 80034d0:	e019      	b.n	8003506 <_printf_i+0x102>
 80034d2:	680e      	ldr	r6, [r1, #0]
 80034d4:	602b      	str	r3, [r5, #0]
 80034d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80034da:	bf18      	it	ne
 80034dc:	b236      	sxthne	r6, r6
 80034de:	e7ef      	b.n	80034c0 <_printf_i+0xbc>
 80034e0:	682b      	ldr	r3, [r5, #0]
 80034e2:	6820      	ldr	r0, [r4, #0]
 80034e4:	1d19      	adds	r1, r3, #4
 80034e6:	6029      	str	r1, [r5, #0]
 80034e8:	0601      	lsls	r1, r0, #24
 80034ea:	d501      	bpl.n	80034f0 <_printf_i+0xec>
 80034ec:	681e      	ldr	r6, [r3, #0]
 80034ee:	e002      	b.n	80034f6 <_printf_i+0xf2>
 80034f0:	0646      	lsls	r6, r0, #25
 80034f2:	d5fb      	bpl.n	80034ec <_printf_i+0xe8>
 80034f4:	881e      	ldrh	r6, [r3, #0]
 80034f6:	4854      	ldr	r0, [pc, #336]	; (8003648 <_printf_i+0x244>)
 80034f8:	2f6f      	cmp	r7, #111	; 0x6f
 80034fa:	bf0c      	ite	eq
 80034fc:	2308      	moveq	r3, #8
 80034fe:	230a      	movne	r3, #10
 8003500:	2100      	movs	r1, #0
 8003502:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003506:	6865      	ldr	r5, [r4, #4]
 8003508:	60a5      	str	r5, [r4, #8]
 800350a:	2d00      	cmp	r5, #0
 800350c:	bfa2      	ittt	ge
 800350e:	6821      	ldrge	r1, [r4, #0]
 8003510:	f021 0104 	bicge.w	r1, r1, #4
 8003514:	6021      	strge	r1, [r4, #0]
 8003516:	b90e      	cbnz	r6, 800351c <_printf_i+0x118>
 8003518:	2d00      	cmp	r5, #0
 800351a:	d04d      	beq.n	80035b8 <_printf_i+0x1b4>
 800351c:	4615      	mov	r5, r2
 800351e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003522:	fb03 6711 	mls	r7, r3, r1, r6
 8003526:	5dc7      	ldrb	r7, [r0, r7]
 8003528:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800352c:	4637      	mov	r7, r6
 800352e:	42bb      	cmp	r3, r7
 8003530:	460e      	mov	r6, r1
 8003532:	d9f4      	bls.n	800351e <_printf_i+0x11a>
 8003534:	2b08      	cmp	r3, #8
 8003536:	d10b      	bne.n	8003550 <_printf_i+0x14c>
 8003538:	6823      	ldr	r3, [r4, #0]
 800353a:	07de      	lsls	r6, r3, #31
 800353c:	d508      	bpl.n	8003550 <_printf_i+0x14c>
 800353e:	6923      	ldr	r3, [r4, #16]
 8003540:	6861      	ldr	r1, [r4, #4]
 8003542:	4299      	cmp	r1, r3
 8003544:	bfde      	ittt	le
 8003546:	2330      	movle	r3, #48	; 0x30
 8003548:	f805 3c01 	strble.w	r3, [r5, #-1]
 800354c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003550:	1b52      	subs	r2, r2, r5
 8003552:	6122      	str	r2, [r4, #16]
 8003554:	f8cd a000 	str.w	sl, [sp]
 8003558:	464b      	mov	r3, r9
 800355a:	aa03      	add	r2, sp, #12
 800355c:	4621      	mov	r1, r4
 800355e:	4640      	mov	r0, r8
 8003560:	f7ff fee2 	bl	8003328 <_printf_common>
 8003564:	3001      	adds	r0, #1
 8003566:	d14c      	bne.n	8003602 <_printf_i+0x1fe>
 8003568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800356c:	b004      	add	sp, #16
 800356e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003572:	4835      	ldr	r0, [pc, #212]	; (8003648 <_printf_i+0x244>)
 8003574:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003578:	6829      	ldr	r1, [r5, #0]
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003580:	6029      	str	r1, [r5, #0]
 8003582:	061d      	lsls	r5, r3, #24
 8003584:	d514      	bpl.n	80035b0 <_printf_i+0x1ac>
 8003586:	07df      	lsls	r7, r3, #31
 8003588:	bf44      	itt	mi
 800358a:	f043 0320 	orrmi.w	r3, r3, #32
 800358e:	6023      	strmi	r3, [r4, #0]
 8003590:	b91e      	cbnz	r6, 800359a <_printf_i+0x196>
 8003592:	6823      	ldr	r3, [r4, #0]
 8003594:	f023 0320 	bic.w	r3, r3, #32
 8003598:	6023      	str	r3, [r4, #0]
 800359a:	2310      	movs	r3, #16
 800359c:	e7b0      	b.n	8003500 <_printf_i+0xfc>
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	f043 0320 	orr.w	r3, r3, #32
 80035a4:	6023      	str	r3, [r4, #0]
 80035a6:	2378      	movs	r3, #120	; 0x78
 80035a8:	4828      	ldr	r0, [pc, #160]	; (800364c <_printf_i+0x248>)
 80035aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80035ae:	e7e3      	b.n	8003578 <_printf_i+0x174>
 80035b0:	0659      	lsls	r1, r3, #25
 80035b2:	bf48      	it	mi
 80035b4:	b2b6      	uxthmi	r6, r6
 80035b6:	e7e6      	b.n	8003586 <_printf_i+0x182>
 80035b8:	4615      	mov	r5, r2
 80035ba:	e7bb      	b.n	8003534 <_printf_i+0x130>
 80035bc:	682b      	ldr	r3, [r5, #0]
 80035be:	6826      	ldr	r6, [r4, #0]
 80035c0:	6961      	ldr	r1, [r4, #20]
 80035c2:	1d18      	adds	r0, r3, #4
 80035c4:	6028      	str	r0, [r5, #0]
 80035c6:	0635      	lsls	r5, r6, #24
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	d501      	bpl.n	80035d0 <_printf_i+0x1cc>
 80035cc:	6019      	str	r1, [r3, #0]
 80035ce:	e002      	b.n	80035d6 <_printf_i+0x1d2>
 80035d0:	0670      	lsls	r0, r6, #25
 80035d2:	d5fb      	bpl.n	80035cc <_printf_i+0x1c8>
 80035d4:	8019      	strh	r1, [r3, #0]
 80035d6:	2300      	movs	r3, #0
 80035d8:	6123      	str	r3, [r4, #16]
 80035da:	4615      	mov	r5, r2
 80035dc:	e7ba      	b.n	8003554 <_printf_i+0x150>
 80035de:	682b      	ldr	r3, [r5, #0]
 80035e0:	1d1a      	adds	r2, r3, #4
 80035e2:	602a      	str	r2, [r5, #0]
 80035e4:	681d      	ldr	r5, [r3, #0]
 80035e6:	6862      	ldr	r2, [r4, #4]
 80035e8:	2100      	movs	r1, #0
 80035ea:	4628      	mov	r0, r5
 80035ec:	f7fc fe18 	bl	8000220 <memchr>
 80035f0:	b108      	cbz	r0, 80035f6 <_printf_i+0x1f2>
 80035f2:	1b40      	subs	r0, r0, r5
 80035f4:	6060      	str	r0, [r4, #4]
 80035f6:	6863      	ldr	r3, [r4, #4]
 80035f8:	6123      	str	r3, [r4, #16]
 80035fa:	2300      	movs	r3, #0
 80035fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003600:	e7a8      	b.n	8003554 <_printf_i+0x150>
 8003602:	6923      	ldr	r3, [r4, #16]
 8003604:	462a      	mov	r2, r5
 8003606:	4649      	mov	r1, r9
 8003608:	4640      	mov	r0, r8
 800360a:	47d0      	blx	sl
 800360c:	3001      	adds	r0, #1
 800360e:	d0ab      	beq.n	8003568 <_printf_i+0x164>
 8003610:	6823      	ldr	r3, [r4, #0]
 8003612:	079b      	lsls	r3, r3, #30
 8003614:	d413      	bmi.n	800363e <_printf_i+0x23a>
 8003616:	68e0      	ldr	r0, [r4, #12]
 8003618:	9b03      	ldr	r3, [sp, #12]
 800361a:	4298      	cmp	r0, r3
 800361c:	bfb8      	it	lt
 800361e:	4618      	movlt	r0, r3
 8003620:	e7a4      	b.n	800356c <_printf_i+0x168>
 8003622:	2301      	movs	r3, #1
 8003624:	4632      	mov	r2, r6
 8003626:	4649      	mov	r1, r9
 8003628:	4640      	mov	r0, r8
 800362a:	47d0      	blx	sl
 800362c:	3001      	adds	r0, #1
 800362e:	d09b      	beq.n	8003568 <_printf_i+0x164>
 8003630:	3501      	adds	r5, #1
 8003632:	68e3      	ldr	r3, [r4, #12]
 8003634:	9903      	ldr	r1, [sp, #12]
 8003636:	1a5b      	subs	r3, r3, r1
 8003638:	42ab      	cmp	r3, r5
 800363a:	dcf2      	bgt.n	8003622 <_printf_i+0x21e>
 800363c:	e7eb      	b.n	8003616 <_printf_i+0x212>
 800363e:	2500      	movs	r5, #0
 8003640:	f104 0619 	add.w	r6, r4, #25
 8003644:	e7f5      	b.n	8003632 <_printf_i+0x22e>
 8003646:	bf00      	nop
 8003648:	08003a4d 	.word	0x08003a4d
 800364c:	08003a5e 	.word	0x08003a5e

08003650 <memcpy>:
 8003650:	440a      	add	r2, r1
 8003652:	4291      	cmp	r1, r2
 8003654:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003658:	d100      	bne.n	800365c <memcpy+0xc>
 800365a:	4770      	bx	lr
 800365c:	b510      	push	{r4, lr}
 800365e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003662:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003666:	4291      	cmp	r1, r2
 8003668:	d1f9      	bne.n	800365e <memcpy+0xe>
 800366a:	bd10      	pop	{r4, pc}

0800366c <memmove>:
 800366c:	4288      	cmp	r0, r1
 800366e:	b510      	push	{r4, lr}
 8003670:	eb01 0402 	add.w	r4, r1, r2
 8003674:	d902      	bls.n	800367c <memmove+0x10>
 8003676:	4284      	cmp	r4, r0
 8003678:	4623      	mov	r3, r4
 800367a:	d807      	bhi.n	800368c <memmove+0x20>
 800367c:	1e43      	subs	r3, r0, #1
 800367e:	42a1      	cmp	r1, r4
 8003680:	d008      	beq.n	8003694 <memmove+0x28>
 8003682:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003686:	f803 2f01 	strb.w	r2, [r3, #1]!
 800368a:	e7f8      	b.n	800367e <memmove+0x12>
 800368c:	4402      	add	r2, r0
 800368e:	4601      	mov	r1, r0
 8003690:	428a      	cmp	r2, r1
 8003692:	d100      	bne.n	8003696 <memmove+0x2a>
 8003694:	bd10      	pop	{r4, pc}
 8003696:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800369a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800369e:	e7f7      	b.n	8003690 <memmove+0x24>

080036a0 <_free_r>:
 80036a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80036a2:	2900      	cmp	r1, #0
 80036a4:	d044      	beq.n	8003730 <_free_r+0x90>
 80036a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036aa:	9001      	str	r0, [sp, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f1a1 0404 	sub.w	r4, r1, #4
 80036b2:	bfb8      	it	lt
 80036b4:	18e4      	addlt	r4, r4, r3
 80036b6:	f000 f913 	bl	80038e0 <__malloc_lock>
 80036ba:	4a1e      	ldr	r2, [pc, #120]	; (8003734 <_free_r+0x94>)
 80036bc:	9801      	ldr	r0, [sp, #4]
 80036be:	6813      	ldr	r3, [r2, #0]
 80036c0:	b933      	cbnz	r3, 80036d0 <_free_r+0x30>
 80036c2:	6063      	str	r3, [r4, #4]
 80036c4:	6014      	str	r4, [r2, #0]
 80036c6:	b003      	add	sp, #12
 80036c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80036cc:	f000 b90e 	b.w	80038ec <__malloc_unlock>
 80036d0:	42a3      	cmp	r3, r4
 80036d2:	d908      	bls.n	80036e6 <_free_r+0x46>
 80036d4:	6825      	ldr	r5, [r4, #0]
 80036d6:	1961      	adds	r1, r4, r5
 80036d8:	428b      	cmp	r3, r1
 80036da:	bf01      	itttt	eq
 80036dc:	6819      	ldreq	r1, [r3, #0]
 80036de:	685b      	ldreq	r3, [r3, #4]
 80036e0:	1949      	addeq	r1, r1, r5
 80036e2:	6021      	streq	r1, [r4, #0]
 80036e4:	e7ed      	b.n	80036c2 <_free_r+0x22>
 80036e6:	461a      	mov	r2, r3
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	b10b      	cbz	r3, 80036f0 <_free_r+0x50>
 80036ec:	42a3      	cmp	r3, r4
 80036ee:	d9fa      	bls.n	80036e6 <_free_r+0x46>
 80036f0:	6811      	ldr	r1, [r2, #0]
 80036f2:	1855      	adds	r5, r2, r1
 80036f4:	42a5      	cmp	r5, r4
 80036f6:	d10b      	bne.n	8003710 <_free_r+0x70>
 80036f8:	6824      	ldr	r4, [r4, #0]
 80036fa:	4421      	add	r1, r4
 80036fc:	1854      	adds	r4, r2, r1
 80036fe:	42a3      	cmp	r3, r4
 8003700:	6011      	str	r1, [r2, #0]
 8003702:	d1e0      	bne.n	80036c6 <_free_r+0x26>
 8003704:	681c      	ldr	r4, [r3, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	6053      	str	r3, [r2, #4]
 800370a:	4421      	add	r1, r4
 800370c:	6011      	str	r1, [r2, #0]
 800370e:	e7da      	b.n	80036c6 <_free_r+0x26>
 8003710:	d902      	bls.n	8003718 <_free_r+0x78>
 8003712:	230c      	movs	r3, #12
 8003714:	6003      	str	r3, [r0, #0]
 8003716:	e7d6      	b.n	80036c6 <_free_r+0x26>
 8003718:	6825      	ldr	r5, [r4, #0]
 800371a:	1961      	adds	r1, r4, r5
 800371c:	428b      	cmp	r3, r1
 800371e:	bf04      	itt	eq
 8003720:	6819      	ldreq	r1, [r3, #0]
 8003722:	685b      	ldreq	r3, [r3, #4]
 8003724:	6063      	str	r3, [r4, #4]
 8003726:	bf04      	itt	eq
 8003728:	1949      	addeq	r1, r1, r5
 800372a:	6021      	streq	r1, [r4, #0]
 800372c:	6054      	str	r4, [r2, #4]
 800372e:	e7ca      	b.n	80036c6 <_free_r+0x26>
 8003730:	b003      	add	sp, #12
 8003732:	bd30      	pop	{r4, r5, pc}
 8003734:	200000f8 	.word	0x200000f8

08003738 <sbrk_aligned>:
 8003738:	b570      	push	{r4, r5, r6, lr}
 800373a:	4e0e      	ldr	r6, [pc, #56]	; (8003774 <sbrk_aligned+0x3c>)
 800373c:	460c      	mov	r4, r1
 800373e:	6831      	ldr	r1, [r6, #0]
 8003740:	4605      	mov	r5, r0
 8003742:	b911      	cbnz	r1, 800374a <sbrk_aligned+0x12>
 8003744:	f000 f8bc 	bl	80038c0 <_sbrk_r>
 8003748:	6030      	str	r0, [r6, #0]
 800374a:	4621      	mov	r1, r4
 800374c:	4628      	mov	r0, r5
 800374e:	f000 f8b7 	bl	80038c0 <_sbrk_r>
 8003752:	1c43      	adds	r3, r0, #1
 8003754:	d00a      	beq.n	800376c <sbrk_aligned+0x34>
 8003756:	1cc4      	adds	r4, r0, #3
 8003758:	f024 0403 	bic.w	r4, r4, #3
 800375c:	42a0      	cmp	r0, r4
 800375e:	d007      	beq.n	8003770 <sbrk_aligned+0x38>
 8003760:	1a21      	subs	r1, r4, r0
 8003762:	4628      	mov	r0, r5
 8003764:	f000 f8ac 	bl	80038c0 <_sbrk_r>
 8003768:	3001      	adds	r0, #1
 800376a:	d101      	bne.n	8003770 <sbrk_aligned+0x38>
 800376c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003770:	4620      	mov	r0, r4
 8003772:	bd70      	pop	{r4, r5, r6, pc}
 8003774:	200000fc 	.word	0x200000fc

08003778 <_malloc_r>:
 8003778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800377c:	1ccd      	adds	r5, r1, #3
 800377e:	f025 0503 	bic.w	r5, r5, #3
 8003782:	3508      	adds	r5, #8
 8003784:	2d0c      	cmp	r5, #12
 8003786:	bf38      	it	cc
 8003788:	250c      	movcc	r5, #12
 800378a:	2d00      	cmp	r5, #0
 800378c:	4607      	mov	r7, r0
 800378e:	db01      	blt.n	8003794 <_malloc_r+0x1c>
 8003790:	42a9      	cmp	r1, r5
 8003792:	d905      	bls.n	80037a0 <_malloc_r+0x28>
 8003794:	230c      	movs	r3, #12
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	2600      	movs	r6, #0
 800379a:	4630      	mov	r0, r6
 800379c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037a0:	4e2e      	ldr	r6, [pc, #184]	; (800385c <_malloc_r+0xe4>)
 80037a2:	f000 f89d 	bl	80038e0 <__malloc_lock>
 80037a6:	6833      	ldr	r3, [r6, #0]
 80037a8:	461c      	mov	r4, r3
 80037aa:	bb34      	cbnz	r4, 80037fa <_malloc_r+0x82>
 80037ac:	4629      	mov	r1, r5
 80037ae:	4638      	mov	r0, r7
 80037b0:	f7ff ffc2 	bl	8003738 <sbrk_aligned>
 80037b4:	1c43      	adds	r3, r0, #1
 80037b6:	4604      	mov	r4, r0
 80037b8:	d14d      	bne.n	8003856 <_malloc_r+0xde>
 80037ba:	6834      	ldr	r4, [r6, #0]
 80037bc:	4626      	mov	r6, r4
 80037be:	2e00      	cmp	r6, #0
 80037c0:	d140      	bne.n	8003844 <_malloc_r+0xcc>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	4631      	mov	r1, r6
 80037c6:	4638      	mov	r0, r7
 80037c8:	eb04 0803 	add.w	r8, r4, r3
 80037cc:	f000 f878 	bl	80038c0 <_sbrk_r>
 80037d0:	4580      	cmp	r8, r0
 80037d2:	d13a      	bne.n	800384a <_malloc_r+0xd2>
 80037d4:	6821      	ldr	r1, [r4, #0]
 80037d6:	3503      	adds	r5, #3
 80037d8:	1a6d      	subs	r5, r5, r1
 80037da:	f025 0503 	bic.w	r5, r5, #3
 80037de:	3508      	adds	r5, #8
 80037e0:	2d0c      	cmp	r5, #12
 80037e2:	bf38      	it	cc
 80037e4:	250c      	movcc	r5, #12
 80037e6:	4629      	mov	r1, r5
 80037e8:	4638      	mov	r0, r7
 80037ea:	f7ff ffa5 	bl	8003738 <sbrk_aligned>
 80037ee:	3001      	adds	r0, #1
 80037f0:	d02b      	beq.n	800384a <_malloc_r+0xd2>
 80037f2:	6823      	ldr	r3, [r4, #0]
 80037f4:	442b      	add	r3, r5
 80037f6:	6023      	str	r3, [r4, #0]
 80037f8:	e00e      	b.n	8003818 <_malloc_r+0xa0>
 80037fa:	6822      	ldr	r2, [r4, #0]
 80037fc:	1b52      	subs	r2, r2, r5
 80037fe:	d41e      	bmi.n	800383e <_malloc_r+0xc6>
 8003800:	2a0b      	cmp	r2, #11
 8003802:	d916      	bls.n	8003832 <_malloc_r+0xba>
 8003804:	1961      	adds	r1, r4, r5
 8003806:	42a3      	cmp	r3, r4
 8003808:	6025      	str	r5, [r4, #0]
 800380a:	bf18      	it	ne
 800380c:	6059      	strne	r1, [r3, #4]
 800380e:	6863      	ldr	r3, [r4, #4]
 8003810:	bf08      	it	eq
 8003812:	6031      	streq	r1, [r6, #0]
 8003814:	5162      	str	r2, [r4, r5]
 8003816:	604b      	str	r3, [r1, #4]
 8003818:	4638      	mov	r0, r7
 800381a:	f104 060b 	add.w	r6, r4, #11
 800381e:	f000 f865 	bl	80038ec <__malloc_unlock>
 8003822:	f026 0607 	bic.w	r6, r6, #7
 8003826:	1d23      	adds	r3, r4, #4
 8003828:	1af2      	subs	r2, r6, r3
 800382a:	d0b6      	beq.n	800379a <_malloc_r+0x22>
 800382c:	1b9b      	subs	r3, r3, r6
 800382e:	50a3      	str	r3, [r4, r2]
 8003830:	e7b3      	b.n	800379a <_malloc_r+0x22>
 8003832:	6862      	ldr	r2, [r4, #4]
 8003834:	42a3      	cmp	r3, r4
 8003836:	bf0c      	ite	eq
 8003838:	6032      	streq	r2, [r6, #0]
 800383a:	605a      	strne	r2, [r3, #4]
 800383c:	e7ec      	b.n	8003818 <_malloc_r+0xa0>
 800383e:	4623      	mov	r3, r4
 8003840:	6864      	ldr	r4, [r4, #4]
 8003842:	e7b2      	b.n	80037aa <_malloc_r+0x32>
 8003844:	4634      	mov	r4, r6
 8003846:	6876      	ldr	r6, [r6, #4]
 8003848:	e7b9      	b.n	80037be <_malloc_r+0x46>
 800384a:	230c      	movs	r3, #12
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	4638      	mov	r0, r7
 8003850:	f000 f84c 	bl	80038ec <__malloc_unlock>
 8003854:	e7a1      	b.n	800379a <_malloc_r+0x22>
 8003856:	6025      	str	r5, [r4, #0]
 8003858:	e7de      	b.n	8003818 <_malloc_r+0xa0>
 800385a:	bf00      	nop
 800385c:	200000f8 	.word	0x200000f8

08003860 <_realloc_r>:
 8003860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003864:	4680      	mov	r8, r0
 8003866:	4614      	mov	r4, r2
 8003868:	460e      	mov	r6, r1
 800386a:	b921      	cbnz	r1, 8003876 <_realloc_r+0x16>
 800386c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003870:	4611      	mov	r1, r2
 8003872:	f7ff bf81 	b.w	8003778 <_malloc_r>
 8003876:	b92a      	cbnz	r2, 8003884 <_realloc_r+0x24>
 8003878:	f7ff ff12 	bl	80036a0 <_free_r>
 800387c:	4625      	mov	r5, r4
 800387e:	4628      	mov	r0, r5
 8003880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003884:	f000 f838 	bl	80038f8 <_malloc_usable_size_r>
 8003888:	4284      	cmp	r4, r0
 800388a:	4607      	mov	r7, r0
 800388c:	d802      	bhi.n	8003894 <_realloc_r+0x34>
 800388e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003892:	d812      	bhi.n	80038ba <_realloc_r+0x5a>
 8003894:	4621      	mov	r1, r4
 8003896:	4640      	mov	r0, r8
 8003898:	f7ff ff6e 	bl	8003778 <_malloc_r>
 800389c:	4605      	mov	r5, r0
 800389e:	2800      	cmp	r0, #0
 80038a0:	d0ed      	beq.n	800387e <_realloc_r+0x1e>
 80038a2:	42bc      	cmp	r4, r7
 80038a4:	4622      	mov	r2, r4
 80038a6:	4631      	mov	r1, r6
 80038a8:	bf28      	it	cs
 80038aa:	463a      	movcs	r2, r7
 80038ac:	f7ff fed0 	bl	8003650 <memcpy>
 80038b0:	4631      	mov	r1, r6
 80038b2:	4640      	mov	r0, r8
 80038b4:	f7ff fef4 	bl	80036a0 <_free_r>
 80038b8:	e7e1      	b.n	800387e <_realloc_r+0x1e>
 80038ba:	4635      	mov	r5, r6
 80038bc:	e7df      	b.n	800387e <_realloc_r+0x1e>
	...

080038c0 <_sbrk_r>:
 80038c0:	b538      	push	{r3, r4, r5, lr}
 80038c2:	4d06      	ldr	r5, [pc, #24]	; (80038dc <_sbrk_r+0x1c>)
 80038c4:	2300      	movs	r3, #0
 80038c6:	4604      	mov	r4, r0
 80038c8:	4608      	mov	r0, r1
 80038ca:	602b      	str	r3, [r5, #0]
 80038cc:	f7fd f90c 	bl	8000ae8 <_sbrk>
 80038d0:	1c43      	adds	r3, r0, #1
 80038d2:	d102      	bne.n	80038da <_sbrk_r+0x1a>
 80038d4:	682b      	ldr	r3, [r5, #0]
 80038d6:	b103      	cbz	r3, 80038da <_sbrk_r+0x1a>
 80038d8:	6023      	str	r3, [r4, #0]
 80038da:	bd38      	pop	{r3, r4, r5, pc}
 80038dc:	20000100 	.word	0x20000100

080038e0 <__malloc_lock>:
 80038e0:	4801      	ldr	r0, [pc, #4]	; (80038e8 <__malloc_lock+0x8>)
 80038e2:	f000 b811 	b.w	8003908 <__retarget_lock_acquire_recursive>
 80038e6:	bf00      	nop
 80038e8:	20000104 	.word	0x20000104

080038ec <__malloc_unlock>:
 80038ec:	4801      	ldr	r0, [pc, #4]	; (80038f4 <__malloc_unlock+0x8>)
 80038ee:	f000 b80c 	b.w	800390a <__retarget_lock_release_recursive>
 80038f2:	bf00      	nop
 80038f4:	20000104 	.word	0x20000104

080038f8 <_malloc_usable_size_r>:
 80038f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038fc:	1f18      	subs	r0, r3, #4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	bfbc      	itt	lt
 8003902:	580b      	ldrlt	r3, [r1, r0]
 8003904:	18c0      	addlt	r0, r0, r3
 8003906:	4770      	bx	lr

08003908 <__retarget_lock_acquire_recursive>:
 8003908:	4770      	bx	lr

0800390a <__retarget_lock_release_recursive>:
 800390a:	4770      	bx	lr

0800390c <_init>:
 800390c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800390e:	bf00      	nop
 8003910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003912:	bc08      	pop	{r3}
 8003914:	469e      	mov	lr, r3
 8003916:	4770      	bx	lr

08003918 <_fini>:
 8003918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800391a:	bf00      	nop
 800391c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800391e:	bc08      	pop	{r3}
 8003920:	469e      	mov	lr, r3
 8003922:	4770      	bx	lr
