# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ipshared/ec67/hdl" --include "../../../../MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ipshared/34f8/hdl" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_Ground0_0/sim/Mayo_sign_Ground0_0.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_Ground32_0/sim/Mayo_sign_Ground32_0.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_Ground4_0/sim/Mayo_sign_Ground4_0.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_TRNG_0_0/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_xlconcat_0_0/sim/Mayo_sign_xlconcat_0_0.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ipshared/7b2a/src/SHA_SHAKE_wrapper.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ipshared/7b2a/src/MAYO_SHAKE.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_MAYO_SHAKE_1_0/sim/Mayo_sign_MAYO_SHAKE_1_0.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_blk_mem_gen_0_0/sim/Mayo_sign_blk_mem_gen_0_0.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_SmallBRAM8K_1/sim/Mayo_sign_SmallBRAM8K_1.v" \
"../../../../MAYO_KeyGen_v2.ip_user_files/bd/Mayo_sign/ip/Mayo_sign_SmallBRAM8K_0/sim/Mayo_sign_SmallBRAM8K_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
