--QB1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

QB1_lcell_hgrant = GND;


--QB1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

QB1_lcell_hresp0 = !B1L4Q;


--QB1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

QB1_lcell_hresp1 = VCC;


--LB2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
LB2_outclock1 = PLL(CLK1p, , );


--LB1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
LB1_outclock0 = PLL(CLK2p, , );

--LB1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
LB1_outclock1 = PLL(CLK2p, , );


--DB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

DB2L3 = !DB2_readout_cnt[0];

--DB2L4 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

DB2L4 = CARRY(DB2_readout_cnt[0]);


--DB2L5 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

DB2L5 = DB2_readout_cnt[1] $ DB2L4;

--DB2L6 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

DB2L6 = CARRY(!DB2L4 # !DB2_readout_cnt[1]);


--DB2L7 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

DB2L7 = DB2_readout_cnt[2] $ !DB2L6;

--DB2L8 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

DB2L8 = CARRY(DB2_readout_cnt[2] & !DB2L6);


--DB2L9 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

DB2L9 = DB2_readout_cnt[3] $ DB2L8;

--DB2L01 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

DB2L01 = CARRY(!DB2L8 # !DB2_readout_cnt[3]);


--DB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

DB2L11 = DB2_readout_cnt[4] $ !DB2L01;

--DB2L21 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

DB2L21 = CARRY(DB2_readout_cnt[4] & !DB2L01);


--DB2L31 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

DB2L31 = DB2_readout_cnt[5] $ DB2L21;

--DB2L41 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

DB2L41 = CARRY(!DB2L21 # !DB2_readout_cnt[5]);


--DB2L51 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

DB2L51 = DB2_readout_cnt[6] $ !DB2L41;

--DB2L61 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

DB2L61 = CARRY(DB2_readout_cnt[6] & !DB2L41);


--DB2L71 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

DB2L71 = DB2_readout_cnt[7] $ DB2L61;

--DB2L81 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

DB2L81 = CARRY(!DB2L61 # !DB2_readout_cnt[7]);


--DB2L91 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

DB2L91 = DB2_readout_cnt[8] $ !DB2L81;

--DB2L02 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

DB2L02 = CARRY(DB2_readout_cnt[8] & !DB2L81);


--DB2L12 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

DB2L12 = DB2_readout_cnt[9] $ DB2L02;

--DB2L22 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

DB2L22 = CARRY(!DB2L02 # !DB2_readout_cnt[9]);


--DB2L32 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

DB2L32 = DB2_readout_cnt[10] $ !DB2L22;

--DB2L42 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

DB2L42 = CARRY(DB2_readout_cnt[10] & !DB2L22);


--DB2L52 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

DB2L52 = DB2_readout_cnt[11] $ DB2L42;

--DB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

DB2L62 = CARRY(!DB2L42 # !DB2_readout_cnt[11]);


--DB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

DB2L72 = DB2_readout_cnt[12] $ !DB2L62;

--DB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

DB2L82 = CARRY(DB2_readout_cnt[12] & !DB2L62);


--DB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

DB2L92 = DB2_readout_cnt[13] $ DB2L82;

--DB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

DB2L03 = CARRY(!DB2L82 # !DB2_readout_cnt[13]);


--DB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

DB2L13 = DB2_readout_cnt[14] $ !DB2L03;

--DB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

DB2L23 = CARRY(DB2_readout_cnt[14] & !DB2L03);


--DB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

DB2L33 = DB2_readout_cnt[15] $ DB2L23;

--DB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

DB2L43 = CARRY(!DB2L23 # !DB2_readout_cnt[15]);


--DB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

DB2L53 = DB2_readout_cnt[16] $ !DB2L43;

--DB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

DB2L63 = CARRY(DB2_readout_cnt[16] & !DB2L43);


--DB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

DB2L73 = DB2_readout_cnt[17] $ DB2L63;

--DB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

DB2L83 = CARRY(!DB2L63 # !DB2_readout_cnt[17]);


--DB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

DB2L93 = DB2_readout_cnt[18] $ !DB2L83;

--DB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

DB2L04 = CARRY(DB2_readout_cnt[18] & !DB2L83);


--DB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

DB2L14 = DB2_readout_cnt[19] $ DB2L04;

--DB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

DB2L24 = CARRY(!DB2L04 # !DB2_readout_cnt[19]);


--DB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

DB2L34 = DB2_readout_cnt[20] $ !DB2L24;

--DB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

DB2L44 = CARRY(DB2_readout_cnt[20] & !DB2L24);


--DB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

DB2L54 = DB2_readout_cnt[21] $ DB2L44;

--DB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

DB2L64 = CARRY(!DB2L44 # !DB2_readout_cnt[21]);


--DB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

DB2L74 = DB2_readout_cnt[22] $ !DB2L64;

--DB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

DB2L84 = CARRY(DB2_readout_cnt[22] & !DB2L64);


--DB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

DB2L94 = DB2_readout_cnt[23] $ DB2L84;

--DB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

DB2L05 = CARRY(!DB2L84 # !DB2_readout_cnt[23]);


--DB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

DB2L15 = DB2_readout_cnt[24] $ !DB2L05;

--DB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

DB2L25 = CARRY(DB2_readout_cnt[24] & !DB2L05);


--DB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

DB2L35 = DB2_readout_cnt[25] $ DB2L25;

--DB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

DB2L45 = CARRY(!DB2L25 # !DB2_readout_cnt[25]);


--DB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

DB2L55 = DB2_readout_cnt[26] $ !DB2L45;

--DB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

DB2L65 = CARRY(DB2_readout_cnt[26] & !DB2L45);


--DB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

DB2L75 = DB2_readout_cnt[27] $ DB2L65;

--DB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

DB2L85 = CARRY(!DB2L65 # !DB2_readout_cnt[27]);


--DB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

DB2L95 = DB2_readout_cnt[28] $ !DB2L85;

--DB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

DB2L06 = CARRY(DB2_readout_cnt[28] & !DB2L85);


--DB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

DB2L16 = DB2_readout_cnt[29] $ DB2L06;

--DB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

DB2L26 = CARRY(!DB2L06 # !DB2_readout_cnt[29]);


--DB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

DB2L36 = DB2_readout_cnt[30] $ !DB2L26;

--DB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

DB2L46 = CARRY(DB2_readout_cnt[30] & !DB2L26);


--DB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

DB2L56 = DB2_readout_cnt[31] $ DB2L46;


--CB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

CB2L46 = !CB2_digitize_cnt[0];

--CB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

CB2L56 = CARRY(CB2_digitize_cnt[0]);


--CB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

CB2L66 = CB2_digitize_cnt[1] $ CB2L56;

--CB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

CB2L76 = CARRY(!CB2L56 # !CB2_digitize_cnt[1]);


--CB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

CB2L86 = CB2_digitize_cnt[2] $ !CB2L76;

--CB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

CB2L96 = CARRY(CB2_digitize_cnt[2] & !CB2L76);


--CB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

CB2L07 = CB2_digitize_cnt[3] $ CB2L96;

--CB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

CB2L17 = CARRY(!CB2L96 # !CB2_digitize_cnt[3]);


--CB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

CB2L27 = CB2_digitize_cnt[4] $ !CB2L17;

--CB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

CB2L37 = CARRY(CB2_digitize_cnt[4] & !CB2L17);


--CB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

CB2L47 = CB2_digitize_cnt[5] $ CB2L37;

--CB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

CB2L57 = CARRY(!CB2L37 # !CB2_digitize_cnt[5]);


--CB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

CB2L67 = CB2_digitize_cnt[6] $ !CB2L57;

--CB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

CB2L77 = CARRY(CB2_digitize_cnt[6] & !CB2L57);


--CB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

CB2L87 = CB2_digitize_cnt[7] $ CB2L77;

--CB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

CB2L97 = CARRY(!CB2L77 # !CB2_digitize_cnt[7]);


--CB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

CB2L08 = CB2_digitize_cnt[8] $ !CB2L97;

--CB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

CB2L18 = CARRY(CB2_digitize_cnt[8] & !CB2L97);


--CB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

CB2L28 = CB2_digitize_cnt[9] $ CB2L18;

--CB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

CB2L38 = CARRY(!CB2L18 # !CB2_digitize_cnt[9]);


--CB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

CB2L48 = CB2_digitize_cnt[10] $ !CB2L38;

--CB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

CB2L58 = CARRY(CB2_digitize_cnt[10] & !CB2L38);


--CB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

CB2L68 = CB2_digitize_cnt[11] $ CB2L58;

--CB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

CB2L78 = CARRY(!CB2L58 # !CB2_digitize_cnt[11]);


--CB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

CB2L88 = CB2_digitize_cnt[12] $ !CB2L78;

--CB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

CB2L98 = CARRY(CB2_digitize_cnt[12] & !CB2L78);


--CB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

CB2L09 = CB2_digitize_cnt[13] $ CB2L98;

--CB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

CB2L19 = CARRY(!CB2L98 # !CB2_digitize_cnt[13]);


--CB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

CB2L29 = CB2_digitize_cnt[14] $ !CB2L19;

--CB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

CB2L39 = CARRY(CB2_digitize_cnt[14] & !CB2L19);


--CB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

CB2L49 = CB2_digitize_cnt[15] $ CB2L39;

--CB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

CB2L59 = CARRY(!CB2L39 # !CB2_digitize_cnt[15]);


--CB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

CB2L69 = CB2_digitize_cnt[16] $ !CB2L59;

--CB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

CB2L79 = CARRY(CB2_digitize_cnt[16] & !CB2L59);


--CB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

CB2L89 = CB2_digitize_cnt[17] $ CB2L79;

--CB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

CB2L99 = CARRY(!CB2L79 # !CB2_digitize_cnt[17]);


--CB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

CB2L001 = CB2_digitize_cnt[18] $ !CB2L99;

--CB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

CB2L101 = CARRY(CB2_digitize_cnt[18] & !CB2L99);


--CB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

CB2L201 = CB2_digitize_cnt[19] $ CB2L101;

--CB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

CB2L301 = CARRY(!CB2L101 # !CB2_digitize_cnt[19]);


--CB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

CB2L401 = CB2_digitize_cnt[20] $ !CB2L301;

--CB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

CB2L501 = CARRY(CB2_digitize_cnt[20] & !CB2L301);


--CB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

CB2L601 = CB2_digitize_cnt[21] $ CB2L501;

--CB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

CB2L701 = CARRY(!CB2L501 # !CB2_digitize_cnt[21]);


--CB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

CB2L801 = CB2_digitize_cnt[22] $ !CB2L701;

--CB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

CB2L901 = CARRY(CB2_digitize_cnt[22] & !CB2L701);


--CB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

CB2L011 = CB2_digitize_cnt[23] $ CB2L901;

--CB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

CB2L111 = CARRY(!CB2L901 # !CB2_digitize_cnt[23]);


--CB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

CB2L211 = CB2_digitize_cnt[24] $ !CB2L111;

--CB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

CB2L311 = CARRY(CB2_digitize_cnt[24] & !CB2L111);


--CB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

CB2L411 = CB2_digitize_cnt[25] $ CB2L311;

--CB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

CB2L511 = CARRY(!CB2L311 # !CB2_digitize_cnt[25]);


--CB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

CB2L611 = CB2_digitize_cnt[26] $ !CB2L511;

--CB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

CB2L711 = CARRY(CB2_digitize_cnt[26] & !CB2L511);


--CB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

CB2L811 = CB2_digitize_cnt[27] $ CB2L711;

--CB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

CB2L911 = CARRY(!CB2L711 # !CB2_digitize_cnt[27]);


--CB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

CB2L021 = CB2_digitize_cnt[28] $ !CB2L911;

--CB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

CB2L121 = CARRY(CB2_digitize_cnt[28] & !CB2L911);


--CB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

CB2L221 = CB2_digitize_cnt[29] $ CB2L121;

--CB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

CB2L321 = CARRY(!CB2L121 # !CB2_digitize_cnt[29]);


--CB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

CB2L421 = CB2_digitize_cnt[30] $ !CB2L321;

--CB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

CB2L521 = CARRY(CB2_digitize_cnt[30] & !CB2L321);


--CB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

CB2L621 = CB2_digitize_cnt[31] $ CB2L521;


--CB2L1 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

CB2L1 = !CB2_settle_cnt[0];

--CB2L2 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

CB2L2 = CARRY(CB2_settle_cnt[0]);


--CB2L3 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

CB2L3 = CB2_settle_cnt[1] $ CB2L2;

--CB2L4 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

CB2L4 = CARRY(!CB2L2 # !CB2_settle_cnt[1]);


--CB2L5 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

CB2L5 = CB2_settle_cnt[2] $ !CB2L4;

--CB2L6 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

CB2L6 = CARRY(CB2_settle_cnt[2] & !CB2L4);


--CB2L7 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

CB2L7 = CB2_settle_cnt[3] $ CB2L6;

--CB2L8 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

CB2L8 = CARRY(!CB2L6 # !CB2_settle_cnt[3]);


--CB2L9 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

CB2L9 = CB2_settle_cnt[4] $ !CB2L8;

--CB2L01 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

CB2L01 = CARRY(CB2_settle_cnt[4] & !CB2L8);


--CB2L11 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

CB2L11 = CB2_settle_cnt[5] $ CB2L01;

--CB2L21 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

CB2L21 = CARRY(!CB2L01 # !CB2_settle_cnt[5]);


--CB2L31 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

CB2L31 = CB2_settle_cnt[6] $ !CB2L21;

--CB2L41 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

CB2L41 = CARRY(CB2_settle_cnt[6] & !CB2L21);


--CB2L51 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

CB2L51 = CB2_settle_cnt[7] $ CB2L41;

--CB2L61 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

CB2L61 = CARRY(!CB2L41 # !CB2_settle_cnt[7]);


--CB2L71 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

CB2L71 = CB2_settle_cnt[8] $ !CB2L61;

--CB2L81 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

CB2L81 = CARRY(CB2_settle_cnt[8] & !CB2L61);


--CB2L91 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

CB2L91 = CB2_settle_cnt[9] $ CB2L81;

--CB2L02 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

CB2L02 = CARRY(!CB2L81 # !CB2_settle_cnt[9]);


--CB2L12 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

CB2L12 = CB2_settle_cnt[10] $ !CB2L02;

--CB2L22 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

CB2L22 = CARRY(CB2_settle_cnt[10] & !CB2L02);


--CB2L32 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

CB2L32 = CB2_settle_cnt[11] $ CB2L22;

--CB2L42 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

CB2L42 = CARRY(!CB2L22 # !CB2_settle_cnt[11]);


--CB2L52 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

CB2L52 = CB2_settle_cnt[12] $ !CB2L42;

--CB2L62 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

CB2L62 = CARRY(CB2_settle_cnt[12] & !CB2L42);


--CB2L72 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

CB2L72 = CB2_settle_cnt[13] $ CB2L62;

--CB2L82 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

CB2L82 = CARRY(!CB2L62 # !CB2_settle_cnt[13]);


--CB2L92 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

CB2L92 = CB2_settle_cnt[14] $ !CB2L82;

--CB2L03 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

CB2L03 = CARRY(CB2_settle_cnt[14] & !CB2L82);


--CB2L13 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

CB2L13 = CB2_settle_cnt[15] $ CB2L03;

--CB2L23 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

CB2L23 = CARRY(!CB2L03 # !CB2_settle_cnt[15]);


--CB2L33 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

CB2L33 = CB2_settle_cnt[16] $ !CB2L23;

--CB2L43 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

CB2L43 = CARRY(CB2_settle_cnt[16] & !CB2L23);


--CB2L53 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

CB2L53 = CB2_settle_cnt[17] $ CB2L43;

--CB2L63 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

CB2L63 = CARRY(!CB2L43 # !CB2_settle_cnt[17]);


--CB2L73 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

CB2L73 = CB2_settle_cnt[18] $ !CB2L63;

--CB2L83 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

CB2L83 = CARRY(CB2_settle_cnt[18] & !CB2L63);


--CB2L93 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

CB2L93 = CB2_settle_cnt[19] $ CB2L83;

--CB2L04 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

CB2L04 = CARRY(!CB2L83 # !CB2_settle_cnt[19]);


--CB2L14 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

CB2L14 = CB2_settle_cnt[20] $ !CB2L04;

--CB2L24 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

CB2L24 = CARRY(CB2_settle_cnt[20] & !CB2L04);


--CB2L34 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

CB2L34 = CB2_settle_cnt[21] $ CB2L24;

--CB2L44 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

CB2L44 = CARRY(!CB2L24 # !CB2_settle_cnt[21]);


--CB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

CB2L54 = CB2_settle_cnt[22] $ !CB2L44;

--CB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

CB2L64 = CARRY(CB2_settle_cnt[22] & !CB2L44);


--CB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

CB2L74 = CB2_settle_cnt[23] $ CB2L64;

--CB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

CB2L84 = CARRY(!CB2L64 # !CB2_settle_cnt[23]);


--CB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

CB2L94 = CB2_settle_cnt[24] $ !CB2L84;

--CB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

CB2L05 = CARRY(CB2_settle_cnt[24] & !CB2L84);


--CB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

CB2L15 = CB2_settle_cnt[25] $ CB2L05;

--CB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

CB2L25 = CARRY(!CB2L05 # !CB2_settle_cnt[25]);


--CB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

CB2L35 = CB2_settle_cnt[26] $ !CB2L25;

--CB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

CB2L45 = CARRY(CB2_settle_cnt[26] & !CB2L25);


--CB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

CB2L55 = CB2_settle_cnt[27] $ CB2L45;

--CB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

CB2L65 = CARRY(!CB2L45 # !CB2_settle_cnt[27]);


--CB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

CB2L75 = CB2_settle_cnt[28] $ !CB2L65;

--CB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

CB2L85 = CARRY(CB2_settle_cnt[28] & !CB2L65);


--CB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

CB2L95 = CB2_settle_cnt[29] $ CB2L85;

--CB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

CB2L06 = CARRY(!CB2L85 # !CB2_settle_cnt[29]);


--CB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

CB2L16 = CB2_settle_cnt[30] $ !CB2L06;

--CB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

CB2L26 = CARRY(CB2_settle_cnt[30] & !CB2L06);


--CB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

CB2L36 = CB2_settle_cnt[31] $ CB2L26;


--DB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

DB1L3 = !DB1_readout_cnt[0];

--DB1L4 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

DB1L4 = CARRY(DB1_readout_cnt[0]);


--DB1L5 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

DB1L5 = DB1_readout_cnt[1] $ DB1L4;

--DB1L6 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

DB1L6 = CARRY(!DB1L4 # !DB1_readout_cnt[1]);


--DB1L7 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

DB1L7 = DB1_readout_cnt[2] $ !DB1L6;

--DB1L8 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

DB1L8 = CARRY(DB1_readout_cnt[2] & !DB1L6);


--DB1L9 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

DB1L9 = DB1_readout_cnt[3] $ DB1L8;

--DB1L01 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

DB1L01 = CARRY(!DB1L8 # !DB1_readout_cnt[3]);


--DB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

DB1L11 = DB1_readout_cnt[4] $ !DB1L01;

--DB1L21 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

DB1L21 = CARRY(DB1_readout_cnt[4] & !DB1L01);


--DB1L31 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

DB1L31 = DB1_readout_cnt[5] $ DB1L21;

--DB1L41 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

DB1L41 = CARRY(!DB1L21 # !DB1_readout_cnt[5]);


--DB1L51 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

DB1L51 = DB1_readout_cnt[6] $ !DB1L41;

--DB1L61 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

DB1L61 = CARRY(DB1_readout_cnt[6] & !DB1L41);


--DB1L71 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

DB1L71 = DB1_readout_cnt[7] $ DB1L61;

--DB1L81 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

DB1L81 = CARRY(!DB1L61 # !DB1_readout_cnt[7]);


--DB1L91 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

DB1L91 = DB1_readout_cnt[8] $ !DB1L81;

--DB1L02 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

DB1L02 = CARRY(DB1_readout_cnt[8] & !DB1L81);


--DB1L12 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

DB1L12 = DB1_readout_cnt[9] $ DB1L02;

--DB1L22 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

DB1L22 = CARRY(!DB1L02 # !DB1_readout_cnt[9]);


--DB1L32 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

DB1L32 = DB1_readout_cnt[10] $ !DB1L22;

--DB1L42 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

DB1L42 = CARRY(DB1_readout_cnt[10] & !DB1L22);


--DB1L52 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

DB1L52 = DB1_readout_cnt[11] $ DB1L42;

--DB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

DB1L62 = CARRY(!DB1L42 # !DB1_readout_cnt[11]);


--DB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

DB1L72 = DB1_readout_cnt[12] $ !DB1L62;

--DB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

DB1L82 = CARRY(DB1_readout_cnt[12] & !DB1L62);


--DB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

DB1L92 = DB1_readout_cnt[13] $ DB1L82;

--DB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

DB1L03 = CARRY(!DB1L82 # !DB1_readout_cnt[13]);


--DB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

DB1L13 = DB1_readout_cnt[14] $ !DB1L03;

--DB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

DB1L23 = CARRY(DB1_readout_cnt[14] & !DB1L03);


--DB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

DB1L33 = DB1_readout_cnt[15] $ DB1L23;

--DB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

DB1L43 = CARRY(!DB1L23 # !DB1_readout_cnt[15]);


--DB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

DB1L53 = DB1_readout_cnt[16] $ !DB1L43;

--DB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

DB1L63 = CARRY(DB1_readout_cnt[16] & !DB1L43);


--DB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

DB1L73 = DB1_readout_cnt[17] $ DB1L63;

--DB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

DB1L83 = CARRY(!DB1L63 # !DB1_readout_cnt[17]);


--DB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

DB1L93 = DB1_readout_cnt[18] $ !DB1L83;

--DB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

DB1L04 = CARRY(DB1_readout_cnt[18] & !DB1L83);


--DB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

DB1L14 = DB1_readout_cnt[19] $ DB1L04;

--DB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

DB1L24 = CARRY(!DB1L04 # !DB1_readout_cnt[19]);


--DB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

DB1L34 = DB1_readout_cnt[20] $ !DB1L24;

--DB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

DB1L44 = CARRY(DB1_readout_cnt[20] & !DB1L24);


--DB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

DB1L54 = DB1_readout_cnt[21] $ DB1L44;

--DB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

DB1L64 = CARRY(!DB1L44 # !DB1_readout_cnt[21]);


--DB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

DB1L74 = DB1_readout_cnt[22] $ !DB1L64;

--DB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

DB1L84 = CARRY(DB1_readout_cnt[22] & !DB1L64);


--DB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

DB1L94 = DB1_readout_cnt[23] $ DB1L84;

--DB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

DB1L05 = CARRY(!DB1L84 # !DB1_readout_cnt[23]);


--DB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

DB1L15 = DB1_readout_cnt[24] $ !DB1L05;

--DB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

DB1L25 = CARRY(DB1_readout_cnt[24] & !DB1L05);


--DB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

DB1L35 = DB1_readout_cnt[25] $ DB1L25;

--DB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

DB1L45 = CARRY(!DB1L25 # !DB1_readout_cnt[25]);


--DB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

DB1L55 = DB1_readout_cnt[26] $ !DB1L45;

--DB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

DB1L65 = CARRY(DB1_readout_cnt[26] & !DB1L45);


--DB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

DB1L75 = DB1_readout_cnt[27] $ DB1L65;

--DB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

DB1L85 = CARRY(!DB1L65 # !DB1_readout_cnt[27]);


--DB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

DB1L95 = DB1_readout_cnt[28] $ !DB1L85;

--DB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

DB1L06 = CARRY(DB1_readout_cnt[28] & !DB1L85);


--DB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

DB1L16 = DB1_readout_cnt[29] $ DB1L06;

--DB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

DB1L26 = CARRY(!DB1L06 # !DB1_readout_cnt[29]);


--DB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

DB1L36 = DB1_readout_cnt[30] $ !DB1L26;

--DB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

DB1L46 = CARRY(DB1_readout_cnt[30] & !DB1L26);


--DB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

DB1L56 = DB1_readout_cnt[31] $ DB1L46;


--CB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

CB1L46 = !CB1_digitize_cnt[0];

--CB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

CB1L56 = CARRY(CB1_digitize_cnt[0]);


--CB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

CB1L66 = CB1_digitize_cnt[1] $ CB1L56;

--CB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

CB1L76 = CARRY(!CB1L56 # !CB1_digitize_cnt[1]);


--CB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

CB1L86 = CB1_digitize_cnt[2] $ !CB1L76;

--CB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

CB1L96 = CARRY(CB1_digitize_cnt[2] & !CB1L76);


--CB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

CB1L07 = CB1_digitize_cnt[3] $ CB1L96;

--CB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

CB1L17 = CARRY(!CB1L96 # !CB1_digitize_cnt[3]);


--CB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

CB1L27 = CB1_digitize_cnt[4] $ !CB1L17;

--CB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

CB1L37 = CARRY(CB1_digitize_cnt[4] & !CB1L17);


--CB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

CB1L47 = CB1_digitize_cnt[5] $ CB1L37;

--CB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

CB1L57 = CARRY(!CB1L37 # !CB1_digitize_cnt[5]);


--CB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

CB1L67 = CB1_digitize_cnt[6] $ !CB1L57;

--CB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

CB1L77 = CARRY(CB1_digitize_cnt[6] & !CB1L57);


--CB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

CB1L87 = CB1_digitize_cnt[7] $ CB1L77;

--CB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

CB1L97 = CARRY(!CB1L77 # !CB1_digitize_cnt[7]);


--CB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

CB1L08 = CB1_digitize_cnt[8] $ !CB1L97;

--CB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

CB1L18 = CARRY(CB1_digitize_cnt[8] & !CB1L97);


--CB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

CB1L28 = CB1_digitize_cnt[9] $ CB1L18;

--CB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

CB1L38 = CARRY(!CB1L18 # !CB1_digitize_cnt[9]);


--CB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

CB1L48 = CB1_digitize_cnt[10] $ !CB1L38;

--CB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

CB1L58 = CARRY(CB1_digitize_cnt[10] & !CB1L38);


--CB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

CB1L68 = CB1_digitize_cnt[11] $ CB1L58;

--CB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

CB1L78 = CARRY(!CB1L58 # !CB1_digitize_cnt[11]);


--CB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

CB1L88 = CB1_digitize_cnt[12] $ !CB1L78;

--CB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

CB1L98 = CARRY(CB1_digitize_cnt[12] & !CB1L78);


--CB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

CB1L09 = CB1_digitize_cnt[13] $ CB1L98;

--CB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

CB1L19 = CARRY(!CB1L98 # !CB1_digitize_cnt[13]);


--CB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

CB1L29 = CB1_digitize_cnt[14] $ !CB1L19;

--CB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

CB1L39 = CARRY(CB1_digitize_cnt[14] & !CB1L19);


--CB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

CB1L49 = CB1_digitize_cnt[15] $ CB1L39;

--CB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

CB1L59 = CARRY(!CB1L39 # !CB1_digitize_cnt[15]);


--CB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

CB1L69 = CB1_digitize_cnt[16] $ !CB1L59;

--CB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

CB1L79 = CARRY(CB1_digitize_cnt[16] & !CB1L59);


--CB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

CB1L89 = CB1_digitize_cnt[17] $ CB1L79;

--CB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

CB1L99 = CARRY(!CB1L79 # !CB1_digitize_cnt[17]);


--CB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

CB1L001 = CB1_digitize_cnt[18] $ !CB1L99;

--CB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

CB1L101 = CARRY(CB1_digitize_cnt[18] & !CB1L99);


--CB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

CB1L201 = CB1_digitize_cnt[19] $ CB1L101;

--CB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

CB1L301 = CARRY(!CB1L101 # !CB1_digitize_cnt[19]);


--CB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

CB1L401 = CB1_digitize_cnt[20] $ !CB1L301;

--CB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

CB1L501 = CARRY(CB1_digitize_cnt[20] & !CB1L301);


--CB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

CB1L601 = CB1_digitize_cnt[21] $ CB1L501;

--CB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

CB1L701 = CARRY(!CB1L501 # !CB1_digitize_cnt[21]);


--CB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

CB1L801 = CB1_digitize_cnt[22] $ !CB1L701;

--CB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

CB1L901 = CARRY(CB1_digitize_cnt[22] & !CB1L701);


--CB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

CB1L011 = CB1_digitize_cnt[23] $ CB1L901;

--CB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

CB1L111 = CARRY(!CB1L901 # !CB1_digitize_cnt[23]);


--CB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

CB1L211 = CB1_digitize_cnt[24] $ !CB1L111;

--CB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

CB1L311 = CARRY(CB1_digitize_cnt[24] & !CB1L111);


--CB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

CB1L411 = CB1_digitize_cnt[25] $ CB1L311;

--CB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

CB1L511 = CARRY(!CB1L311 # !CB1_digitize_cnt[25]);


--CB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

CB1L611 = CB1_digitize_cnt[26] $ !CB1L511;

--CB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

CB1L711 = CARRY(CB1_digitize_cnt[26] & !CB1L511);


--CB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

CB1L811 = CB1_digitize_cnt[27] $ CB1L711;

--CB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

CB1L911 = CARRY(!CB1L711 # !CB1_digitize_cnt[27]);


--CB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

CB1L021 = CB1_digitize_cnt[28] $ !CB1L911;

--CB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

CB1L121 = CARRY(CB1_digitize_cnt[28] & !CB1L911);


--CB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

CB1L221 = CB1_digitize_cnt[29] $ CB1L121;

--CB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

CB1L321 = CARRY(!CB1L121 # !CB1_digitize_cnt[29]);


--CB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

CB1L421 = CB1_digitize_cnt[30] $ !CB1L321;

--CB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

CB1L521 = CARRY(CB1_digitize_cnt[30] & !CB1L321);


--CB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

CB1L621 = CB1_digitize_cnt[31] $ CB1L521;


--CB1L1 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

CB1L1 = !CB1_settle_cnt[0];

--CB1L2 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

CB1L2 = CARRY(CB1_settle_cnt[0]);


--CB1L3 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

CB1L3 = CB1_settle_cnt[1] $ CB1L2;

--CB1L4 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

CB1L4 = CARRY(!CB1L2 # !CB1_settle_cnt[1]);


--CB1L5 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

CB1L5 = CB1_settle_cnt[2] $ !CB1L4;

--CB1L6 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

CB1L6 = CARRY(CB1_settle_cnt[2] & !CB1L4);


--CB1L7 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

CB1L7 = CB1_settle_cnt[3] $ CB1L6;

--CB1L8 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

CB1L8 = CARRY(!CB1L6 # !CB1_settle_cnt[3]);


--CB1L9 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

CB1L9 = CB1_settle_cnt[4] $ !CB1L8;

--CB1L01 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

CB1L01 = CARRY(CB1_settle_cnt[4] & !CB1L8);


--CB1L11 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

CB1L11 = CB1_settle_cnt[5] $ CB1L01;

--CB1L21 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

CB1L21 = CARRY(!CB1L01 # !CB1_settle_cnt[5]);


--CB1L31 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

CB1L31 = CB1_settle_cnt[6] $ !CB1L21;

--CB1L41 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

CB1L41 = CARRY(CB1_settle_cnt[6] & !CB1L21);


--CB1L51 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

CB1L51 = CB1_settle_cnt[7] $ CB1L41;

--CB1L61 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

CB1L61 = CARRY(!CB1L41 # !CB1_settle_cnt[7]);


--CB1L71 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

CB1L71 = CB1_settle_cnt[8] $ !CB1L61;

--CB1L81 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

CB1L81 = CARRY(CB1_settle_cnt[8] & !CB1L61);


--CB1L91 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

CB1L91 = CB1_settle_cnt[9] $ CB1L81;

--CB1L02 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

CB1L02 = CARRY(!CB1L81 # !CB1_settle_cnt[9]);


--CB1L12 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

CB1L12 = CB1_settle_cnt[10] $ !CB1L02;

--CB1L22 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

CB1L22 = CARRY(CB1_settle_cnt[10] & !CB1L02);


--CB1L32 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

CB1L32 = CB1_settle_cnt[11] $ CB1L22;

--CB1L42 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

CB1L42 = CARRY(!CB1L22 # !CB1_settle_cnt[11]);


--CB1L52 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

CB1L52 = CB1_settle_cnt[12] $ !CB1L42;

--CB1L62 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

CB1L62 = CARRY(CB1_settle_cnt[12] & !CB1L42);


--CB1L72 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

CB1L72 = CB1_settle_cnt[13] $ CB1L62;

--CB1L82 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

CB1L82 = CARRY(!CB1L62 # !CB1_settle_cnt[13]);


--CB1L92 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

CB1L92 = CB1_settle_cnt[14] $ !CB1L82;

--CB1L03 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

CB1L03 = CARRY(CB1_settle_cnt[14] & !CB1L82);


--CB1L13 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

CB1L13 = CB1_settle_cnt[15] $ CB1L03;

--CB1L23 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

CB1L23 = CARRY(!CB1L03 # !CB1_settle_cnt[15]);


--CB1L33 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

CB1L33 = CB1_settle_cnt[16] $ !CB1L23;

--CB1L43 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

CB1L43 = CARRY(CB1_settle_cnt[16] & !CB1L23);


--CB1L53 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

CB1L53 = CB1_settle_cnt[17] $ CB1L43;

--CB1L63 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

CB1L63 = CARRY(!CB1L43 # !CB1_settle_cnt[17]);


--CB1L73 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

CB1L73 = CB1_settle_cnt[18] $ !CB1L63;

--CB1L83 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

CB1L83 = CARRY(CB1_settle_cnt[18] & !CB1L63);


--CB1L93 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

CB1L93 = CB1_settle_cnt[19] $ CB1L83;

--CB1L04 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

CB1L04 = CARRY(!CB1L83 # !CB1_settle_cnt[19]);


--CB1L14 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

CB1L14 = CB1_settle_cnt[20] $ !CB1L04;

--CB1L24 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

CB1L24 = CARRY(CB1_settle_cnt[20] & !CB1L04);


--CB1L34 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

CB1L34 = CB1_settle_cnt[21] $ CB1L24;

--CB1L44 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

CB1L44 = CARRY(!CB1L24 # !CB1_settle_cnt[21]);


--CB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

CB1L54 = CB1_settle_cnt[22] $ !CB1L44;

--CB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

CB1L64 = CARRY(CB1_settle_cnt[22] & !CB1L44);


--CB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

CB1L74 = CB1_settle_cnt[23] $ CB1L64;

--CB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

CB1L84 = CARRY(!CB1L64 # !CB1_settle_cnt[23]);


--CB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

CB1L94 = CB1_settle_cnt[24] $ !CB1L84;

--CB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

CB1L05 = CARRY(CB1_settle_cnt[24] & !CB1L84);


--CB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

CB1L15 = CB1_settle_cnt[25] $ CB1L05;

--CB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

CB1L25 = CARRY(!CB1L05 # !CB1_settle_cnt[25]);


--CB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

CB1L35 = CB1_settle_cnt[26] $ !CB1L25;

--CB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

CB1L45 = CARRY(CB1_settle_cnt[26] & !CB1L25);


--CB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

CB1L55 = CB1_settle_cnt[27] $ CB1L45;

--CB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

CB1L65 = CARRY(!CB1L45 # !CB1_settle_cnt[27]);


--CB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

CB1L75 = CB1_settle_cnt[28] $ !CB1L65;

--CB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

CB1L85 = CARRY(CB1_settle_cnt[28] & !CB1L65);


--CB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

CB1L95 = CB1_settle_cnt[29] $ CB1L85;

--CB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

CB1L06 = CARRY(!CB1L85 # !CB1_settle_cnt[29]);


--CB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

CB1L16 = CB1_settle_cnt[30] $ !CB1L06;

--CB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

CB1L26 = CARRY(CB1_settle_cnt[30] & !CB1L06);


--CB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

CB1L36 = CB1_settle_cnt[31] $ CB1L26;


--K1L46 is coinc:inst_coinc|add_98~0
--operation mode is arithmetic

K1L46 = !K1_wait_cnt[0];

--K1L56 is coinc:inst_coinc|add_98~0COUT
--operation mode is arithmetic

K1L56 = CARRY(K1_wait_cnt[0]);


--K1L66 is coinc:inst_coinc|add_98~1
--operation mode is arithmetic

K1L66 = K1_wait_cnt[1] $ K1L56;

--K1L76 is coinc:inst_coinc|add_98~1COUT
--operation mode is arithmetic

K1L76 = CARRY(!K1L56 # !K1_wait_cnt[1]);


--K1L86 is coinc:inst_coinc|add_98~2
--operation mode is arithmetic

K1L86 = K1_wait_cnt[2] $ !K1L76;

--K1L96 is coinc:inst_coinc|add_98~2COUT
--operation mode is arithmetic

K1L96 = CARRY(K1_wait_cnt[2] & !K1L76);


--K1L07 is coinc:inst_coinc|add_98~3
--operation mode is arithmetic

K1L07 = K1_wait_cnt[3] $ K1L96;

--K1L17 is coinc:inst_coinc|add_98~3COUT
--operation mode is arithmetic

K1L17 = CARRY(!K1L96 # !K1_wait_cnt[3]);


--K1L27 is coinc:inst_coinc|add_98~4
--operation mode is arithmetic

K1L27 = K1_wait_cnt[4] $ !K1L17;

--K1L37 is coinc:inst_coinc|add_98~4COUT
--operation mode is arithmetic

K1L37 = CARRY(K1_wait_cnt[4] & !K1L17);


--K1L47 is coinc:inst_coinc|add_98~5
--operation mode is arithmetic

K1L47 = K1_wait_cnt[5] $ K1L37;

--K1L57 is coinc:inst_coinc|add_98~5COUT
--operation mode is arithmetic

K1L57 = CARRY(!K1L37 # !K1_wait_cnt[5]);


--K1L67 is coinc:inst_coinc|add_98~6
--operation mode is arithmetic

K1L67 = K1_wait_cnt[6] $ !K1L57;

--K1L77 is coinc:inst_coinc|add_98~6COUT
--operation mode is arithmetic

K1L77 = CARRY(K1_wait_cnt[6] & !K1L57);


--K1L87 is coinc:inst_coinc|add_98~7
--operation mode is arithmetic

K1L87 = K1_wait_cnt[7] $ K1L77;

--K1L97 is coinc:inst_coinc|add_98~7COUT
--operation mode is arithmetic

K1L97 = CARRY(!K1L77 # !K1_wait_cnt[7]);


--K1L08 is coinc:inst_coinc|add_98~8
--operation mode is arithmetic

K1L08 = K1_wait_cnt[8] $ !K1L97;

--K1L18 is coinc:inst_coinc|add_98~8COUT
--operation mode is arithmetic

K1L18 = CARRY(K1_wait_cnt[8] & !K1L97);


--K1L28 is coinc:inst_coinc|add_98~9
--operation mode is arithmetic

K1L28 = K1_wait_cnt[9] $ K1L18;

--K1L38 is coinc:inst_coinc|add_98~9COUT
--operation mode is arithmetic

K1L38 = CARRY(!K1L18 # !K1_wait_cnt[9]);


--K1L48 is coinc:inst_coinc|add_98~10
--operation mode is arithmetic

K1L48 = K1_wait_cnt[10] $ !K1L38;

--K1L58 is coinc:inst_coinc|add_98~10COUT
--operation mode is arithmetic

K1L58 = CARRY(K1_wait_cnt[10] & !K1L38);


--K1L68 is coinc:inst_coinc|add_98~11
--operation mode is arithmetic

K1L68 = K1_wait_cnt[11] $ K1L58;

--K1L78 is coinc:inst_coinc|add_98~11COUT
--operation mode is arithmetic

K1L78 = CARRY(!K1L58 # !K1_wait_cnt[11]);


--K1L88 is coinc:inst_coinc|add_98~12
--operation mode is arithmetic

K1L88 = K1_wait_cnt[12] $ !K1L78;

--K1L98 is coinc:inst_coinc|add_98~12COUT
--operation mode is arithmetic

K1L98 = CARRY(K1_wait_cnt[12] & !K1L78);


--K1L09 is coinc:inst_coinc|add_98~13
--operation mode is arithmetic

K1L09 = K1_wait_cnt[13] $ K1L98;

--K1L19 is coinc:inst_coinc|add_98~13COUT
--operation mode is arithmetic

K1L19 = CARRY(!K1L98 # !K1_wait_cnt[13]);


--K1L29 is coinc:inst_coinc|add_98~14
--operation mode is arithmetic

K1L29 = K1_wait_cnt[14] $ !K1L19;

--K1L39 is coinc:inst_coinc|add_98~14COUT
--operation mode is arithmetic

K1L39 = CARRY(K1_wait_cnt[14] & !K1L19);


--K1L49 is coinc:inst_coinc|add_98~15
--operation mode is arithmetic

K1L49 = K1_wait_cnt[15] $ K1L39;

--K1L59 is coinc:inst_coinc|add_98~15COUT
--operation mode is arithmetic

K1L59 = CARRY(!K1L39 # !K1_wait_cnt[15]);


--K1L69 is coinc:inst_coinc|add_98~16
--operation mode is arithmetic

K1L69 = K1_wait_cnt[16] $ !K1L59;

--K1L79 is coinc:inst_coinc|add_98~16COUT
--operation mode is arithmetic

K1L79 = CARRY(K1_wait_cnt[16] & !K1L59);


--K1L89 is coinc:inst_coinc|add_98~17
--operation mode is arithmetic

K1L89 = K1_wait_cnt[17] $ K1L79;

--K1L99 is coinc:inst_coinc|add_98~17COUT
--operation mode is arithmetic

K1L99 = CARRY(!K1L79 # !K1_wait_cnt[17]);


--K1L001 is coinc:inst_coinc|add_98~18
--operation mode is arithmetic

K1L001 = K1_wait_cnt[18] $ !K1L99;

--K1L101 is coinc:inst_coinc|add_98~18COUT
--operation mode is arithmetic

K1L101 = CARRY(K1_wait_cnt[18] & !K1L99);


--K1L201 is coinc:inst_coinc|add_98~19
--operation mode is arithmetic

K1L201 = K1_wait_cnt[19] $ K1L101;

--K1L301 is coinc:inst_coinc|add_98~19COUT
--operation mode is arithmetic

K1L301 = CARRY(!K1L101 # !K1_wait_cnt[19]);


--K1L401 is coinc:inst_coinc|add_98~20
--operation mode is arithmetic

K1L401 = K1_wait_cnt[20] $ !K1L301;

--K1L501 is coinc:inst_coinc|add_98~20COUT
--operation mode is arithmetic

K1L501 = CARRY(K1_wait_cnt[20] & !K1L301);


--K1L601 is coinc:inst_coinc|add_98~21
--operation mode is arithmetic

K1L601 = K1_wait_cnt[21] $ K1L501;

--K1L701 is coinc:inst_coinc|add_98~21COUT
--operation mode is arithmetic

K1L701 = CARRY(!K1L501 # !K1_wait_cnt[21]);


--K1L801 is coinc:inst_coinc|add_98~22
--operation mode is arithmetic

K1L801 = K1_wait_cnt[22] $ !K1L701;

--K1L901 is coinc:inst_coinc|add_98~22COUT
--operation mode is arithmetic

K1L901 = CARRY(K1_wait_cnt[22] & !K1L701);


--K1L011 is coinc:inst_coinc|add_98~23
--operation mode is arithmetic

K1L011 = K1_wait_cnt[23] $ K1L901;

--K1L111 is coinc:inst_coinc|add_98~23COUT
--operation mode is arithmetic

K1L111 = CARRY(!K1L901 # !K1_wait_cnt[23]);


--K1L211 is coinc:inst_coinc|add_98~24
--operation mode is arithmetic

K1L211 = K1_wait_cnt[24] $ !K1L111;

--K1L311 is coinc:inst_coinc|add_98~24COUT
--operation mode is arithmetic

K1L311 = CARRY(K1_wait_cnt[24] & !K1L111);


--K1L411 is coinc:inst_coinc|add_98~25
--operation mode is arithmetic

K1L411 = K1_wait_cnt[25] $ K1L311;

--K1L511 is coinc:inst_coinc|add_98~25COUT
--operation mode is arithmetic

K1L511 = CARRY(!K1L311 # !K1_wait_cnt[25]);


--K1L611 is coinc:inst_coinc|add_98~26
--operation mode is arithmetic

K1L611 = K1_wait_cnt[26] $ !K1L511;

--K1L711 is coinc:inst_coinc|add_98~26COUT
--operation mode is arithmetic

K1L711 = CARRY(K1_wait_cnt[26] & !K1L511);


--K1L811 is coinc:inst_coinc|add_98~27
--operation mode is arithmetic

K1L811 = K1_wait_cnt[27] $ K1L711;

--K1L911 is coinc:inst_coinc|add_98~27COUT
--operation mode is arithmetic

K1L911 = CARRY(!K1L711 # !K1_wait_cnt[27]);


--K1L021 is coinc:inst_coinc|add_98~28
--operation mode is arithmetic

K1L021 = K1_wait_cnt[28] $ !K1L911;

--K1L121 is coinc:inst_coinc|add_98~28COUT
--operation mode is arithmetic

K1L121 = CARRY(K1_wait_cnt[28] & !K1L911);


--K1L221 is coinc:inst_coinc|add_98~29
--operation mode is arithmetic

K1L221 = K1_wait_cnt[29] $ K1L121;

--K1L321 is coinc:inst_coinc|add_98~29COUT
--operation mode is arithmetic

K1L321 = CARRY(!K1L121 # !K1_wait_cnt[29]);


--K1L421 is coinc:inst_coinc|add_98~30
--operation mode is arithmetic

K1L421 = K1_wait_cnt[30] $ !K1L321;

--K1L521 is coinc:inst_coinc|add_98~30COUT
--operation mode is arithmetic

K1L521 = CARRY(K1_wait_cnt[30] & !K1L321);


--K1L621 is coinc:inst_coinc|add_98~31
--operation mode is normal

K1L621 = K1_wait_cnt[31] $ K1L521;


--K1L1 is coinc:inst_coinc|add_24~0
--operation mode is arithmetic

K1L1 = !K1_cnt[0];

--K1L2 is coinc:inst_coinc|add_24~0COUT
--operation mode is arithmetic

K1L2 = CARRY(K1_cnt[0]);


--K1L3 is coinc:inst_coinc|add_24~1
--operation mode is arithmetic

K1L3 = K1_cnt[1] $ K1L2;

--K1L4 is coinc:inst_coinc|add_24~1COUT
--operation mode is arithmetic

K1L4 = CARRY(!K1L2 # !K1_cnt[1]);


--K1L5 is coinc:inst_coinc|add_24~2
--operation mode is arithmetic

K1L5 = K1_cnt[2] $ !K1L4;

--K1L6 is coinc:inst_coinc|add_24~2COUT
--operation mode is arithmetic

K1L6 = CARRY(K1_cnt[2] & !K1L4);


--K1L7 is coinc:inst_coinc|add_24~3
--operation mode is arithmetic

K1L7 = K1_cnt[3] $ K1L6;

--K1L8 is coinc:inst_coinc|add_24~3COUT
--operation mode is arithmetic

K1L8 = CARRY(!K1L6 # !K1_cnt[3]);


--K1L9 is coinc:inst_coinc|add_24~4
--operation mode is arithmetic

K1L9 = K1_cnt[4] $ !K1L8;

--K1L01 is coinc:inst_coinc|add_24~4COUT
--operation mode is arithmetic

K1L01 = CARRY(K1_cnt[4] & !K1L8);


--K1L11 is coinc:inst_coinc|add_24~5
--operation mode is arithmetic

K1L11 = K1_cnt[5] $ K1L01;

--K1L21 is coinc:inst_coinc|add_24~5COUT
--operation mode is arithmetic

K1L21 = CARRY(!K1L01 # !K1_cnt[5]);


--K1L31 is coinc:inst_coinc|add_24~6
--operation mode is arithmetic

K1L31 = K1_cnt[6] $ !K1L21;

--K1L41 is coinc:inst_coinc|add_24~6COUT
--operation mode is arithmetic

K1L41 = CARRY(K1_cnt[6] & !K1L21);


--K1L51 is coinc:inst_coinc|add_24~7
--operation mode is arithmetic

K1L51 = K1_cnt[7] $ K1L41;

--K1L61 is coinc:inst_coinc|add_24~7COUT
--operation mode is arithmetic

K1L61 = CARRY(!K1L41 # !K1_cnt[7]);


--K1L71 is coinc:inst_coinc|add_24~8
--operation mode is arithmetic

K1L71 = K1_cnt[8] $ !K1L61;

--K1L81 is coinc:inst_coinc|add_24~8COUT
--operation mode is arithmetic

K1L81 = CARRY(K1_cnt[8] & !K1L61);


--K1L91 is coinc:inst_coinc|add_24~9
--operation mode is arithmetic

K1L91 = K1_cnt[9] $ K1L81;

--K1L02 is coinc:inst_coinc|add_24~9COUT
--operation mode is arithmetic

K1L02 = CARRY(!K1L81 # !K1_cnt[9]);


--K1L12 is coinc:inst_coinc|add_24~10
--operation mode is arithmetic

K1L12 = K1_cnt[10] $ !K1L02;

--K1L22 is coinc:inst_coinc|add_24~10COUT
--operation mode is arithmetic

K1L22 = CARRY(K1_cnt[10] & !K1L02);


--K1L32 is coinc:inst_coinc|add_24~11
--operation mode is arithmetic

K1L32 = K1_cnt[11] $ K1L22;

--K1L42 is coinc:inst_coinc|add_24~11COUT
--operation mode is arithmetic

K1L42 = CARRY(!K1L22 # !K1_cnt[11]);


--K1L52 is coinc:inst_coinc|add_24~12
--operation mode is arithmetic

K1L52 = K1_cnt[12] $ !K1L42;

--K1L62 is coinc:inst_coinc|add_24~12COUT
--operation mode is arithmetic

K1L62 = CARRY(K1_cnt[12] & !K1L42);


--K1L72 is coinc:inst_coinc|add_24~13
--operation mode is arithmetic

K1L72 = K1_cnt[13] $ K1L62;

--K1L82 is coinc:inst_coinc|add_24~13COUT
--operation mode is arithmetic

K1L82 = CARRY(!K1L62 # !K1_cnt[13]);


--K1L92 is coinc:inst_coinc|add_24~14
--operation mode is arithmetic

K1L92 = K1_cnt[14] $ !K1L82;

--K1L03 is coinc:inst_coinc|add_24~14COUT
--operation mode is arithmetic

K1L03 = CARRY(K1_cnt[14] & !K1L82);


--K1L13 is coinc:inst_coinc|add_24~15
--operation mode is arithmetic

K1L13 = K1_cnt[15] $ K1L03;

--K1L23 is coinc:inst_coinc|add_24~15COUT
--operation mode is arithmetic

K1L23 = CARRY(!K1L03 # !K1_cnt[15]);


--K1L33 is coinc:inst_coinc|add_24~16
--operation mode is arithmetic

K1L33 = K1_cnt[16] $ !K1L23;

--K1L43 is coinc:inst_coinc|add_24~16COUT
--operation mode is arithmetic

K1L43 = CARRY(K1_cnt[16] & !K1L23);


--K1L53 is coinc:inst_coinc|add_24~17
--operation mode is arithmetic

K1L53 = K1_cnt[17] $ K1L43;

--K1L63 is coinc:inst_coinc|add_24~17COUT
--operation mode is arithmetic

K1L63 = CARRY(!K1L43 # !K1_cnt[17]);


--K1L73 is coinc:inst_coinc|add_24~18
--operation mode is arithmetic

K1L73 = K1_cnt[18] $ !K1L63;

--K1L83 is coinc:inst_coinc|add_24~18COUT
--operation mode is arithmetic

K1L83 = CARRY(K1_cnt[18] & !K1L63);


--K1L93 is coinc:inst_coinc|add_24~19
--operation mode is arithmetic

K1L93 = K1_cnt[19] $ K1L83;

--K1L04 is coinc:inst_coinc|add_24~19COUT
--operation mode is arithmetic

K1L04 = CARRY(!K1L83 # !K1_cnt[19]);


--K1L14 is coinc:inst_coinc|add_24~20
--operation mode is arithmetic

K1L14 = K1_cnt[20] $ !K1L04;

--K1L24 is coinc:inst_coinc|add_24~20COUT
--operation mode is arithmetic

K1L24 = CARRY(K1_cnt[20] & !K1L04);


--K1L34 is coinc:inst_coinc|add_24~21
--operation mode is arithmetic

K1L34 = K1_cnt[21] $ K1L24;

--K1L44 is coinc:inst_coinc|add_24~21COUT
--operation mode is arithmetic

K1L44 = CARRY(!K1L24 # !K1_cnt[21]);


--K1L54 is coinc:inst_coinc|add_24~22
--operation mode is arithmetic

K1L54 = K1_cnt[22] $ !K1L44;

--K1L64 is coinc:inst_coinc|add_24~22COUT
--operation mode is arithmetic

K1L64 = CARRY(K1_cnt[22] & !K1L44);


--K1L74 is coinc:inst_coinc|add_24~23
--operation mode is arithmetic

K1L74 = K1_cnt[23] $ K1L64;

--K1L84 is coinc:inst_coinc|add_24~23COUT
--operation mode is arithmetic

K1L84 = CARRY(!K1L64 # !K1_cnt[23]);


--K1L94 is coinc:inst_coinc|add_24~24
--operation mode is arithmetic

K1L94 = K1_cnt[24] $ !K1L84;

--K1L05 is coinc:inst_coinc|add_24~24COUT
--operation mode is arithmetic

K1L05 = CARRY(K1_cnt[24] & !K1L84);


--K1L15 is coinc:inst_coinc|add_24~25
--operation mode is arithmetic

K1L15 = K1_cnt[25] $ K1L05;

--K1L25 is coinc:inst_coinc|add_24~25COUT
--operation mode is arithmetic

K1L25 = CARRY(!K1L05 # !K1_cnt[25]);


--K1L35 is coinc:inst_coinc|add_24~26
--operation mode is arithmetic

K1L35 = K1_cnt[26] $ !K1L25;

--K1L45 is coinc:inst_coinc|add_24~26COUT
--operation mode is arithmetic

K1L45 = CARRY(K1_cnt[26] & !K1L25);


--K1L55 is coinc:inst_coinc|add_24~27
--operation mode is arithmetic

K1L55 = K1_cnt[27] $ K1L45;

--K1L65 is coinc:inst_coinc|add_24~27COUT
--operation mode is arithmetic

K1L65 = CARRY(!K1L45 # !K1_cnt[27]);


--K1L75 is coinc:inst_coinc|add_24~28
--operation mode is arithmetic

K1L75 = K1_cnt[28] $ !K1L65;

--K1L85 is coinc:inst_coinc|add_24~28COUT
--operation mode is arithmetic

K1L85 = CARRY(K1_cnt[28] & !K1L65);


--K1L95 is coinc:inst_coinc|add_24~29
--operation mode is arithmetic

K1L95 = K1_cnt[29] $ K1L85;

--K1L06 is coinc:inst_coinc|add_24~29COUT
--operation mode is arithmetic

K1L06 = CARRY(!K1L85 # !K1_cnt[29]);


--K1L16 is coinc:inst_coinc|add_24~30
--operation mode is arithmetic

K1L16 = K1_cnt[30] $ !K1L06;

--K1L26 is coinc:inst_coinc|add_24~30COUT
--operation mode is arithmetic

K1L26 = CARRY(K1_cnt[30] & !K1L06);


--K1L36 is coinc:inst_coinc|add_24~31
--operation mode is normal

K1L36 = K1_cnt[31] $ K1L26;


--X1_count[0] is rs486:inst_rs486|count[0]
--operation mode is counter

X1_count[0]_lut_out = !X1_count[0];
X1_count[0]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[0]_lut_out);
X1_count[0] = DFFE(X1_count[0]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L3 is rs486:inst_rs486|count[0]~COUT
--operation mode is counter

X1L3 = CARRY(X1_count[0]);


--X1_count[1] is rs486:inst_rs486|count[1]
--operation mode is counter

X1_count[1]_lut_out = X1_count[1] $ !X1L3;
X1_count[1]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[1]_lut_out);
X1_count[1] = DFFE(X1_count[1]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L5 is rs486:inst_rs486|count[1]~COUT
--operation mode is counter

X1L5 = CARRY(!X1_count[1] & !X1L3);


--X1_count[2] is rs486:inst_rs486|count[2]
--operation mode is counter

X1_count[2]_lut_out = X1_count[2] $ X1L5;
X1_count[2]_sload_eqn = (X1_reduce_nor_3 & X1L38) # (!X1_reduce_nor_3 & X1_count[2]_lut_out);
X1_count[2] = DFFE(X1_count[2]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L7 is rs486:inst_rs486|count[2]~COUT
--operation mode is counter

X1L7 = CARRY(!X1L5 # !X1_count[2]);


--X1_count[3] is rs486:inst_rs486|count[3]
--operation mode is counter

X1_count[3]_lut_out = X1_count[3] $ !X1L7;
X1_count[3]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[3]_lut_out);
X1_count[3] = DFFE(X1_count[3]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L9 is rs486:inst_rs486|count[3]~COUT
--operation mode is counter

X1L9 = CARRY(!X1_count[3] & !X1L7);


--X1_count[4] is rs486:inst_rs486|count[4]
--operation mode is counter

X1_count[4]_lut_out = X1_count[4] $ X1L9;
X1_count[4]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[4]_lut_out);
X1_count[4] = DFFE(X1_count[4]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L11 is rs486:inst_rs486|count[4]~COUT
--operation mode is counter

X1L11 = CARRY(X1_count[4] # !X1L9);


--X1_count[5] is rs486:inst_rs486|count[5]
--operation mode is counter

X1_count[5]_lut_out = X1_count[5] $ !X1L11;
X1_count[5]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[5]_lut_out);
X1_count[5] = DFFE(X1_count[5]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L31 is rs486:inst_rs486|count[5]~COUT
--operation mode is counter

X1L31 = CARRY(!X1_count[5] & !X1L11);


--X1_count[6] is rs486:inst_rs486|count[6]
--operation mode is counter

X1_count[6]_lut_out = X1_count[6] $ X1L31;
X1_count[6]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[6]_lut_out);
X1_count[6] = DFFE(X1_count[6]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L51 is rs486:inst_rs486|count[6]~COUT
--operation mode is counter

X1L51 = CARRY(X1_count[6] # !X1L31);


--X1_count[7] is rs486:inst_rs486|count[7]
--operation mode is counter

X1_count[7]_lut_out = X1_count[7] $ !X1L51;
X1_count[7]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[7]_lut_out);
X1_count[7] = DFFE(X1_count[7]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L71 is rs486:inst_rs486|count[7]~COUT
--operation mode is counter

X1L71 = CARRY(!X1_count[7] & !X1L51);


--X1_count[8] is rs486:inst_rs486|count[8]
--operation mode is counter

X1_count[8]_lut_out = X1_count[8] $ X1L71;
X1_count[8]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[8]_lut_out);
X1_count[8] = DFFE(X1_count[8]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L91 is rs486:inst_rs486|count[8]~COUT
--operation mode is counter

X1L91 = CARRY(X1_count[8] # !X1L71);


--X1_count[9] is rs486:inst_rs486|count[9]
--operation mode is counter

X1_count[9]_lut_out = X1_count[9] $ !X1L91;
X1_count[9]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[9]_lut_out);
X1_count[9] = DFFE(X1_count[9]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L12 is rs486:inst_rs486|count[9]~COUT
--operation mode is counter

X1L12 = CARRY(!X1_count[9] & !X1L91);


--X1_count[10] is rs486:inst_rs486|count[10]
--operation mode is counter

X1_count[10]_lut_out = X1_count[10] $ X1L12;
X1_count[10]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[10]_lut_out);
X1_count[10] = DFFE(X1_count[10]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L32 is rs486:inst_rs486|count[10]~COUT
--operation mode is counter

X1L32 = CARRY(X1_count[10] # !X1L12);


--X1_count[11] is rs486:inst_rs486|count[11]
--operation mode is counter

X1_count[11]_lut_out = X1_count[11] $ !X1L32;
X1_count[11]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[11]_lut_out);
X1_count[11] = DFFE(X1_count[11]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L52 is rs486:inst_rs486|count[11]~COUT
--operation mode is counter

X1L52 = CARRY(!X1_count[11] & !X1L32);


--X1_count[12] is rs486:inst_rs486|count[12]
--operation mode is counter

X1_count[12]_lut_out = X1_count[12] $ X1L52;
X1_count[12]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[12]_lut_out);
X1_count[12] = DFFE(X1_count[12]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L72 is rs486:inst_rs486|count[12]~COUT
--operation mode is counter

X1L72 = CARRY(X1_count[12] # !X1L52);


--X1_count[13] is rs486:inst_rs486|count[13]
--operation mode is counter

X1_count[13]_lut_out = X1_count[13] $ !X1L72;
X1_count[13]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[13]_lut_out);
X1_count[13] = DFFE(X1_count[13]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L92 is rs486:inst_rs486|count[13]~COUT
--operation mode is counter

X1L92 = CARRY(!X1_count[13] & !X1L72);


--X1_count[14] is rs486:inst_rs486|count[14]
--operation mode is counter

X1_count[14]_lut_out = X1_count[14] $ X1L92;
X1_count[14]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[14]_lut_out);
X1_count[14] = DFFE(X1_count[14]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L13 is rs486:inst_rs486|count[14]~COUT
--operation mode is counter

X1L13 = CARRY(X1_count[14] # !X1L92);


--X1_count[15] is rs486:inst_rs486|count[15]
--operation mode is counter

X1_count[15]_lut_out = X1_count[15] $ !X1L13;
X1_count[15]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[15]_lut_out);
X1_count[15] = DFFE(X1_count[15]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L33 is rs486:inst_rs486|count[15]~COUT
--operation mode is counter

X1L33 = CARRY(!X1_count[15] & !X1L13);


--X1_count[16] is rs486:inst_rs486|count[16]
--operation mode is counter

X1_count[16]_lut_out = X1_count[16] $ X1L33;
X1_count[16]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[16]_lut_out);
X1_count[16] = DFFE(X1_count[16]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L53 is rs486:inst_rs486|count[16]~COUT
--operation mode is counter

X1L53 = CARRY(X1_count[16] # !X1L33);


--X1_count[17] is rs486:inst_rs486|count[17]
--operation mode is counter

X1_count[17]_lut_out = X1_count[17] $ !X1L53;
X1_count[17]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[17]_lut_out);
X1_count[17] = DFFE(X1_count[17]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L73 is rs486:inst_rs486|count[17]~COUT
--operation mode is counter

X1L73 = CARRY(!X1_count[17] & !X1L53);


--X1_count[18] is rs486:inst_rs486|count[18]
--operation mode is counter

X1_count[18]_lut_out = X1_count[18] $ X1L73;
X1_count[18]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[18]_lut_out);
X1_count[18] = DFFE(X1_count[18]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L93 is rs486:inst_rs486|count[18]~COUT
--operation mode is counter

X1L93 = CARRY(X1_count[18] # !X1L73);


--X1_count[19] is rs486:inst_rs486|count[19]
--operation mode is counter

X1_count[19]_lut_out = X1_count[19] $ !X1L93;
X1_count[19]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[19]_lut_out);
X1_count[19] = DFFE(X1_count[19]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L14 is rs486:inst_rs486|count[19]~COUT
--operation mode is counter

X1L14 = CARRY(!X1_count[19] & !X1L93);


--X1_count[20] is rs486:inst_rs486|count[20]
--operation mode is counter

X1_count[20]_lut_out = X1_count[20] $ X1L14;
X1_count[20]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[20]_lut_out);
X1_count[20] = DFFE(X1_count[20]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L34 is rs486:inst_rs486|count[20]~COUT
--operation mode is counter

X1L34 = CARRY(X1_count[20] # !X1L14);


--X1_count[21] is rs486:inst_rs486|count[21]
--operation mode is counter

X1_count[21]_lut_out = X1_count[21] $ !X1L34;
X1_count[21]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[21]_lut_out);
X1_count[21] = DFFE(X1_count[21]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L54 is rs486:inst_rs486|count[21]~COUT
--operation mode is counter

X1L54 = CARRY(!X1_count[21] & !X1L34);


--X1_count[22] is rs486:inst_rs486|count[22]
--operation mode is counter

X1_count[22]_lut_out = X1_count[22] $ X1L54;
X1_count[22]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[22]_lut_out);
X1_count[22] = DFFE(X1_count[22]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L74 is rs486:inst_rs486|count[22]~COUT
--operation mode is counter

X1L74 = CARRY(X1_count[22] # !X1L54);


--X1_count[23] is rs486:inst_rs486|count[23]
--operation mode is counter

X1_count[23]_lut_out = X1_count[23] $ !X1L74;
X1_count[23]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[23]_lut_out);
X1_count[23] = DFFE(X1_count[23]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L94 is rs486:inst_rs486|count[23]~COUT
--operation mode is counter

X1L94 = CARRY(!X1_count[23] & !X1L74);


--X1_count[24] is rs486:inst_rs486|count[24]
--operation mode is counter

X1_count[24]_lut_out = X1_count[24] $ X1L94;
X1_count[24]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[24]_lut_out);
X1_count[24] = DFFE(X1_count[24]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L15 is rs486:inst_rs486|count[24]~COUT
--operation mode is counter

X1L15 = CARRY(X1_count[24] # !X1L94);


--X1_count[25] is rs486:inst_rs486|count[25]
--operation mode is counter

X1_count[25]_lut_out = X1_count[25] $ !X1L15;
X1_count[25]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[25]_lut_out);
X1_count[25] = DFFE(X1_count[25]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L35 is rs486:inst_rs486|count[25]~COUT
--operation mode is counter

X1L35 = CARRY(!X1_count[25] & !X1L15);


--X1_count[26] is rs486:inst_rs486|count[26]
--operation mode is counter

X1_count[26]_lut_out = X1_count[26] $ X1L35;
X1_count[26]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[26]_lut_out);
X1_count[26] = DFFE(X1_count[26]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L55 is rs486:inst_rs486|count[26]~COUT
--operation mode is counter

X1L55 = CARRY(X1_count[26] # !X1L35);


--X1_count[27] is rs486:inst_rs486|count[27]
--operation mode is counter

X1_count[27]_lut_out = X1_count[27] $ !X1L55;
X1_count[27]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[27]_lut_out);
X1_count[27] = DFFE(X1_count[27]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L75 is rs486:inst_rs486|count[27]~COUT
--operation mode is counter

X1L75 = CARRY(!X1_count[27] & !X1L55);


--X1_count[28] is rs486:inst_rs486|count[28]
--operation mode is counter

X1_count[28]_lut_out = X1_count[28] $ X1L75;
X1_count[28]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[28]_lut_out);
X1_count[28] = DFFE(X1_count[28]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L95 is rs486:inst_rs486|count[28]~COUT
--operation mode is counter

X1L95 = CARRY(X1_count[28] # !X1L75);


--X1_count[29] is rs486:inst_rs486|count[29]
--operation mode is counter

X1_count[29]_lut_out = X1_count[29] $ !X1L95;
X1_count[29]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[29]_lut_out);
X1_count[29] = DFFE(X1_count[29]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L16 is rs486:inst_rs486|count[29]~COUT
--operation mode is counter

X1L16 = CARRY(!X1_count[29] & !X1L95);


--X1_count[30] is rs486:inst_rs486|count[30]
--operation mode is counter

X1_count[30]_lut_out = X1_count[30] $ X1L16;
X1_count[30]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[30]_lut_out);
X1_count[30] = DFFE(X1_count[30]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);

--X1L36 is rs486:inst_rs486|count[30]~COUT
--operation mode is counter

X1L36 = CARRY(X1_count[30] # !X1L16);


--X1_count[31] is rs486:inst_rs486|count[31]
--operation mode is normal

X1_count[31]_lut_out = X1_count[31] $ !X1L36;
X1_count[31]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[31]_lut_out);
X1_count[31] = DFFE(X1_count[31]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_1_local[11]);


--E1L81 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~0
--operation mode is arithmetic

E1L81 = !E1_wait_cnt_l[0];

--E1L91 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~0COUT
--operation mode is arithmetic

E1L91 = CARRY(E1_wait_cnt_l[0]);


--E1L02 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~1
--operation mode is arithmetic

E1L02 = E1_wait_cnt_l[1] $ !E1L91;

--E1L12 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~1COUT
--operation mode is arithmetic

E1L12 = CARRY(!E1_wait_cnt_l[1] & !E1L91);


--E1L22 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~2
--operation mode is arithmetic

E1L22 = E1_wait_cnt_l[2] $ E1L12;

--E1L32 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~2COUT
--operation mode is arithmetic

E1L32 = CARRY(E1_wait_cnt_l[2] # !E1L12);


--E1L42 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~3
--operation mode is arithmetic

E1L42 = E1_wait_cnt_l[3] $ !E1L32;

--E1L52 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~3COUT
--operation mode is arithmetic

E1L52 = CARRY(!E1_wait_cnt_l[3] & !E1L32);


--E1L62 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~4
--operation mode is arithmetic

E1L62 = E1_wait_cnt_l[4] $ E1L52;

--E1L72 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~4COUT
--operation mode is arithmetic

E1L72 = CARRY(E1_wait_cnt_l[4] # !E1L52);


--E1L82 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~5
--operation mode is arithmetic

E1L82 = E1_wait_cnt_l[5] $ !E1L72;

--E1L92 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~5COUT
--operation mode is arithmetic

E1L92 = CARRY(!E1_wait_cnt_l[5] & !E1L72);


--E1L03 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~6
--operation mode is arithmetic

E1L03 = E1_wait_cnt_l[6] $ E1L92;

--E1L13 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~6COUT
--operation mode is arithmetic

E1L13 = CARRY(E1_wait_cnt_l[6] # !E1L92);


--E1L23 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~7
--operation mode is arithmetic

E1L23 = E1_wait_cnt_l[7] $ !E1L13;

--E1L33 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~7COUT
--operation mode is arithmetic

E1L33 = CARRY(!E1_wait_cnt_l[7] & !E1L13);


--E1L43 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~8
--operation mode is arithmetic

E1L43 = E1_wait_cnt_l[8] $ E1L33;

--E1L53 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~8COUT
--operation mode is arithmetic

E1L53 = CARRY(E1_wait_cnt_l[8] # !E1L33);


--E1L63 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~9
--operation mode is arithmetic

E1L63 = E1_wait_cnt_l[9] $ !E1L53;

--E1L73 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~9COUT
--operation mode is arithmetic

E1L73 = CARRY(!E1_wait_cnt_l[9] & !E1L53);


--E1L83 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~10
--operation mode is normal

E1L83 = E1_wait_cnt_l[10] $ E1L73;


--Q1_cnt100ms[0] is hit_counter:inst_hit_counter|cnt100ms[0]
--operation mode is counter

Q1_cnt100ms[0]_lut_out = !Q1_cnt100ms[0];
Q1_cnt100ms[0]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[0]_lut_out);
Q1_cnt100ms[0] = DFFE(Q1_cnt100ms[0]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L3 is hit_counter:inst_hit_counter|cnt100ms[0]~COUT
--operation mode is counter

Q1L3 = CARRY(Q1_cnt100ms[0]);


--Q1_cnt100ms[1] is hit_counter:inst_hit_counter|cnt100ms[1]
--operation mode is counter

Q1_cnt100ms[1]_lut_out = Q1_cnt100ms[1] $ !Q1L3;
Q1_cnt100ms[1]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[1]_lut_out);
Q1_cnt100ms[1] = DFFE(Q1_cnt100ms[1]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L5 is hit_counter:inst_hit_counter|cnt100ms[1]~COUT
--operation mode is counter

Q1L5 = CARRY(!Q1_cnt100ms[1] & !Q1L3);


--Q1_cnt100ms[2] is hit_counter:inst_hit_counter|cnt100ms[2]
--operation mode is counter

Q1_cnt100ms[2]_lut_out = Q1_cnt100ms[2] $ Q1L5;
Q1_cnt100ms[2]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[2]_lut_out);
Q1_cnt100ms[2] = DFFE(Q1_cnt100ms[2]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L7 is hit_counter:inst_hit_counter|cnt100ms[2]~COUT
--operation mode is counter

Q1L7 = CARRY(Q1_cnt100ms[2] # !Q1L5);


--Q1_cnt100ms[3] is hit_counter:inst_hit_counter|cnt100ms[3]
--operation mode is counter

Q1_cnt100ms[3]_lut_out = Q1_cnt100ms[3] $ !Q1L7;
Q1_cnt100ms[3]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[3]_lut_out);
Q1_cnt100ms[3] = DFFE(Q1_cnt100ms[3]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L9 is hit_counter:inst_hit_counter|cnt100ms[3]~COUT
--operation mode is counter

Q1L9 = CARRY(!Q1_cnt100ms[3] & !Q1L7);


--Q1_cnt100ms[4] is hit_counter:inst_hit_counter|cnt100ms[4]
--operation mode is counter

Q1_cnt100ms[4]_lut_out = Q1_cnt100ms[4] $ Q1L9;
Q1_cnt100ms[4]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[4]_lut_out);
Q1_cnt100ms[4] = DFFE(Q1_cnt100ms[4]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L11 is hit_counter:inst_hit_counter|cnt100ms[4]~COUT
--operation mode is counter

Q1L11 = CARRY(Q1_cnt100ms[4] # !Q1L9);


--Q1_cnt100ms[5] is hit_counter:inst_hit_counter|cnt100ms[5]
--operation mode is counter

Q1_cnt100ms[5]_lut_out = Q1_cnt100ms[5] $ !Q1L11;
Q1_cnt100ms[5]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[5]_lut_out);
Q1_cnt100ms[5] = DFFE(Q1_cnt100ms[5]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L31 is hit_counter:inst_hit_counter|cnt100ms[5]~COUT
--operation mode is counter

Q1L31 = CARRY(!Q1_cnt100ms[5] & !Q1L11);


--Q1_cnt100ms[6] is hit_counter:inst_hit_counter|cnt100ms[6]
--operation mode is counter

Q1_cnt100ms[6]_lut_out = Q1_cnt100ms[6] $ Q1L31;
Q1_cnt100ms[6]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[6]_lut_out);
Q1_cnt100ms[6] = DFFE(Q1_cnt100ms[6]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L51 is hit_counter:inst_hit_counter|cnt100ms[6]~COUT
--operation mode is counter

Q1L51 = CARRY(Q1_cnt100ms[6] # !Q1L31);


--Q1_cnt100ms[7] is hit_counter:inst_hit_counter|cnt100ms[7]
--operation mode is counter

Q1_cnt100ms[7]_lut_out = Q1_cnt100ms[7] $ !Q1L51;
Q1_cnt100ms[7]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[7]_lut_out);
Q1_cnt100ms[7] = DFFE(Q1_cnt100ms[7]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L71 is hit_counter:inst_hit_counter|cnt100ms[7]~COUT
--operation mode is counter

Q1L71 = CARRY(Q1_cnt100ms[7] & !Q1L51);


--Q1_cnt100ms[8] is hit_counter:inst_hit_counter|cnt100ms[8]
--operation mode is counter

Q1_cnt100ms[8]_lut_out = Q1_cnt100ms[8] $ Q1L71;
Q1_cnt100ms[8]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[8]_lut_out);
Q1_cnt100ms[8] = DFFE(Q1_cnt100ms[8]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L91 is hit_counter:inst_hit_counter|cnt100ms[8]~COUT
--operation mode is counter

Q1L91 = CARRY(Q1_cnt100ms[8] # !Q1L71);


--Q1_cnt100ms[9] is hit_counter:inst_hit_counter|cnt100ms[9]
--operation mode is counter

Q1_cnt100ms[9]_lut_out = Q1_cnt100ms[9] $ !Q1L91;
Q1_cnt100ms[9]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[9]_lut_out);
Q1_cnt100ms[9] = DFFE(Q1_cnt100ms[9]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L12 is hit_counter:inst_hit_counter|cnt100ms[9]~COUT
--operation mode is counter

Q1L12 = CARRY(!Q1_cnt100ms[9] & !Q1L91);


--Q1_cnt100ms[10] is hit_counter:inst_hit_counter|cnt100ms[10]
--operation mode is counter

Q1_cnt100ms[10]_lut_out = Q1_cnt100ms[10] $ Q1L12;
Q1_cnt100ms[10]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[10]_lut_out);
Q1_cnt100ms[10] = DFFE(Q1_cnt100ms[10]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L32 is hit_counter:inst_hit_counter|cnt100ms[10]~COUT
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cnt100ms[10]);


--Q1_cnt100ms[11] is hit_counter:inst_hit_counter|cnt100ms[11]
--operation mode is counter

Q1_cnt100ms[11]_lut_out = Q1_cnt100ms[11] $ !Q1L32;
Q1_cnt100ms[11]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[11]_lut_out);
Q1_cnt100ms[11] = DFFE(Q1_cnt100ms[11]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L52 is hit_counter:inst_hit_counter|cnt100ms[11]~COUT
--operation mode is counter

Q1L52 = CARRY(!Q1_cnt100ms[11] & !Q1L32);


--Q1_cnt100ms[12] is hit_counter:inst_hit_counter|cnt100ms[12]
--operation mode is counter

Q1_cnt100ms[12]_lut_out = Q1_cnt100ms[12] $ Q1L52;
Q1_cnt100ms[12]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[12]_lut_out);
Q1_cnt100ms[12] = DFFE(Q1_cnt100ms[12]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L72 is hit_counter:inst_hit_counter|cnt100ms[12]~COUT
--operation mode is counter

Q1L72 = CARRY(Q1_cnt100ms[12] # !Q1L52);


--Q1_cnt100ms[13] is hit_counter:inst_hit_counter|cnt100ms[13]
--operation mode is counter

Q1_cnt100ms[13]_lut_out = Q1_cnt100ms[13] $ !Q1L72;
Q1_cnt100ms[13]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[13]_lut_out);
Q1_cnt100ms[13] = DFFE(Q1_cnt100ms[13]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L92 is hit_counter:inst_hit_counter|cnt100ms[13]~COUT
--operation mode is counter

Q1L92 = CARRY(!Q1_cnt100ms[13] & !Q1L72);


--Q1_cnt100ms[14] is hit_counter:inst_hit_counter|cnt100ms[14]
--operation mode is counter

Q1_cnt100ms[14]_lut_out = Q1_cnt100ms[14] $ Q1L92;
Q1_cnt100ms[14]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[14]_lut_out);
Q1_cnt100ms[14] = DFFE(Q1_cnt100ms[14]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L13 is hit_counter:inst_hit_counter|cnt100ms[14]~COUT
--operation mode is counter

Q1L13 = CARRY(Q1_cnt100ms[14] # !Q1L92);


--Q1_cnt100ms[15] is hit_counter:inst_hit_counter|cnt100ms[15]
--operation mode is counter

Q1_cnt100ms[15]_lut_out = Q1_cnt100ms[15] $ !Q1L13;
Q1_cnt100ms[15]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[15]_lut_out);
Q1_cnt100ms[15] = DFFE(Q1_cnt100ms[15]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L33 is hit_counter:inst_hit_counter|cnt100ms[15]~COUT
--operation mode is counter

Q1L33 = CARRY(Q1_cnt100ms[15] & !Q1L13);


--Q1_cnt100ms[16] is hit_counter:inst_hit_counter|cnt100ms[16]
--operation mode is counter

Q1_cnt100ms[16]_lut_out = Q1_cnt100ms[16] $ Q1L33;
Q1_cnt100ms[16]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[16]_lut_out);
Q1_cnt100ms[16] = DFFE(Q1_cnt100ms[16]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L53 is hit_counter:inst_hit_counter|cnt100ms[16]~COUT
--operation mode is counter

Q1L53 = CARRY(Q1_cnt100ms[16] # !Q1L33);


--Q1_cnt100ms[17] is hit_counter:inst_hit_counter|cnt100ms[17]
--operation mode is counter

Q1_cnt100ms[17]_lut_out = Q1_cnt100ms[17] $ !Q1L53;
Q1_cnt100ms[17]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[17]_lut_out);
Q1_cnt100ms[17] = DFFE(Q1_cnt100ms[17]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L73 is hit_counter:inst_hit_counter|cnt100ms[17]~COUT
--operation mode is counter

Q1L73 = CARRY(Q1_cnt100ms[17] & !Q1L53);


--Q1_cnt100ms[18] is hit_counter:inst_hit_counter|cnt100ms[18]
--operation mode is counter

Q1_cnt100ms[18]_lut_out = Q1_cnt100ms[18] $ Q1L73;
Q1_cnt100ms[18]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[18]_lut_out);
Q1_cnt100ms[18] = DFFE(Q1_cnt100ms[18]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L93 is hit_counter:inst_hit_counter|cnt100ms[18]~COUT
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cnt100ms[18]);


--Q1_cnt100ms[19] is hit_counter:inst_hit_counter|cnt100ms[19]
--operation mode is counter

Q1_cnt100ms[19]_lut_out = Q1_cnt100ms[19] $ !Q1L93;
Q1_cnt100ms[19]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[19]_lut_out);
Q1_cnt100ms[19] = DFFE(Q1_cnt100ms[19]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L14 is hit_counter:inst_hit_counter|cnt100ms[19]~COUT
--operation mode is counter

Q1L14 = CARRY(Q1_cnt100ms[19] & !Q1L93);


--Q1_cnt100ms[20] is hit_counter:inst_hit_counter|cnt100ms[20]
--operation mode is counter

Q1_cnt100ms[20]_lut_out = Q1_cnt100ms[20] $ Q1L14;
Q1_cnt100ms[20]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[20]_lut_out);
Q1_cnt100ms[20] = DFFE(Q1_cnt100ms[20]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L34 is hit_counter:inst_hit_counter|cnt100ms[20]~COUT
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cnt100ms[20]);


--Q1_cnt100ms[21] is hit_counter:inst_hit_counter|cnt100ms[21]
--operation mode is counter

Q1_cnt100ms[21]_lut_out = Q1_cnt100ms[21] $ !Q1L34;
Q1_cnt100ms[21]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[21]_lut_out);
Q1_cnt100ms[21] = DFFE(Q1_cnt100ms[21]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L54 is hit_counter:inst_hit_counter|cnt100ms[21]~COUT
--operation mode is counter

Q1L54 = CARRY(!Q1_cnt100ms[21] & !Q1L34);


--Q1_cnt100ms[22] is hit_counter:inst_hit_counter|cnt100ms[22]
--operation mode is counter

Q1_cnt100ms[22]_lut_out = Q1_cnt100ms[22] $ Q1L54;
Q1_cnt100ms[22]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[22]_lut_out);
Q1_cnt100ms[22] = DFFE(Q1_cnt100ms[22]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L74 is hit_counter:inst_hit_counter|cnt100ms[22]~COUT
--operation mode is counter

Q1L74 = CARRY(Q1_cnt100ms[22] # !Q1L54);


--Q1_cnt100ms[23] is hit_counter:inst_hit_counter|cnt100ms[23]
--operation mode is counter

Q1_cnt100ms[23]_lut_out = Q1_cnt100ms[23] $ !Q1L74;
Q1_cnt100ms[23]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[23]_lut_out);
Q1_cnt100ms[23] = DFFE(Q1_cnt100ms[23]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L94 is hit_counter:inst_hit_counter|cnt100ms[23]~COUT
--operation mode is counter

Q1L94 = CARRY(!Q1_cnt100ms[23] & !Q1L74);


--Q1_cnt100ms[24] is hit_counter:inst_hit_counter|cnt100ms[24]
--operation mode is counter

Q1_cnt100ms[24]_lut_out = Q1_cnt100ms[24] $ Q1L94;
Q1_cnt100ms[24]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[24]_lut_out);
Q1_cnt100ms[24] = DFFE(Q1_cnt100ms[24]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L15 is hit_counter:inst_hit_counter|cnt100ms[24]~COUT
--operation mode is counter

Q1L15 = CARRY(Q1_cnt100ms[24] # !Q1L94);


--Q1_cnt100ms[25] is hit_counter:inst_hit_counter|cnt100ms[25]
--operation mode is counter

Q1_cnt100ms[25]_lut_out = Q1_cnt100ms[25] $ !Q1L15;
Q1_cnt100ms[25]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[25]_lut_out);
Q1_cnt100ms[25] = DFFE(Q1_cnt100ms[25]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L35 is hit_counter:inst_hit_counter|cnt100ms[25]~COUT
--operation mode is counter

Q1L35 = CARRY(!Q1_cnt100ms[25] & !Q1L15);


--Q1_cnt100ms[26] is hit_counter:inst_hit_counter|cnt100ms[26]
--operation mode is counter

Q1_cnt100ms[26]_lut_out = Q1_cnt100ms[26] $ Q1L35;
Q1_cnt100ms[26]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[26]_lut_out);
Q1_cnt100ms[26] = DFFE(Q1_cnt100ms[26]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L55 is hit_counter:inst_hit_counter|cnt100ms[26]~COUT
--operation mode is counter

Q1L55 = CARRY(Q1_cnt100ms[26] # !Q1L35);


--Q1_cnt100ms[27] is hit_counter:inst_hit_counter|cnt100ms[27]
--operation mode is counter

Q1_cnt100ms[27]_lut_out = Q1_cnt100ms[27] $ !Q1L55;
Q1_cnt100ms[27]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[27]_lut_out);
Q1_cnt100ms[27] = DFFE(Q1_cnt100ms[27]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L75 is hit_counter:inst_hit_counter|cnt100ms[27]~COUT
--operation mode is counter

Q1L75 = CARRY(!Q1_cnt100ms[27] & !Q1L55);


--Q1_cnt100ms[28] is hit_counter:inst_hit_counter|cnt100ms[28]
--operation mode is counter

Q1_cnt100ms[28]_lut_out = Q1_cnt100ms[28] $ Q1L75;
Q1_cnt100ms[28]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[28]_lut_out);
Q1_cnt100ms[28] = DFFE(Q1_cnt100ms[28]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L95 is hit_counter:inst_hit_counter|cnt100ms[28]~COUT
--operation mode is counter

Q1L95 = CARRY(Q1_cnt100ms[28] # !Q1L75);


--Q1_cnt100ms[29] is hit_counter:inst_hit_counter|cnt100ms[29]
--operation mode is counter

Q1_cnt100ms[29]_lut_out = Q1_cnt100ms[29] $ !Q1L95;
Q1_cnt100ms[29]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[29]_lut_out);
Q1_cnt100ms[29] = DFFE(Q1_cnt100ms[29]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L16 is hit_counter:inst_hit_counter|cnt100ms[29]~COUT
--operation mode is counter

Q1L16 = CARRY(!Q1_cnt100ms[29] & !Q1L95);


--Q1_cnt100ms[30] is hit_counter:inst_hit_counter|cnt100ms[30]
--operation mode is counter

Q1_cnt100ms[30]_lut_out = Q1_cnt100ms[30] $ Q1L16;
Q1_cnt100ms[30]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[30]_lut_out);
Q1_cnt100ms[30] = DFFE(Q1_cnt100ms[30]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--Q1L36 is hit_counter:inst_hit_counter|cnt100ms[30]~COUT
--operation mode is counter

Q1L36 = CARRY(Q1_cnt100ms[30] # !Q1L16);


--Q1_cnt100ms[31] is hit_counter:inst_hit_counter|cnt100ms[31]
--operation mode is normal

Q1_cnt100ms[31]_lut_out = Q1_cnt100ms[31] $ !Q1L36;
Q1_cnt100ms[31]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[31]_lut_out);
Q1_cnt100ms[31] = DFFE(Q1_cnt100ms[31]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );


--R1_cnt100ms[0] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]
--operation mode is counter

R1_cnt100ms[0]_lut_out = !R1_cnt100ms[0];
R1_cnt100ms[0]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[0]_lut_out);
R1_cnt100ms[0] = DFFE(R1_cnt100ms[0]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L3 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]~COUT
--operation mode is counter

R1L3 = CARRY(R1_cnt100ms[0]);


--R1_cnt100ms[1] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]
--operation mode is counter

R1_cnt100ms[1]_lut_out = R1_cnt100ms[1] $ !R1L3;
R1_cnt100ms[1]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[1]_lut_out);
R1_cnt100ms[1] = DFFE(R1_cnt100ms[1]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L5 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]~COUT
--operation mode is counter

R1L5 = CARRY(!R1_cnt100ms[1] & !R1L3);


--R1_cnt100ms[2] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]
--operation mode is counter

R1_cnt100ms[2]_lut_out = R1_cnt100ms[2] $ R1L5;
R1_cnt100ms[2]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[2]_lut_out);
R1_cnt100ms[2] = DFFE(R1_cnt100ms[2]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L7 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]~COUT
--operation mode is counter

R1L7 = CARRY(R1_cnt100ms[2] # !R1L5);


--R1_cnt100ms[3] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]
--operation mode is counter

R1_cnt100ms[3]_lut_out = R1_cnt100ms[3] $ !R1L7;
R1_cnt100ms[3]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[3]_lut_out);
R1_cnt100ms[3] = DFFE(R1_cnt100ms[3]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L9 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]~COUT
--operation mode is counter

R1L9 = CARRY(!R1_cnt100ms[3] & !R1L7);


--R1_cnt100ms[4] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]
--operation mode is counter

R1_cnt100ms[4]_lut_out = R1_cnt100ms[4] $ R1L9;
R1_cnt100ms[4]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[4]_lut_out);
R1_cnt100ms[4] = DFFE(R1_cnt100ms[4]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L11 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]~COUT
--operation mode is counter

R1L11 = CARRY(R1_cnt100ms[4] # !R1L9);


--R1_cnt100ms[5] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]
--operation mode is counter

R1_cnt100ms[5]_lut_out = R1_cnt100ms[5] $ !R1L11;
R1_cnt100ms[5]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[5]_lut_out);
R1_cnt100ms[5] = DFFE(R1_cnt100ms[5]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L31 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]~COUT
--operation mode is counter

R1L31 = CARRY(!R1_cnt100ms[5] & !R1L11);


--R1_cnt100ms[6] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]
--operation mode is counter

R1_cnt100ms[6]_lut_out = R1_cnt100ms[6] $ R1L31;
R1_cnt100ms[6]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[6]_lut_out);
R1_cnt100ms[6] = DFFE(R1_cnt100ms[6]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L51 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]~COUT
--operation mode is counter

R1L51 = CARRY(R1_cnt100ms[6] # !R1L31);


--R1_cnt100ms[7] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]
--operation mode is counter

R1_cnt100ms[7]_lut_out = R1_cnt100ms[7] $ !R1L51;
R1_cnt100ms[7]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[7]_lut_out);
R1_cnt100ms[7] = DFFE(R1_cnt100ms[7]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L71 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]~COUT
--operation mode is counter

R1L71 = CARRY(R1_cnt100ms[7] & !R1L51);


--R1_cnt100ms[8] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]
--operation mode is counter

R1_cnt100ms[8]_lut_out = R1_cnt100ms[8] $ R1L71;
R1_cnt100ms[8]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[8]_lut_out);
R1_cnt100ms[8] = DFFE(R1_cnt100ms[8]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L91 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]~COUT
--operation mode is counter

R1L91 = CARRY(R1_cnt100ms[8] # !R1L71);


--R1_cnt100ms[9] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]
--operation mode is counter

R1_cnt100ms[9]_lut_out = R1_cnt100ms[9] $ !R1L91;
R1_cnt100ms[9]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[9]_lut_out);
R1_cnt100ms[9] = DFFE(R1_cnt100ms[9]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L12 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]~COUT
--operation mode is counter

R1L12 = CARRY(!R1_cnt100ms[9] & !R1L91);


--R1_cnt100ms[10] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]
--operation mode is counter

R1_cnt100ms[10]_lut_out = R1_cnt100ms[10] $ R1L12;
R1_cnt100ms[10]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[10]_lut_out);
R1_cnt100ms[10] = DFFE(R1_cnt100ms[10]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L32 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]~COUT
--operation mode is counter

R1L32 = CARRY(!R1L12 # !R1_cnt100ms[10]);


--R1_cnt100ms[11] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]
--operation mode is counter

R1_cnt100ms[11]_lut_out = R1_cnt100ms[11] $ !R1L32;
R1_cnt100ms[11]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[11]_lut_out);
R1_cnt100ms[11] = DFFE(R1_cnt100ms[11]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L52 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]~COUT
--operation mode is counter

R1L52 = CARRY(!R1_cnt100ms[11] & !R1L32);


--R1_cnt100ms[12] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]
--operation mode is counter

R1_cnt100ms[12]_lut_out = R1_cnt100ms[12] $ R1L52;
R1_cnt100ms[12]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[12]_lut_out);
R1_cnt100ms[12] = DFFE(R1_cnt100ms[12]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L72 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]~COUT
--operation mode is counter

R1L72 = CARRY(R1_cnt100ms[12] # !R1L52);


--R1_cnt100ms[13] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]
--operation mode is counter

R1_cnt100ms[13]_lut_out = R1_cnt100ms[13] $ !R1L72;
R1_cnt100ms[13]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[13]_lut_out);
R1_cnt100ms[13] = DFFE(R1_cnt100ms[13]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L92 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]~COUT
--operation mode is counter

R1L92 = CARRY(!R1_cnt100ms[13] & !R1L72);


--R1_cnt100ms[14] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]
--operation mode is counter

R1_cnt100ms[14]_lut_out = R1_cnt100ms[14] $ R1L92;
R1_cnt100ms[14]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[14]_lut_out);
R1_cnt100ms[14] = DFFE(R1_cnt100ms[14]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L13 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]~COUT
--operation mode is counter

R1L13 = CARRY(R1_cnt100ms[14] # !R1L92);


--R1_cnt100ms[15] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]
--operation mode is counter

R1_cnt100ms[15]_lut_out = R1_cnt100ms[15] $ !R1L13;
R1_cnt100ms[15]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[15]_lut_out);
R1_cnt100ms[15] = DFFE(R1_cnt100ms[15]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L33 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]~COUT
--operation mode is counter

R1L33 = CARRY(R1_cnt100ms[15] & !R1L13);


--R1_cnt100ms[16] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]
--operation mode is counter

R1_cnt100ms[16]_lut_out = R1_cnt100ms[16] $ R1L33;
R1_cnt100ms[16]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[16]_lut_out);
R1_cnt100ms[16] = DFFE(R1_cnt100ms[16]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L53 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]~COUT
--operation mode is counter

R1L53 = CARRY(R1_cnt100ms[16] # !R1L33);


--R1_cnt100ms[17] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]
--operation mode is counter

R1_cnt100ms[17]_lut_out = R1_cnt100ms[17] $ !R1L53;
R1_cnt100ms[17]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[17]_lut_out);
R1_cnt100ms[17] = DFFE(R1_cnt100ms[17]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L73 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]~COUT
--operation mode is counter

R1L73 = CARRY(R1_cnt100ms[17] & !R1L53);


--R1_cnt100ms[18] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]
--operation mode is counter

R1_cnt100ms[18]_lut_out = R1_cnt100ms[18] $ R1L73;
R1_cnt100ms[18]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[18]_lut_out);
R1_cnt100ms[18] = DFFE(R1_cnt100ms[18]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L93 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]~COUT
--operation mode is counter

R1L93 = CARRY(!R1L73 # !R1_cnt100ms[18]);


--R1_cnt100ms[19] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]
--operation mode is counter

R1_cnt100ms[19]_lut_out = R1_cnt100ms[19] $ !R1L93;
R1_cnt100ms[19]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[19]_lut_out);
R1_cnt100ms[19] = DFFE(R1_cnt100ms[19]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L14 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]~COUT
--operation mode is counter

R1L14 = CARRY(R1_cnt100ms[19] & !R1L93);


--R1_cnt100ms[20] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]
--operation mode is counter

R1_cnt100ms[20]_lut_out = R1_cnt100ms[20] $ R1L14;
R1_cnt100ms[20]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[20]_lut_out);
R1_cnt100ms[20] = DFFE(R1_cnt100ms[20]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L34 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]~COUT
--operation mode is counter

R1L34 = CARRY(!R1L14 # !R1_cnt100ms[20]);


--R1_cnt100ms[21] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]
--operation mode is counter

R1_cnt100ms[21]_lut_out = R1_cnt100ms[21] $ !R1L34;
R1_cnt100ms[21]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[21]_lut_out);
R1_cnt100ms[21] = DFFE(R1_cnt100ms[21]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L54 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]~COUT
--operation mode is counter

R1L54 = CARRY(!R1_cnt100ms[21] & !R1L34);


--R1_cnt100ms[22] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]
--operation mode is counter

R1_cnt100ms[22]_lut_out = R1_cnt100ms[22] $ R1L54;
R1_cnt100ms[22]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[22]_lut_out);
R1_cnt100ms[22] = DFFE(R1_cnt100ms[22]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L74 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]~COUT
--operation mode is counter

R1L74 = CARRY(R1_cnt100ms[22] # !R1L54);


--R1_cnt100ms[23] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]
--operation mode is counter

R1_cnt100ms[23]_lut_out = R1_cnt100ms[23] $ !R1L74;
R1_cnt100ms[23]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[23]_lut_out);
R1_cnt100ms[23] = DFFE(R1_cnt100ms[23]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L94 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]~COUT
--operation mode is counter

R1L94 = CARRY(!R1_cnt100ms[23] & !R1L74);


--R1_cnt100ms[24] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]
--operation mode is counter

R1_cnt100ms[24]_lut_out = R1_cnt100ms[24] $ R1L94;
R1_cnt100ms[24]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[24]_lut_out);
R1_cnt100ms[24] = DFFE(R1_cnt100ms[24]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L15 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]~COUT
--operation mode is counter

R1L15 = CARRY(R1_cnt100ms[24] # !R1L94);


--R1_cnt100ms[25] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]
--operation mode is counter

R1_cnt100ms[25]_lut_out = R1_cnt100ms[25] $ !R1L15;
R1_cnt100ms[25]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[25]_lut_out);
R1_cnt100ms[25] = DFFE(R1_cnt100ms[25]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L35 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]~COUT
--operation mode is counter

R1L35 = CARRY(!R1_cnt100ms[25] & !R1L15);


--R1_cnt100ms[26] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]
--operation mode is counter

R1_cnt100ms[26]_lut_out = R1_cnt100ms[26] $ R1L35;
R1_cnt100ms[26]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[26]_lut_out);
R1_cnt100ms[26] = DFFE(R1_cnt100ms[26]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L55 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]~COUT
--operation mode is counter

R1L55 = CARRY(R1_cnt100ms[26] # !R1L35);


--R1_cnt100ms[27] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]
--operation mode is counter

R1_cnt100ms[27]_lut_out = R1_cnt100ms[27] $ !R1L55;
R1_cnt100ms[27]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[27]_lut_out);
R1_cnt100ms[27] = DFFE(R1_cnt100ms[27]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L75 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]~COUT
--operation mode is counter

R1L75 = CARRY(!R1_cnt100ms[27] & !R1L55);


--R1_cnt100ms[28] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]
--operation mode is counter

R1_cnt100ms[28]_lut_out = R1_cnt100ms[28] $ R1L75;
R1_cnt100ms[28]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[28]_lut_out);
R1_cnt100ms[28] = DFFE(R1_cnt100ms[28]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L95 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]~COUT
--operation mode is counter

R1L95 = CARRY(R1_cnt100ms[28] # !R1L75);


--R1_cnt100ms[29] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]
--operation mode is counter

R1_cnt100ms[29]_lut_out = R1_cnt100ms[29] $ !R1L95;
R1_cnt100ms[29]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[29]_lut_out);
R1_cnt100ms[29] = DFFE(R1_cnt100ms[29]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L16 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]~COUT
--operation mode is counter

R1L16 = CARRY(!R1_cnt100ms[29] & !R1L95);


--R1_cnt100ms[30] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]
--operation mode is counter

R1_cnt100ms[30]_lut_out = R1_cnt100ms[30] $ R1L16;
R1_cnt100ms[30]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[30]_lut_out);
R1_cnt100ms[30] = DFFE(R1_cnt100ms[30]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );

--R1L36 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]~COUT
--operation mode is counter

R1L36 = CARRY(R1_cnt100ms[30] # !R1L16);


--R1_cnt100ms[31] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[31]
--operation mode is normal

R1_cnt100ms[31]_lut_out = R1_cnt100ms[31] $ !R1L36;
R1_cnt100ms[31]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[31]_lut_out);
R1_cnt100ms[31] = DFFE(R1_cnt100ms[31]_sload_eqn, GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L1 is master_data_source:inst_master_data_source|add_14~0
--operation mode is arithmetic

S1L1 = !S1_data[0];

--S1L2 is master_data_source:inst_master_data_source|add_14~0COUT
--operation mode is arithmetic

S1L2 = CARRY(S1_data[0]);


--S1L3 is master_data_source:inst_master_data_source|add_14~1
--operation mode is arithmetic

S1L3 = S1_data[1] $ S1L2;

--S1L4 is master_data_source:inst_master_data_source|add_14~1COUT
--operation mode is arithmetic

S1L4 = CARRY(!S1L2 # !S1_data[1]);


--S1L5 is master_data_source:inst_master_data_source|add_14~2
--operation mode is arithmetic

S1L5 = S1_data[2] $ !S1L4;

--S1L6 is master_data_source:inst_master_data_source|add_14~2COUT
--operation mode is arithmetic

S1L6 = CARRY(S1_data[2] & !S1L4);


--S1L7 is master_data_source:inst_master_data_source|add_14~3
--operation mode is arithmetic

S1L7 = S1_data[3] $ S1L6;

--S1L8 is master_data_source:inst_master_data_source|add_14~3COUT
--operation mode is arithmetic

S1L8 = CARRY(!S1L6 # !S1_data[3]);


--S1L9 is master_data_source:inst_master_data_source|add_14~4
--operation mode is arithmetic

S1L9 = S1_data[4] $ !S1L8;

--S1L01 is master_data_source:inst_master_data_source|add_14~4COUT
--operation mode is arithmetic

S1L01 = CARRY(S1_data[4] & !S1L8);


--S1L11 is master_data_source:inst_master_data_source|add_14~5
--operation mode is arithmetic

S1L11 = S1_data[5] $ S1L01;

--S1L21 is master_data_source:inst_master_data_source|add_14~5COUT
--operation mode is arithmetic

S1L21 = CARRY(!S1L01 # !S1_data[5]);


--S1L31 is master_data_source:inst_master_data_source|add_14~6
--operation mode is arithmetic

S1L31 = S1_data[6] $ !S1L21;

--S1L41 is master_data_source:inst_master_data_source|add_14~6COUT
--operation mode is arithmetic

S1L41 = CARRY(S1_data[6] & !S1L21);


--S1L51 is master_data_source:inst_master_data_source|add_14~7
--operation mode is arithmetic

S1L51 = S1_data[7] $ S1L41;

--S1L61 is master_data_source:inst_master_data_source|add_14~7COUT
--operation mode is arithmetic

S1L61 = CARRY(!S1L41 # !S1_data[7]);


--S1L71 is master_data_source:inst_master_data_source|add_14~8
--operation mode is arithmetic

S1L71 = S1_data[8] $ !S1L61;

--S1L81 is master_data_source:inst_master_data_source|add_14~8COUT
--operation mode is arithmetic

S1L81 = CARRY(S1_data[8] & !S1L61);


--S1L91 is master_data_source:inst_master_data_source|add_14~9
--operation mode is arithmetic

S1L91 = S1_data[9] $ S1L81;

--S1L02 is master_data_source:inst_master_data_source|add_14~9COUT
--operation mode is arithmetic

S1L02 = CARRY(!S1L81 # !S1_data[9]);


--S1L12 is master_data_source:inst_master_data_source|add_14~10
--operation mode is arithmetic

S1L12 = S1_data[10] $ !S1L02;

--S1L22 is master_data_source:inst_master_data_source|add_14~10COUT
--operation mode is arithmetic

S1L22 = CARRY(S1_data[10] & !S1L02);


--S1L32 is master_data_source:inst_master_data_source|add_14~11
--operation mode is arithmetic

S1L32 = S1_data[11] $ S1L22;

--S1L42 is master_data_source:inst_master_data_source|add_14~11COUT
--operation mode is arithmetic

S1L42 = CARRY(!S1L22 # !S1_data[11]);


--S1L52 is master_data_source:inst_master_data_source|add_14~12
--operation mode is arithmetic

S1L52 = S1_data[12] $ !S1L42;

--S1L62 is master_data_source:inst_master_data_source|add_14~12COUT
--operation mode is arithmetic

S1L62 = CARRY(S1_data[12] & !S1L42);


--S1L72 is master_data_source:inst_master_data_source|add_14~13
--operation mode is arithmetic

S1L72 = S1_data[13] $ S1L62;

--S1L82 is master_data_source:inst_master_data_source|add_14~13COUT
--operation mode is arithmetic

S1L82 = CARRY(!S1L62 # !S1_data[13]);


--S1L92 is master_data_source:inst_master_data_source|add_14~14
--operation mode is arithmetic

S1L92 = S1_data[14] $ !S1L82;

--S1L03 is master_data_source:inst_master_data_source|add_14~14COUT
--operation mode is arithmetic

S1L03 = CARRY(S1_data[14] & !S1L82);


--S1L13 is master_data_source:inst_master_data_source|add_14~15
--operation mode is arithmetic

S1L13 = S1_data[15] $ S1L03;

--S1L23 is master_data_source:inst_master_data_source|add_14~15COUT
--operation mode is arithmetic

S1L23 = CARRY(!S1L03 # !S1_data[15]);


--S1L33 is master_data_source:inst_master_data_source|add_14~16
--operation mode is arithmetic

S1L33 = S1_data[16] $ !S1L23;

--S1L43 is master_data_source:inst_master_data_source|add_14~16COUT
--operation mode is arithmetic

S1L43 = CARRY(S1_data[16] & !S1L23);


--S1L53 is master_data_source:inst_master_data_source|add_14~17
--operation mode is arithmetic

S1L53 = S1_data[17] $ S1L43;

--S1L63 is master_data_source:inst_master_data_source|add_14~17COUT
--operation mode is arithmetic

S1L63 = CARRY(!S1L43 # !S1_data[17]);


--S1L73 is master_data_source:inst_master_data_source|add_14~18
--operation mode is arithmetic

S1L73 = S1_data[18] $ !S1L63;

--S1L83 is master_data_source:inst_master_data_source|add_14~18COUT
--operation mode is arithmetic

S1L83 = CARRY(S1_data[18] & !S1L63);


--S1L93 is master_data_source:inst_master_data_source|add_14~19
--operation mode is arithmetic

S1L93 = S1_data[19] $ S1L83;

--S1L04 is master_data_source:inst_master_data_source|add_14~19COUT
--operation mode is arithmetic

S1L04 = CARRY(!S1L83 # !S1_data[19]);


--S1L14 is master_data_source:inst_master_data_source|add_14~20
--operation mode is arithmetic

S1L14 = S1_data[20] $ !S1L04;

--S1L24 is master_data_source:inst_master_data_source|add_14~20COUT
--operation mode is arithmetic

S1L24 = CARRY(S1_data[20] & !S1L04);


--S1L34 is master_data_source:inst_master_data_source|add_14~21
--operation mode is arithmetic

S1L34 = S1_data[21] $ S1L24;

--S1L44 is master_data_source:inst_master_data_source|add_14~21COUT
--operation mode is arithmetic

S1L44 = CARRY(!S1L24 # !S1_data[21]);


--S1L54 is master_data_source:inst_master_data_source|add_14~22
--operation mode is arithmetic

S1L54 = S1_data[22] $ !S1L44;

--S1L64 is master_data_source:inst_master_data_source|add_14~22COUT
--operation mode is arithmetic

S1L64 = CARRY(S1_data[22] & !S1L44);


--S1L74 is master_data_source:inst_master_data_source|add_14~23
--operation mode is arithmetic

S1L74 = S1_data[23] $ S1L64;

--S1L84 is master_data_source:inst_master_data_source|add_14~23COUT
--operation mode is arithmetic

S1L84 = CARRY(!S1L64 # !S1_data[23]);


--S1L94 is master_data_source:inst_master_data_source|add_14~24
--operation mode is arithmetic

S1L94 = S1_data[24] $ !S1L84;

--S1L05 is master_data_source:inst_master_data_source|add_14~24COUT
--operation mode is arithmetic

S1L05 = CARRY(S1_data[24] & !S1L84);


--S1L15 is master_data_source:inst_master_data_source|add_14~25
--operation mode is arithmetic

S1L15 = S1_data[25] $ S1L05;

--S1L25 is master_data_source:inst_master_data_source|add_14~25COUT
--operation mode is arithmetic

S1L25 = CARRY(!S1L05 # !S1_data[25]);


--S1L35 is master_data_source:inst_master_data_source|add_14~26
--operation mode is arithmetic

S1L35 = S1_data[26] $ !S1L25;

--S1L45 is master_data_source:inst_master_data_source|add_14~26COUT
--operation mode is arithmetic

S1L45 = CARRY(S1_data[26] & !S1L25);


--S1L55 is master_data_source:inst_master_data_source|add_14~27
--operation mode is arithmetic

S1L55 = S1_data[27] $ S1L45;

--S1L65 is master_data_source:inst_master_data_source|add_14~27COUT
--operation mode is arithmetic

S1L65 = CARRY(!S1L45 # !S1_data[27]);


--S1L75 is master_data_source:inst_master_data_source|add_14~28
--operation mode is arithmetic

S1L75 = S1_data[28] $ !S1L65;

--S1L85 is master_data_source:inst_master_data_source|add_14~28COUT
--operation mode is arithmetic

S1L85 = CARRY(S1_data[28] & !S1L65);


--S1L95 is master_data_source:inst_master_data_source|add_14~29
--operation mode is arithmetic

S1L95 = S1_data[29] $ S1L85;

--S1L06 is master_data_source:inst_master_data_source|add_14~29COUT
--operation mode is arithmetic

S1L06 = CARRY(!S1L85 # !S1_data[29]);


--S1L16 is master_data_source:inst_master_data_source|add_14~30
--operation mode is arithmetic

S1L16 = S1_data[30] $ !S1L06;

--S1L26 is master_data_source:inst_master_data_source|add_14~30COUT
--operation mode is arithmetic

S1L26 = CARRY(S1_data[30] & !S1L06);


--S1L36 is master_data_source:inst_master_data_source|add_14~31
--operation mode is normal

S1L36 = S1_data[31] $ S1L26;


--DB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

DB1L66 = !DB1_addr_cnt[0];

--DB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

DB1L76 = CARRY(DB1_addr_cnt[0]);


--DB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

DB1L86 = DB1_addr_cnt[1] $ DB1L76;

--DB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

DB1L96 = CARRY(!DB1L76 # !DB1_addr_cnt[1]);


--DB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

DB1L07 = DB1_addr_cnt[2] $ !DB1L96;

--DB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

DB1L17 = CARRY(DB1_addr_cnt[2] & !DB1L96);


--DB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

DB1L27 = DB1_addr_cnt[3] $ DB1L17;

--DB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

DB1L37 = CARRY(!DB1L17 # !DB1_addr_cnt[3]);


--DB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

DB1L47 = DB1_addr_cnt[4] $ !DB1L37;

--DB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

DB1L57 = CARRY(DB1_addr_cnt[4] & !DB1L37);


--DB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

DB1L67 = DB1_addr_cnt[5] $ DB1L57;

--DB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

DB1L77 = CARRY(!DB1L57 # !DB1_addr_cnt[5]);


--DB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

DB1L87 = DB1_addr_cnt[6] $ !DB1L77;

--DB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

DB1L97 = CARRY(DB1_addr_cnt[6] & !DB1L77);


--DB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

DB1L08 = DB1_addr_cnt[7] $ DB1L97;

--DB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

DB1L18 = CARRY(!DB1L97 # !DB1_addr_cnt[7]);


--DB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

DB1L28 = DB1_addr_cnt[8] $ !DB1L18;


--DB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

DB2L66 = !DB2_addr_cnt[0];

--DB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

DB2L76 = CARRY(DB2_addr_cnt[0]);


--DB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

DB2L86 = DB2_addr_cnt[1] $ DB2L76;

--DB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

DB2L96 = CARRY(!DB2L76 # !DB2_addr_cnt[1]);


--DB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

DB2L07 = DB2_addr_cnt[2] $ !DB2L96;

--DB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

DB2L17 = CARRY(DB2_addr_cnt[2] & !DB2L96);


--DB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

DB2L27 = DB2_addr_cnt[3] $ DB2L17;

--DB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

DB2L37 = CARRY(!DB2L17 # !DB2_addr_cnt[3]);


--DB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

DB2L47 = DB2_addr_cnt[4] $ !DB2L37;

--DB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

DB2L57 = CARRY(DB2_addr_cnt[4] & !DB2L37);


--DB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

DB2L67 = DB2_addr_cnt[5] $ DB2L57;

--DB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

DB2L77 = CARRY(!DB2L57 # !DB2_addr_cnt[5]);


--DB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

DB2L87 = DB2_addr_cnt[6] $ !DB2L77;

--DB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

DB2L97 = CARRY(DB2_addr_cnt[6] & !DB2L77);


--DB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

DB2L08 = DB2_addr_cnt[7] $ DB2L97;

--DB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

DB2L18 = CARRY(!DB2L97 # !DB2_addr_cnt[7]);


--DB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

DB2L28 = DB2_addr_cnt[8] $ !DB2L18;


--L1_MEM_write_addr[0] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[0]
--operation mode is counter

L1_MEM_write_addr[0]_lut_out = !L1_MEM_write_addr[0];
L1_MEM_write_addr[0]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[0]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[0]_lut_out);
L1_MEM_write_addr[0]_reg_input = L1_MEM_write_addr[0]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[0] = DFFE(L1_MEM_write_addr[0]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L23 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[0]~COUT
--operation mode is counter

L1L23 = CARRY(L1_MEM_write_addr[0]);


--L1_MEM_write_addr[1] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[1]
--operation mode is counter

L1_MEM_write_addr[1]_lut_out = L1_MEM_write_addr[1] $ L1L23;
L1_MEM_write_addr[1]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[1]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[1]_lut_out);
L1_MEM_write_addr[1]_reg_input = L1_MEM_write_addr[1]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[1] = DFFE(L1_MEM_write_addr[1]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L43 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[1]~COUT
--operation mode is counter

L1L43 = CARRY(!L1L23 # !L1_MEM_write_addr[1]);


--L1_MEM_write_addr[2] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[2]
--operation mode is counter

L1_MEM_write_addr[2]_lut_out = L1_MEM_write_addr[2] $ !L1L43;
L1_MEM_write_addr[2]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[2]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[2]_lut_out);
L1_MEM_write_addr[2]_reg_input = L1_MEM_write_addr[2]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[2] = DFFE(L1_MEM_write_addr[2]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L63 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[2]~COUT
--operation mode is counter

L1L63 = CARRY(L1_MEM_write_addr[2] & !L1L43);


--L1_MEM_write_addr[3] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[3]
--operation mode is counter

L1_MEM_write_addr[3]_lut_out = L1_MEM_write_addr[3] $ L1L63;
L1_MEM_write_addr[3]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[3]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[3]_lut_out);
L1_MEM_write_addr[3]_reg_input = L1_MEM_write_addr[3]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[3] = DFFE(L1_MEM_write_addr[3]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L83 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[3]~COUT
--operation mode is counter

L1L83 = CARRY(!L1L63 # !L1_MEM_write_addr[3]);


--L1_MEM_write_addr[4] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[4]
--operation mode is counter

L1_MEM_write_addr[4]_lut_out = L1_MEM_write_addr[4] $ !L1L83;
L1_MEM_write_addr[4]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[4]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[4]_lut_out);
L1_MEM_write_addr[4]_reg_input = L1_MEM_write_addr[4]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[4] = DFFE(L1_MEM_write_addr[4]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L04 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[4]~COUT
--operation mode is counter

L1L04 = CARRY(L1_MEM_write_addr[4] & !L1L83);


--L1_MEM_write_addr[5] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[5]
--operation mode is counter

L1_MEM_write_addr[5]_lut_out = L1_MEM_write_addr[5] $ L1L04;
L1_MEM_write_addr[5]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[5]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[5]_lut_out);
L1_MEM_write_addr[5]_reg_input = L1_MEM_write_addr[5]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[5] = DFFE(L1_MEM_write_addr[5]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L24 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[5]~COUT
--operation mode is counter

L1L24 = CARRY(!L1L04 # !L1_MEM_write_addr[5]);


--L1_MEM_write_addr[6] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[6]
--operation mode is counter

L1_MEM_write_addr[6]_lut_out = L1_MEM_write_addr[6] $ !L1L24;
L1_MEM_write_addr[6]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[6]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[6]_lut_out);
L1_MEM_write_addr[6]_reg_input = L1_MEM_write_addr[6]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[6] = DFFE(L1_MEM_write_addr[6]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L44 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[6]~COUT
--operation mode is counter

L1L44 = CARRY(L1_MEM_write_addr[6] & !L1L24);


--L1_MEM_write_addr[7] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[7]
--operation mode is counter

L1_MEM_write_addr[7]_lut_out = L1_MEM_write_addr[7] $ L1L44;
L1_MEM_write_addr[7]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[7]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[7]_lut_out);
L1_MEM_write_addr[7]_reg_input = L1_MEM_write_addr[7]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[7] = DFFE(L1_MEM_write_addr[7]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L64 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[7]~COUT
--operation mode is counter

L1L64 = CARRY(!L1L44 # !L1_MEM_write_addr[7]);


--L1_MEM_write_addr[8] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[8]
--operation mode is counter

L1_MEM_write_addr[8]_lut_out = L1_MEM_write_addr[8] $ !L1L64;
L1_MEM_write_addr[8]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[8]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[8]_lut_out);
L1_MEM_write_addr[8]_reg_input = L1_MEM_write_addr[8]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[8] = DFFE(L1_MEM_write_addr[8]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--L1L84 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[8]~COUT
--operation mode is counter

L1L84 = CARRY(L1_MEM_write_addr[8] & !L1L64);


--L1_MEM_write_addr[9] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[9]
--operation mode is normal

L1_MEM_write_addr[9]_lut_out = L1_MEM_write_addr[9] $ L1L84;
L1_MEM_write_addr[9]_sload_eqn = (L1_MEM_write_addr[9] & VCC) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[9]_lut_out);
L1_MEM_write_addr[9]_reg_input = L1_MEM_write_addr[9]_sload_eqn & Z1_command_1_local[4];
L1_MEM_write_addr[9] = DFFE(L1_MEM_write_addr[9]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );


--E1L1 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~0
--operation mode is arithmetic

E1L1 = !E1_cnt[0];

--E1L2 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~0COUT
--operation mode is arithmetic

E1L2 = CARRY(E1_cnt[0]);


--E1L3 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~1
--operation mode is arithmetic

E1L3 = E1_cnt[1] $ E1_up $ !E1L2;

--E1L4 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~1COUT
--operation mode is arithmetic

E1L4 = CARRY(E1_cnt[1] & E1_up & !E1L2 # !E1_cnt[1] & (E1_up # !E1L2));


--E1L5 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~2
--operation mode is arithmetic

E1L5 = E1_cnt[2] $ E1_up $ E1L4;

--E1L6 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~2COUT
--operation mode is arithmetic

E1L6 = CARRY(E1_cnt[2] & (!E1L4 # !E1_up) # !E1_cnt[2] & !E1_up & !E1L4);


--E1L7 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~3
--operation mode is arithmetic

E1L7 = E1_cnt[3] $ E1_up $ !E1L6;

--E1L8 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~3COUT
--operation mode is arithmetic

E1L8 = CARRY(E1_cnt[3] & E1_up & !E1L6 # !E1_cnt[3] & (E1_up # !E1L6));


--E1L9 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~4
--operation mode is arithmetic

E1L9 = E1_cnt[4] $ E1_up $ E1L8;

--E1L01 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~4COUT
--operation mode is arithmetic

E1L01 = CARRY(E1_cnt[4] & (!E1L8 # !E1_up) # !E1_cnt[4] & !E1_up & !E1L8);


--E1L11 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~5
--operation mode is arithmetic

E1L11 = E1_cnt[5] $ E1_up $ !E1L01;

--E1L21 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~5COUT
--operation mode is arithmetic

E1L21 = CARRY(E1_cnt[5] & E1_up & !E1L01 # !E1_cnt[5] & (E1_up # !E1L01));


--E1L31 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~6
--operation mode is arithmetic

E1L31 = E1_cnt[6] $ E1_up $ E1L21;

--E1L41 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~6COUT
--operation mode is arithmetic

E1L41 = CARRY(E1_cnt[6] & (!E1L21 # !E1_up) # !E1_cnt[6] & !E1_up & !E1L21);


--E1L51 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_934~7
--operation mode is normal

E1L51 = E1_cnt[7] $ E1_up $ E1L41;


--V1L1 is r2r:inst_r2r|add_11_rtl_371_rtl_935~0
--operation mode is arithmetic

V1L1 = !V1_cnt[0];

--V1L2 is r2r:inst_r2r|add_11_rtl_371_rtl_935~0COUT
--operation mode is arithmetic

V1L2 = CARRY(V1_cnt[0]);


--V1L3 is r2r:inst_r2r|add_11_rtl_371_rtl_935~1
--operation mode is arithmetic

V1L3 = V1_cnt[1] $ V1_up $ !V1L2;

--V1L4 is r2r:inst_r2r|add_11_rtl_371_rtl_935~1COUT
--operation mode is arithmetic

V1L4 = CARRY(V1_cnt[1] & V1_up & !V1L2 # !V1_cnt[1] & (V1_up # !V1L2));


--V1L5 is r2r:inst_r2r|add_11_rtl_371_rtl_935~2
--operation mode is arithmetic

V1L5 = V1_cnt[2] $ V1_up $ V1L4;

--V1L6 is r2r:inst_r2r|add_11_rtl_371_rtl_935~2COUT
--operation mode is arithmetic

V1L6 = CARRY(V1_cnt[2] & (!V1L4 # !V1_up) # !V1_cnt[2] & !V1_up & !V1L4);


--V1L7 is r2r:inst_r2r|add_11_rtl_371_rtl_935~3
--operation mode is arithmetic

V1L7 = V1_cnt[3] $ V1_up $ !V1L6;

--V1L8 is r2r:inst_r2r|add_11_rtl_371_rtl_935~3COUT
--operation mode is arithmetic

V1L8 = CARRY(V1_cnt[3] & V1_up & !V1L6 # !V1_cnt[3] & (V1_up # !V1L6));


--V1L9 is r2r:inst_r2r|add_11_rtl_371_rtl_935~4
--operation mode is arithmetic

V1L9 = V1_cnt[4] $ V1_up $ V1L8;

--V1L01 is r2r:inst_r2r|add_11_rtl_371_rtl_935~4COUT
--operation mode is arithmetic

V1L01 = CARRY(V1_cnt[4] & (!V1L8 # !V1_up) # !V1_cnt[4] & !V1_up & !V1L8);


--V1L11 is r2r:inst_r2r|add_11_rtl_371_rtl_935~5
--operation mode is arithmetic

V1L11 = V1_cnt[5] $ V1_up $ !V1L01;

--V1L21 is r2r:inst_r2r|add_11_rtl_371_rtl_935~5COUT
--operation mode is arithmetic

V1L21 = CARRY(V1_cnt[5] & V1_up & !V1L01 # !V1_cnt[5] & (V1_up # !V1L01));


--V1L31 is r2r:inst_r2r|add_11_rtl_371_rtl_935~6
--operation mode is normal

V1L31 = V1_cnt[6] $ V1_up $ !V1L21;


--HB6_sload_path[9] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

HB6_sload_path[9]_lut_out = HB6_sload_path[9] $ (P1L32 & HB6L91);
HB6_sload_path[9]_reg_input = !P1L91 & HB6_sload_path[9]_lut_out;
HB6_sload_path[9] = DFFE(HB6_sload_path[9]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );


--HB6_sload_path[8] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

HB6_sload_path[8]_lut_out = HB6_sload_path[8] $ (P1L32 & !HB6L71);
HB6_sload_path[8]_reg_input = !P1L91 & HB6_sload_path[8]_lut_out;
HB6_sload_path[8] = DFFE(HB6_sload_path[8]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L91 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

HB6L91 = CARRY(HB6_sload_path[8] & !HB6L71);


--HB6_sload_path[7] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

HB6_sload_path[7]_lut_out = HB6_sload_path[7] $ (P1L32 & HB6L51);
HB6_sload_path[7]_reg_input = !P1L91 & HB6_sload_path[7]_lut_out;
HB6_sload_path[7] = DFFE(HB6_sload_path[7]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L71 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

HB6L71 = CARRY(!HB6L51 # !HB6_sload_path[7]);


--HB6_sload_path[6] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

HB6_sload_path[6]_lut_out = HB6_sload_path[6] $ (P1L32 & !HB6L31);
HB6_sload_path[6]_reg_input = !P1L91 & HB6_sload_path[6]_lut_out;
HB6_sload_path[6] = DFFE(HB6_sload_path[6]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L51 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

HB6L51 = CARRY(HB6_sload_path[6] & !HB6L31);


--HB6_sload_path[5] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

HB6_sload_path[5]_lut_out = HB6_sload_path[5] $ (P1L32 & HB6L11);
HB6_sload_path[5]_reg_input = !P1L91 & HB6_sload_path[5]_lut_out;
HB6_sload_path[5] = DFFE(HB6_sload_path[5]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L31 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

HB6L31 = CARRY(!HB6L11 # !HB6_sload_path[5]);


--HB6_sload_path[4] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

HB6_sload_path[4]_lut_out = HB6_sload_path[4] $ (P1L32 & !HB6L9);
HB6_sload_path[4]_reg_input = !P1L91 & HB6_sload_path[4]_lut_out;
HB6_sload_path[4] = DFFE(HB6_sload_path[4]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L11 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

HB6L11 = CARRY(HB6_sload_path[4] & !HB6L9);


--HB6_sload_path[3] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

HB6_sload_path[3]_lut_out = HB6_sload_path[3] $ (P1L32 & HB6L7);
HB6_sload_path[3]_reg_input = !P1L91 & HB6_sload_path[3]_lut_out;
HB6_sload_path[3] = DFFE(HB6_sload_path[3]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L9 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

HB6L9 = CARRY(!HB6L7 # !HB6_sload_path[3]);


--HB6_sload_path[2] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

HB6_sload_path[2]_lut_out = HB6_sload_path[2] $ (P1L32 & !HB6L5);
HB6_sload_path[2]_reg_input = !P1L91 & HB6_sload_path[2]_lut_out;
HB6_sload_path[2] = DFFE(HB6_sload_path[2]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L7 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

HB6L7 = CARRY(HB6_sload_path[2] & !HB6L5);


--HB6_sload_path[1] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

HB6_sload_path[1]_lut_out = HB6_sload_path[1] $ (P1L32 & HB6L3);
HB6_sload_path[1]_reg_input = !P1L91 & HB6_sload_path[1]_lut_out;
HB6_sload_path[1] = DFFE(HB6_sload_path[1]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L5 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

HB6L5 = CARRY(!HB6L3 # !HB6_sload_path[1]);


--HB6_sload_path[0] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB6_sload_path[0]_lut_out = P1L32 $ HB6_sload_path[0];
HB6_sload_path[0]_reg_input = !P1L91 & HB6_sload_path[0]_lut_out;
HB6_sload_path[0] = DFFE(HB6_sload_path[0]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB6L3 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_384|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB6L3 = CARRY(HB6_sload_path[0]);


--HB9_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

HB9_sload_path[15]_lut_out = HB9_sload_path[15] $ (R1L56 & HB9L13);
HB9_sload_path[15]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[15]_lut_out;
HB9_sload_path[15] = DFFE(HB9_sload_path[15]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);


--HB9_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

HB9_sload_path[14]_lut_out = HB9_sload_path[14] $ (R1L56 & !HB9L92);
HB9_sload_path[14]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[14]_lut_out;
HB9_sload_path[14] = DFFE(HB9_sload_path[14]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

HB9L13 = CARRY(HB9_sload_path[14] & !HB9L92);


--HB9_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

HB9_sload_path[13]_lut_out = HB9_sload_path[13] $ (R1L56 & HB9L72);
HB9_sload_path[13]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[13]_lut_out;
HB9_sload_path[13] = DFFE(HB9_sload_path[13]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

HB9L92 = CARRY(!HB9L72 # !HB9_sload_path[13]);


--HB9_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

HB9_sload_path[12]_lut_out = HB9_sload_path[12] $ (R1L56 & !HB9L52);
HB9_sload_path[12]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[12]_lut_out;
HB9_sload_path[12] = DFFE(HB9_sload_path[12]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

HB9L72 = CARRY(HB9_sload_path[12] & !HB9L52);


--HB9_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

HB9_sload_path[11]_lut_out = HB9_sload_path[11] $ (R1L56 & HB9L32);
HB9_sload_path[11]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[11]_lut_out;
HB9_sload_path[11] = DFFE(HB9_sload_path[11]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

HB9L52 = CARRY(!HB9L32 # !HB9_sload_path[11]);


--HB9_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

HB9_sload_path[10]_lut_out = HB9_sload_path[10] $ (R1L56 & !HB9L12);
HB9_sload_path[10]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[10]_lut_out;
HB9_sload_path[10] = DFFE(HB9_sload_path[10]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

HB9L32 = CARRY(HB9_sload_path[10] & !HB9L12);


--HB9_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

HB9_sload_path[9]_lut_out = HB9_sload_path[9] $ (R1L56 & HB9L91);
HB9_sload_path[9]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[9]_lut_out;
HB9_sload_path[9] = DFFE(HB9_sload_path[9]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

HB9L12 = CARRY(!HB9L91 # !HB9_sload_path[9]);


--HB9_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

HB9_sload_path[8]_lut_out = HB9_sload_path[8] $ (R1L56 & !HB9L71);
HB9_sload_path[8]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[8]_lut_out;
HB9_sload_path[8] = DFFE(HB9_sload_path[8]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

HB9L91 = CARRY(HB9_sload_path[8] & !HB9L71);


--HB9_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

HB9_sload_path[7]_lut_out = HB9_sload_path[7] $ (R1L56 & HB9L51);
HB9_sload_path[7]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[7]_lut_out;
HB9_sload_path[7] = DFFE(HB9_sload_path[7]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

HB9L71 = CARRY(!HB9L51 # !HB9_sload_path[7]);


--HB9_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

HB9_sload_path[6]_lut_out = HB9_sload_path[6] $ (R1L56 & !HB9L31);
HB9_sload_path[6]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[6]_lut_out;
HB9_sload_path[6] = DFFE(HB9_sload_path[6]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

HB9L51 = CARRY(HB9_sload_path[6] & !HB9L31);


--HB9_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

HB9_sload_path[5]_lut_out = HB9_sload_path[5] $ (R1L56 & HB9L11);
HB9_sload_path[5]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[5]_lut_out;
HB9_sload_path[5] = DFFE(HB9_sload_path[5]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

HB9L31 = CARRY(!HB9L11 # !HB9_sload_path[5]);


--HB9_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

HB9_sload_path[4]_lut_out = HB9_sload_path[4] $ (R1L56 & !HB9L9);
HB9_sload_path[4]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[4]_lut_out;
HB9_sload_path[4] = DFFE(HB9_sload_path[4]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

HB9L11 = CARRY(HB9_sload_path[4] & !HB9L9);


--HB9_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

HB9_sload_path[3]_lut_out = HB9_sload_path[3] $ (R1L56 & HB9L7);
HB9_sload_path[3]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[3]_lut_out;
HB9_sload_path[3] = DFFE(HB9_sload_path[3]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

HB9L9 = CARRY(!HB9L7 # !HB9_sload_path[3]);


--HB9_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

HB9_sload_path[2]_lut_out = HB9_sload_path[2] $ (R1L56 & !HB9L5);
HB9_sload_path[2]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[2]_lut_out;
HB9_sload_path[2] = DFFE(HB9_sload_path[2]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

HB9L7 = CARRY(HB9_sload_path[2] & !HB9L5);


--HB9_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

HB9_sload_path[1]_lut_out = HB9_sload_path[1] $ (R1L56 & HB9L3);
HB9_sload_path[1]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[1]_lut_out;
HB9_sload_path[1] = DFFE(HB9_sload_path[1]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

HB9L5 = CARRY(!HB9L3 # !HB9_sload_path[1]);


--HB9_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB9_sload_path[0]_lut_out = R1L56 $ HB9_sload_path[0];
HB9_sload_path[0]_reg_input = !R1_reduce_nor_3 & HB9_sload_path[0]_lut_out;
HB9_sload_path[0] = DFFE(HB9_sload_path[0]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB9L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_383|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB9L3 = CARRY(HB9_sload_path[0]);


--HB01_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

HB01_sload_path[15]_lut_out = HB01_sload_path[15] $ (R1L66 & HB01L13);
HB01_sload_path[15]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[15]_lut_out;
HB01_sload_path[15] = DFFE(HB01_sload_path[15]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);


--HB01_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

HB01_sload_path[14]_lut_out = HB01_sload_path[14] $ (R1L66 & !HB01L92);
HB01_sload_path[14]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[14]_lut_out;
HB01_sload_path[14] = DFFE(HB01_sload_path[14]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

HB01L13 = CARRY(HB01_sload_path[14] & !HB01L92);


--HB01_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

HB01_sload_path[13]_lut_out = HB01_sload_path[13] $ (R1L66 & HB01L72);
HB01_sload_path[13]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[13]_lut_out;
HB01_sload_path[13] = DFFE(HB01_sload_path[13]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

HB01L92 = CARRY(!HB01L72 # !HB01_sload_path[13]);


--HB01_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

HB01_sload_path[12]_lut_out = HB01_sload_path[12] $ (R1L66 & !HB01L52);
HB01_sload_path[12]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[12]_lut_out;
HB01_sload_path[12] = DFFE(HB01_sload_path[12]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

HB01L72 = CARRY(HB01_sload_path[12] & !HB01L52);


--HB01_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

HB01_sload_path[11]_lut_out = HB01_sload_path[11] $ (R1L66 & HB01L32);
HB01_sload_path[11]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[11]_lut_out;
HB01_sload_path[11] = DFFE(HB01_sload_path[11]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

HB01L52 = CARRY(!HB01L32 # !HB01_sload_path[11]);


--HB01_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

HB01_sload_path[10]_lut_out = HB01_sload_path[10] $ (R1L66 & !HB01L12);
HB01_sload_path[10]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[10]_lut_out;
HB01_sload_path[10] = DFFE(HB01_sload_path[10]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

HB01L32 = CARRY(HB01_sload_path[10] & !HB01L12);


--HB01_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

HB01_sload_path[9]_lut_out = HB01_sload_path[9] $ (R1L66 & HB01L91);
HB01_sload_path[9]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[9]_lut_out;
HB01_sload_path[9] = DFFE(HB01_sload_path[9]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

HB01L12 = CARRY(!HB01L91 # !HB01_sload_path[9]);


--HB01_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

HB01_sload_path[8]_lut_out = HB01_sload_path[8] $ (R1L66 & !HB01L71);
HB01_sload_path[8]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[8]_lut_out;
HB01_sload_path[8] = DFFE(HB01_sload_path[8]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

HB01L91 = CARRY(HB01_sload_path[8] & !HB01L71);


--HB01_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

HB01_sload_path[7]_lut_out = HB01_sload_path[7] $ (R1L66 & HB01L51);
HB01_sload_path[7]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[7]_lut_out;
HB01_sload_path[7] = DFFE(HB01_sload_path[7]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

HB01L71 = CARRY(!HB01L51 # !HB01_sload_path[7]);


--HB01_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

HB01_sload_path[6]_lut_out = HB01_sload_path[6] $ (R1L66 & !HB01L31);
HB01_sload_path[6]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[6]_lut_out;
HB01_sload_path[6] = DFFE(HB01_sload_path[6]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

HB01L51 = CARRY(HB01_sload_path[6] & !HB01L31);


--HB01_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

HB01_sload_path[5]_lut_out = HB01_sload_path[5] $ (R1L66 & HB01L11);
HB01_sload_path[5]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[5]_lut_out;
HB01_sload_path[5] = DFFE(HB01_sload_path[5]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

HB01L31 = CARRY(!HB01L11 # !HB01_sload_path[5]);


--HB01_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

HB01_sload_path[4]_lut_out = HB01_sload_path[4] $ (R1L66 & !HB01L9);
HB01_sload_path[4]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[4]_lut_out;
HB01_sload_path[4] = DFFE(HB01_sload_path[4]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

HB01L11 = CARRY(HB01_sload_path[4] & !HB01L9);


--HB01_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

HB01_sload_path[3]_lut_out = HB01_sload_path[3] $ (R1L66 & HB01L7);
HB01_sload_path[3]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[3]_lut_out;
HB01_sload_path[3] = DFFE(HB01_sload_path[3]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

HB01L9 = CARRY(!HB01L7 # !HB01_sload_path[3]);


--HB01_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

HB01_sload_path[2]_lut_out = HB01_sload_path[2] $ (R1L66 & !HB01L5);
HB01_sload_path[2]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[2]_lut_out;
HB01_sload_path[2] = DFFE(HB01_sload_path[2]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

HB01L7 = CARRY(HB01_sload_path[2] & !HB01L5);


--HB01_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

HB01_sload_path[1]_lut_out = HB01_sload_path[1] $ (R1L66 & HB01L3);
HB01_sload_path[1]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[1]_lut_out;
HB01_sload_path[1] = DFFE(HB01_sload_path[1]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

HB01L5 = CARRY(!HB01L3 # !HB01_sload_path[1]);


--HB01_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB01_sload_path[0]_lut_out = R1L66 $ HB01_sload_path[0];
HB01_sload_path[0]_reg_input = !R1_reduce_nor_3 & HB01_sload_path[0]_lut_out;
HB01_sload_path[0] = DFFE(HB01_sload_path[0]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB01L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB01L3 = CARRY(HB01_sload_path[0]);


--HB7_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

HB7_sload_path[15]_lut_out = HB7_sload_path[15] $ (Q1L56 & HB7L13);
HB7_sload_path[15]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[15]_lut_out;
HB7_sload_path[15] = DFFE(HB7_sload_path[15]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);


--HB7_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

HB7_sload_path[14]_lut_out = HB7_sload_path[14] $ (Q1L56 & !HB7L92);
HB7_sload_path[14]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[14]_lut_out;
HB7_sload_path[14] = DFFE(HB7_sload_path[14]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

HB7L13 = CARRY(HB7_sload_path[14] & !HB7L92);


--HB7_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

HB7_sload_path[13]_lut_out = HB7_sload_path[13] $ (Q1L56 & HB7L72);
HB7_sload_path[13]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[13]_lut_out;
HB7_sload_path[13] = DFFE(HB7_sload_path[13]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

HB7L92 = CARRY(!HB7L72 # !HB7_sload_path[13]);


--HB7_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

HB7_sload_path[12]_lut_out = HB7_sload_path[12] $ (Q1L56 & !HB7L52);
HB7_sload_path[12]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[12]_lut_out;
HB7_sload_path[12] = DFFE(HB7_sload_path[12]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

HB7L72 = CARRY(HB7_sload_path[12] & !HB7L52);


--HB7_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

HB7_sload_path[11]_lut_out = HB7_sload_path[11] $ (Q1L56 & HB7L32);
HB7_sload_path[11]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[11]_lut_out;
HB7_sload_path[11] = DFFE(HB7_sload_path[11]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

HB7L52 = CARRY(!HB7L32 # !HB7_sload_path[11]);


--HB7_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

HB7_sload_path[10]_lut_out = HB7_sload_path[10] $ (Q1L56 & !HB7L12);
HB7_sload_path[10]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[10]_lut_out;
HB7_sload_path[10] = DFFE(HB7_sload_path[10]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

HB7L32 = CARRY(HB7_sload_path[10] & !HB7L12);


--HB7_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

HB7_sload_path[9]_lut_out = HB7_sload_path[9] $ (Q1L56 & HB7L91);
HB7_sload_path[9]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[9]_lut_out;
HB7_sload_path[9] = DFFE(HB7_sload_path[9]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

HB7L12 = CARRY(!HB7L91 # !HB7_sload_path[9]);


--HB7_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

HB7_sload_path[8]_lut_out = HB7_sload_path[8] $ (Q1L56 & !HB7L71);
HB7_sload_path[8]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[8]_lut_out;
HB7_sload_path[8] = DFFE(HB7_sload_path[8]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

HB7L91 = CARRY(HB7_sload_path[8] & !HB7L71);


--HB7_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

HB7_sload_path[7]_lut_out = HB7_sload_path[7] $ (Q1L56 & HB7L51);
HB7_sload_path[7]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[7]_lut_out;
HB7_sload_path[7] = DFFE(HB7_sload_path[7]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

HB7L71 = CARRY(!HB7L51 # !HB7_sload_path[7]);


--HB7_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

HB7_sload_path[6]_lut_out = HB7_sload_path[6] $ (Q1L56 & !HB7L31);
HB7_sload_path[6]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[6]_lut_out;
HB7_sload_path[6] = DFFE(HB7_sload_path[6]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

HB7L51 = CARRY(HB7_sload_path[6] & !HB7L31);


--HB7_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

HB7_sload_path[5]_lut_out = HB7_sload_path[5] $ (Q1L56 & HB7L11);
HB7_sload_path[5]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[5]_lut_out;
HB7_sload_path[5] = DFFE(HB7_sload_path[5]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

HB7L31 = CARRY(!HB7L11 # !HB7_sload_path[5]);


--HB7_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

HB7_sload_path[4]_lut_out = HB7_sload_path[4] $ (Q1L56 & !HB7L9);
HB7_sload_path[4]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[4]_lut_out;
HB7_sload_path[4] = DFFE(HB7_sload_path[4]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

HB7L11 = CARRY(HB7_sload_path[4] & !HB7L9);


--HB7_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

HB7_sload_path[3]_lut_out = HB7_sload_path[3] $ (Q1L56 & HB7L7);
HB7_sload_path[3]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[3]_lut_out;
HB7_sload_path[3] = DFFE(HB7_sload_path[3]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

HB7L9 = CARRY(!HB7L7 # !HB7_sload_path[3]);


--HB7_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

HB7_sload_path[2]_lut_out = HB7_sload_path[2] $ (Q1L56 & !HB7L5);
HB7_sload_path[2]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[2]_lut_out;
HB7_sload_path[2] = DFFE(HB7_sload_path[2]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

HB7L7 = CARRY(HB7_sload_path[2] & !HB7L5);


--HB7_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

HB7_sload_path[1]_lut_out = HB7_sload_path[1] $ (Q1L56 & HB7L3);
HB7_sload_path[1]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[1]_lut_out;
HB7_sload_path[1] = DFFE(HB7_sload_path[1]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

HB7L5 = CARRY(!HB7L3 # !HB7_sload_path[1]);


--HB7_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB7_sload_path[0]_lut_out = Q1L56 $ HB7_sload_path[0];
HB7_sload_path[0]_reg_input = !Q1_reduce_nor_3 & HB7_sload_path[0]_lut_out;
HB7_sload_path[0] = DFFE(HB7_sload_path[0]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB7L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB7L3 = CARRY(HB7_sload_path[0]);


--HB8_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

HB8_sload_path[15]_lut_out = HB8_sload_path[15] $ (Q1L66 & HB8L13);
HB8_sload_path[15]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[15]_lut_out;
HB8_sload_path[15] = DFFE(HB8_sload_path[15]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);


--HB8_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

HB8_sload_path[14]_lut_out = HB8_sload_path[14] $ (Q1L66 & !HB8L92);
HB8_sload_path[14]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[14]_lut_out;
HB8_sload_path[14] = DFFE(HB8_sload_path[14]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

HB8L13 = CARRY(HB8_sload_path[14] & !HB8L92);


--HB8_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

HB8_sload_path[13]_lut_out = HB8_sload_path[13] $ (Q1L66 & HB8L72);
HB8_sload_path[13]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[13]_lut_out;
HB8_sload_path[13] = DFFE(HB8_sload_path[13]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

HB8L92 = CARRY(!HB8L72 # !HB8_sload_path[13]);


--HB8_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

HB8_sload_path[12]_lut_out = HB8_sload_path[12] $ (Q1L66 & !HB8L52);
HB8_sload_path[12]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[12]_lut_out;
HB8_sload_path[12] = DFFE(HB8_sload_path[12]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

HB8L72 = CARRY(HB8_sload_path[12] & !HB8L52);


--HB8_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

HB8_sload_path[11]_lut_out = HB8_sload_path[11] $ (Q1L66 & HB8L32);
HB8_sload_path[11]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[11]_lut_out;
HB8_sload_path[11] = DFFE(HB8_sload_path[11]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

HB8L52 = CARRY(!HB8L32 # !HB8_sload_path[11]);


--HB8_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

HB8_sload_path[10]_lut_out = HB8_sload_path[10] $ (Q1L66 & !HB8L12);
HB8_sload_path[10]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[10]_lut_out;
HB8_sload_path[10] = DFFE(HB8_sload_path[10]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

HB8L32 = CARRY(HB8_sload_path[10] & !HB8L12);


--HB8_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

HB8_sload_path[9]_lut_out = HB8_sload_path[9] $ (Q1L66 & HB8L91);
HB8_sload_path[9]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[9]_lut_out;
HB8_sload_path[9] = DFFE(HB8_sload_path[9]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

HB8L12 = CARRY(!HB8L91 # !HB8_sload_path[9]);


--HB8_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

HB8_sload_path[8]_lut_out = HB8_sload_path[8] $ (Q1L66 & !HB8L71);
HB8_sload_path[8]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[8]_lut_out;
HB8_sload_path[8] = DFFE(HB8_sload_path[8]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

HB8L91 = CARRY(HB8_sload_path[8] & !HB8L71);


--HB8_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

HB8_sload_path[7]_lut_out = HB8_sload_path[7] $ (Q1L66 & HB8L51);
HB8_sload_path[7]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[7]_lut_out;
HB8_sload_path[7] = DFFE(HB8_sload_path[7]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

HB8L71 = CARRY(!HB8L51 # !HB8_sload_path[7]);


--HB8_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

HB8_sload_path[6]_lut_out = HB8_sload_path[6] $ (Q1L66 & !HB8L31);
HB8_sload_path[6]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[6]_lut_out;
HB8_sload_path[6] = DFFE(HB8_sload_path[6]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

HB8L51 = CARRY(HB8_sload_path[6] & !HB8L31);


--HB8_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

HB8_sload_path[5]_lut_out = HB8_sload_path[5] $ (Q1L66 & HB8L11);
HB8_sload_path[5]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[5]_lut_out;
HB8_sload_path[5] = DFFE(HB8_sload_path[5]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

HB8L31 = CARRY(!HB8L11 # !HB8_sload_path[5]);


--HB8_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

HB8_sload_path[4]_lut_out = HB8_sload_path[4] $ (Q1L66 & !HB8L9);
HB8_sload_path[4]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[4]_lut_out;
HB8_sload_path[4] = DFFE(HB8_sload_path[4]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

HB8L11 = CARRY(HB8_sload_path[4] & !HB8L9);


--HB8_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

HB8_sload_path[3]_lut_out = HB8_sload_path[3] $ (Q1L66 & HB8L7);
HB8_sload_path[3]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[3]_lut_out;
HB8_sload_path[3] = DFFE(HB8_sload_path[3]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

HB8L9 = CARRY(!HB8L7 # !HB8_sload_path[3]);


--HB8_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

HB8_sload_path[2]_lut_out = HB8_sload_path[2] $ (Q1L66 & !HB8L5);
HB8_sload_path[2]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[2]_lut_out;
HB8_sload_path[2] = DFFE(HB8_sload_path[2]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

HB8L7 = CARRY(HB8_sload_path[2] & !HB8L5);


--HB8_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

HB8_sload_path[1]_lut_out = HB8_sload_path[1] $ (Q1L66 & HB8L3);
HB8_sload_path[1]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[1]_lut_out;
HB8_sload_path[1] = DFFE(HB8_sload_path[1]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

HB8L5 = CARRY(!HB8L3 # !HB8_sload_path[1]);


--HB8_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB8_sload_path[0]_lut_out = Q1L66 $ HB8_sload_path[0];
HB8_sload_path[0]_reg_input = !Q1_reduce_nor_3 & HB8_sload_path[0]_lut_out;
HB8_sload_path[0] = DFFE(HB8_sload_path[0]_reg_input, GLOBAL(LB1_outclock0), , , !W1L4Q);

--HB8L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB8L3 = CARRY(HB8_sload_path[0]);


--HB5_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

HB5_sload_path[15]_lut_out = HB5_sload_path[15] $ HB5L13;
HB5_sload_path[15] = DFFE(HB5_sload_path[15]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);


--HB5_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

HB5_sload_path[14]_lut_out = HB5_sload_path[14] $ !HB5L92;
HB5_sload_path[14] = DFFE(HB5_sload_path[14]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

HB5L13 = CARRY(HB5_sload_path[14] & !HB5L92);


--HB5_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

HB5_sload_path[13]_lut_out = HB5_sload_path[13] $ HB5L72;
HB5_sload_path[13] = DFFE(HB5_sload_path[13]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

HB5L92 = CARRY(!HB5L72 # !HB5_sload_path[13]);


--HB5_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

HB5_sload_path[12]_lut_out = HB5_sload_path[12] $ !HB5L52;
HB5_sload_path[12] = DFFE(HB5_sload_path[12]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

HB5L72 = CARRY(HB5_sload_path[12] & !HB5L52);


--HB5_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

HB5_sload_path[11]_lut_out = HB5_sload_path[11] $ HB5L32;
HB5_sload_path[11] = DFFE(HB5_sload_path[11]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

HB5L52 = CARRY(!HB5L32 # !HB5_sload_path[11]);


--HB5_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

HB5_sload_path[10]_lut_out = HB5_sload_path[10] $ !HB5L12;
HB5_sload_path[10] = DFFE(HB5_sload_path[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

HB5L32 = CARRY(HB5_sload_path[10] & !HB5L12);


--HB5_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

HB5_sload_path[9]_lut_out = HB5_sload_path[9] $ HB5L91;
HB5_sload_path[9] = DFFE(HB5_sload_path[9]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

HB5L12 = CARRY(!HB5L91 # !HB5_sload_path[9]);


--HB5_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

HB5_sload_path[8]_lut_out = HB5_sload_path[8] $ !HB5L71;
HB5_sload_path[8] = DFFE(HB5_sload_path[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

HB5L91 = CARRY(HB5_sload_path[8] & !HB5L71);


--HB5_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

HB5_sload_path[7]_lut_out = HB5_sload_path[7] $ HB5L51;
HB5_sload_path[7] = DFFE(HB5_sload_path[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

HB5L71 = CARRY(!HB5L51 # !HB5_sload_path[7]);


--HB5_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

HB5_sload_path[6]_lut_out = HB5_sload_path[6] $ !HB5L31;
HB5_sload_path[6] = DFFE(HB5_sload_path[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

HB5L51 = CARRY(HB5_sload_path[6] & !HB5L31);


--HB5_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

HB5_sload_path[5]_lut_out = HB5_sload_path[5] $ HB5L11;
HB5_sload_path[5] = DFFE(HB5_sload_path[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

HB5L31 = CARRY(!HB5L11 # !HB5_sload_path[5]);


--HB5_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

HB5_sload_path[4]_lut_out = HB5_sload_path[4] $ !HB5L9;
HB5_sload_path[4] = DFFE(HB5_sload_path[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

HB5L11 = CARRY(HB5_sload_path[4] & !HB5L9);


--HB5_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

HB5_sload_path[3]_lut_out = HB5_sload_path[3] $ HB5L7;
HB5_sload_path[3] = DFFE(HB5_sload_path[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

HB5L9 = CARRY(!HB5L7 # !HB5_sload_path[3]);


--HB5_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

HB5_sload_path[2]_lut_out = HB5_sload_path[2] $ !HB5L5;
HB5_sload_path[2] = DFFE(HB5_sload_path[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

HB5L7 = CARRY(HB5_sload_path[2] & !HB5L5);


--HB5_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

HB5_sload_path[1]_lut_out = HB5_sload_path[1] $ HB5L3;
HB5_sload_path[1] = DFFE(HB5_sload_path[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

HB5L5 = CARRY(!HB5L3 # !HB5_sload_path[1]);


--HB5_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB5_sload_path[0]_lut_out = !HB5_sload_path[0];
HB5_sload_path[0] = DFFE(HB5_sload_path[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1_command_0_local[24]);

--HB5L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_379|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB5L3 = CARRY(HB5_sload_path[0]);


--HB31_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

HB31_sload_path[47]_lut_out = HB31_sload_path[47] $ HB31L59;
HB31_sload_path[47] = DFFE(HB31_sload_path[47]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--HB31_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

HB31_sload_path[46]_lut_out = HB31_sload_path[46] $ !HB31L39;
HB31_sload_path[46] = DFFE(HB31_sload_path[46]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

HB31L59 = CARRY(HB31_sload_path[46] & !HB31L39);


--HB31_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

HB31_sload_path[45]_lut_out = HB31_sload_path[45] $ HB31L19;
HB31_sload_path[45] = DFFE(HB31_sload_path[45]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

HB31L39 = CARRY(!HB31L19 # !HB31_sload_path[45]);


--HB31_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

HB31_sload_path[44]_lut_out = HB31_sload_path[44] $ !HB31L98;
HB31_sload_path[44] = DFFE(HB31_sload_path[44]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

HB31L19 = CARRY(HB31_sload_path[44] & !HB31L98);


--HB31_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

HB31_sload_path[43]_lut_out = HB31_sload_path[43] $ HB31L78;
HB31_sload_path[43] = DFFE(HB31_sload_path[43]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

HB31L98 = CARRY(!HB31L78 # !HB31_sload_path[43]);


--HB31_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

HB31_sload_path[42]_lut_out = HB31_sload_path[42] $ !HB31L58;
HB31_sload_path[42] = DFFE(HB31_sload_path[42]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

HB31L78 = CARRY(HB31_sload_path[42] & !HB31L58);


--HB31_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

HB31_sload_path[41]_lut_out = HB31_sload_path[41] $ HB31L38;
HB31_sload_path[41] = DFFE(HB31_sload_path[41]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

HB31L58 = CARRY(!HB31L38 # !HB31_sload_path[41]);


--HB31_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

HB31_sload_path[40]_lut_out = HB31_sload_path[40] $ !HB31L18;
HB31_sload_path[40] = DFFE(HB31_sload_path[40]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

HB31L38 = CARRY(HB31_sload_path[40] & !HB31L18);


--HB31_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

HB31_sload_path[39]_lut_out = HB31_sload_path[39] $ HB31L97;
HB31_sload_path[39] = DFFE(HB31_sload_path[39]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

HB31L18 = CARRY(!HB31L97 # !HB31_sload_path[39]);


--HB31_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

HB31_sload_path[38]_lut_out = HB31_sload_path[38] $ !HB31L77;
HB31_sload_path[38] = DFFE(HB31_sload_path[38]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

HB31L97 = CARRY(HB31_sload_path[38] & !HB31L77);


--HB31_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

HB31_sload_path[37]_lut_out = HB31_sload_path[37] $ HB31L57;
HB31_sload_path[37] = DFFE(HB31_sload_path[37]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

HB31L77 = CARRY(!HB31L57 # !HB31_sload_path[37]);


--HB31_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

HB31_sload_path[36]_lut_out = HB31_sload_path[36] $ !HB31L37;
HB31_sload_path[36] = DFFE(HB31_sload_path[36]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

HB31L57 = CARRY(HB31_sload_path[36] & !HB31L37);


--HB31_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

HB31_sload_path[35]_lut_out = HB31_sload_path[35] $ HB31L17;
HB31_sload_path[35] = DFFE(HB31_sload_path[35]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

HB31L37 = CARRY(!HB31L17 # !HB31_sload_path[35]);


--HB31_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

HB31_sload_path[34]_lut_out = HB31_sload_path[34] $ !HB31L96;
HB31_sload_path[34] = DFFE(HB31_sload_path[34]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

HB31L17 = CARRY(HB31_sload_path[34] & !HB31L96);


--HB31_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

HB31_sload_path[33]_lut_out = HB31_sload_path[33] $ HB31L76;
HB31_sload_path[33] = DFFE(HB31_sload_path[33]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

HB31L96 = CARRY(!HB31L76 # !HB31_sload_path[33]);


--HB31_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

HB31_sload_path[32]_lut_out = HB31_sload_path[32] $ !HB31L56;
HB31_sload_path[32] = DFFE(HB31_sload_path[32]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

HB31L76 = CARRY(HB31_sload_path[32] & !HB31L56);


--HB31_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

HB31_sload_path[31]_lut_out = HB31_sload_path[31] $ HB31L36;
HB31_sload_path[31] = DFFE(HB31_sload_path[31]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

HB31L56 = CARRY(!HB31L36 # !HB31_sload_path[31]);


--HB31_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

HB31_sload_path[30]_lut_out = HB31_sload_path[30] $ !HB31L16;
HB31_sload_path[30] = DFFE(HB31_sload_path[30]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

HB31L36 = CARRY(HB31_sload_path[30] & !HB31L16);


--HB31_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

HB31_sload_path[29]_lut_out = HB31_sload_path[29] $ HB31L95;
HB31_sload_path[29] = DFFE(HB31_sload_path[29]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

HB31L16 = CARRY(!HB31L95 # !HB31_sload_path[29]);


--HB31_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

HB31_sload_path[28]_lut_out = HB31_sload_path[28] $ !HB31L75;
HB31_sload_path[28] = DFFE(HB31_sload_path[28]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

HB31L95 = CARRY(HB31_sload_path[28] & !HB31L75);


--HB31_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

HB31_sload_path[27]_lut_out = HB31_sload_path[27] $ HB31L55;
HB31_sload_path[27] = DFFE(HB31_sload_path[27]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

HB31L75 = CARRY(!HB31L55 # !HB31_sload_path[27]);


--HB31_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

HB31_sload_path[26]_lut_out = HB31_sload_path[26] $ !HB31L35;
HB31_sload_path[26] = DFFE(HB31_sload_path[26]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

HB31L55 = CARRY(HB31_sload_path[26] & !HB31L35);


--HB31_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

HB31_sload_path[25]_lut_out = HB31_sload_path[25] $ HB31L15;
HB31_sload_path[25] = DFFE(HB31_sload_path[25]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

HB31L35 = CARRY(!HB31L15 # !HB31_sload_path[25]);


--HB31_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

HB31_sload_path[24]_lut_out = HB31_sload_path[24] $ !HB31L94;
HB31_sload_path[24] = DFFE(HB31_sload_path[24]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

HB31L15 = CARRY(HB31_sload_path[24] & !HB31L94);


--HB31_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

HB31_sload_path[23]_lut_out = HB31_sload_path[23] $ HB31L74;
HB31_sload_path[23] = DFFE(HB31_sload_path[23]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

HB31L94 = CARRY(!HB31L74 # !HB31_sload_path[23]);


--HB31_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

HB31_sload_path[22]_lut_out = HB31_sload_path[22] $ !HB31L54;
HB31_sload_path[22] = DFFE(HB31_sload_path[22]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

HB31L74 = CARRY(HB31_sload_path[22] & !HB31L54);


--HB31_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

HB31_sload_path[21]_lut_out = HB31_sload_path[21] $ HB31L34;
HB31_sload_path[21] = DFFE(HB31_sload_path[21]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

HB31L54 = CARRY(!HB31L34 # !HB31_sload_path[21]);


--HB31_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

HB31_sload_path[20]_lut_out = HB31_sload_path[20] $ !HB31L14;
HB31_sload_path[20] = DFFE(HB31_sload_path[20]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

HB31L34 = CARRY(HB31_sload_path[20] & !HB31L14);


--HB31_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

HB31_sload_path[19]_lut_out = HB31_sload_path[19] $ HB31L93;
HB31_sload_path[19] = DFFE(HB31_sload_path[19]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

HB31L14 = CARRY(!HB31L93 # !HB31_sload_path[19]);


--HB31_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

HB31_sload_path[18]_lut_out = HB31_sload_path[18] $ !HB31L73;
HB31_sload_path[18] = DFFE(HB31_sload_path[18]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

HB31L93 = CARRY(HB31_sload_path[18] & !HB31L73);


--HB31_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

HB31_sload_path[17]_lut_out = HB31_sload_path[17] $ HB31L53;
HB31_sload_path[17] = DFFE(HB31_sload_path[17]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

HB31L73 = CARRY(!HB31L53 # !HB31_sload_path[17]);


--HB31_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

HB31_sload_path[16]_lut_out = HB31_sload_path[16] $ !HB31L33;
HB31_sload_path[16] = DFFE(HB31_sload_path[16]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

HB31L53 = CARRY(HB31_sload_path[16] & !HB31L33);


--HB31_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

HB31_sload_path[15]_lut_out = HB31_sload_path[15] $ HB31L13;
HB31_sload_path[15] = DFFE(HB31_sload_path[15]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

HB31L33 = CARRY(!HB31L13 # !HB31_sload_path[15]);


--HB31_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

HB31_sload_path[14]_lut_out = HB31_sload_path[14] $ !HB31L92;
HB31_sload_path[14] = DFFE(HB31_sload_path[14]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

HB31L13 = CARRY(HB31_sload_path[14] & !HB31L92);


--HB31_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

HB31_sload_path[13]_lut_out = HB31_sload_path[13] $ HB31L72;
HB31_sload_path[13] = DFFE(HB31_sload_path[13]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

HB31L92 = CARRY(!HB31L72 # !HB31_sload_path[13]);


--HB31_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

HB31_sload_path[12]_lut_out = HB31_sload_path[12] $ !HB31L52;
HB31_sload_path[12] = DFFE(HB31_sload_path[12]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

HB31L72 = CARRY(HB31_sload_path[12] & !HB31L52);


--HB31_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

HB31_sload_path[11]_lut_out = HB31_sload_path[11] $ HB31L32;
HB31_sload_path[11] = DFFE(HB31_sload_path[11]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

HB31L52 = CARRY(!HB31L32 # !HB31_sload_path[11]);


--HB31_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

HB31_sload_path[10]_lut_out = HB31_sload_path[10] $ !HB31L12;
HB31_sload_path[10] = DFFE(HB31_sload_path[10]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

HB31L32 = CARRY(HB31_sload_path[10] & !HB31L12);


--HB31_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

HB31_sload_path[9]_lut_out = HB31_sload_path[9] $ HB31L91;
HB31_sload_path[9] = DFFE(HB31_sload_path[9]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

HB31L12 = CARRY(!HB31L91 # !HB31_sload_path[9]);


--HB31_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

HB31_sload_path[8]_lut_out = HB31_sload_path[8] $ !HB31L71;
HB31_sload_path[8] = DFFE(HB31_sload_path[8]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

HB31L91 = CARRY(HB31_sload_path[8] & !HB31L71);


--HB31_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

HB31_sload_path[7]_lut_out = HB31_sload_path[7] $ HB31L51;
HB31_sload_path[7] = DFFE(HB31_sload_path[7]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

HB31L71 = CARRY(!HB31L51 # !HB31_sload_path[7]);


--HB31_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

HB31_sload_path[6]_lut_out = HB31_sload_path[6] $ !HB31L31;
HB31_sload_path[6] = DFFE(HB31_sload_path[6]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

HB31L51 = CARRY(HB31_sload_path[6] & !HB31L31);


--HB31_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

HB31_sload_path[5]_lut_out = HB31_sload_path[5] $ HB31L11;
HB31_sload_path[5] = DFFE(HB31_sload_path[5]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

HB31L31 = CARRY(!HB31L11 # !HB31_sload_path[5]);


--HB31_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

HB31_sload_path[4]_lut_out = HB31_sload_path[4] $ !HB31L9;
HB31_sload_path[4] = DFFE(HB31_sload_path[4]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

HB31L11 = CARRY(HB31_sload_path[4] & !HB31L9);


--HB31_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

HB31_sload_path[3]_lut_out = HB31_sload_path[3] $ HB31L7;
HB31_sload_path[3] = DFFE(HB31_sload_path[3]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

HB31L9 = CARRY(!HB31L7 # !HB31_sload_path[3]);


--HB31_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

HB31_sload_path[2]_lut_out = HB31_sload_path[2] $ !HB31L5;
HB31_sload_path[2] = DFFE(HB31_sload_path[2]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

HB31L7 = CARRY(HB31_sload_path[2] & !HB31L5);


--HB31_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

HB31_sload_path[1]_lut_out = HB31_sload_path[1] $ HB31L3;
HB31_sload_path[1] = DFFE(HB31_sload_path[1]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

HB31L5 = CARRY(!HB31L3 # !HB31_sload_path[1]);


--HB31_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB31_sload_path[0]_lut_out = !HB31_sload_path[0];
HB31_sload_path[0] = DFFE(HB31_sload_path[0]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB31L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB31L3 = CARRY(HB31_sload_path[0]);


--HB1_sload_path[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

HB1_sload_path[1]_lut_out = HB1_sload_path[1] $ HB1L3;
HB1_sload_path[1]_reg_input = !DB1_rst_divide & HB1_sload_path[1]_lut_out;
HB1_sload_path[1] = DFFE(HB1_sload_path[1]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );


--HB1_sload_path[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB1_sload_path[0]_lut_out = !HB1_sload_path[0];
HB1_sload_path[0]_reg_input = !DB1_rst_divide & HB1_sload_path[0]_lut_out;
HB1_sload_path[0] = DFFE(HB1_sload_path[0]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB1L3 = CARRY(HB1_sload_path[0]);


--HB2_sload_path[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_376|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

HB2_sload_path[1]_lut_out = HB2_sload_path[1] $ HB2L3;
HB2_sload_path[1]_reg_input = !DB2_rst_divide & HB2_sload_path[1]_lut_out;
HB2_sload_path[1] = DFFE(HB2_sload_path[1]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );


--HB2_sload_path[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_376|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB2_sload_path[0]_lut_out = !HB2_sload_path[0];
HB2_sload_path[0]_reg_input = !DB2_rst_divide & HB2_sload_path[0]_lut_out;
HB2_sload_path[0] = DFFE(HB2_sload_path[0]_reg_input, GLOBAL(LB1_outclock1), !W1L4Q, , );

--HB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_376|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB2L3 = CARRY(HB2_sload_path[0]);


--HB11_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is normal

HB11_sload_path[10]_lut_out = HB11_sload_path[10] $ !HB11L12;
HB11_sload_path[10]_reg_input = Z1_command_0_local[26] & HB11_sload_path[10]_lut_out;
HB11_sload_path[10] = DFFE(HB11_sload_path[10]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );


--HB11_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

HB11_sload_path[9]_lut_out = HB11_sload_path[9] $ HB11L91;
HB11_sload_path[9]_reg_input = Z1_command_0_local[26] & HB11_sload_path[9]_lut_out;
HB11_sload_path[9] = DFFE(HB11_sload_path[9]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

HB11L12 = CARRY(!HB11L91 # !HB11_sload_path[9]);


--HB11_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

HB11_sload_path[8]_lut_out = HB11_sload_path[8] $ !HB11L71;
HB11_sload_path[8]_reg_input = Z1_command_0_local[26] & HB11_sload_path[8]_lut_out;
HB11_sload_path[8] = DFFE(HB11_sload_path[8]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

HB11L91 = CARRY(HB11_sload_path[8] & !HB11L71);


--HB11_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

HB11_sload_path[7]_lut_out = HB11_sload_path[7] $ HB11L51;
HB11_sload_path[7]_reg_input = Z1_command_0_local[26] & HB11_sload_path[7]_lut_out;
HB11_sload_path[7] = DFFE(HB11_sload_path[7]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

HB11L71 = CARRY(!HB11L51 # !HB11_sload_path[7]);


--HB11_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

HB11_sload_path[6]_lut_out = HB11_sload_path[6] $ !HB11L31;
HB11_sload_path[6]_reg_input = Z1_command_0_local[26] & HB11_sload_path[6]_lut_out;
HB11_sload_path[6] = DFFE(HB11_sload_path[6]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

HB11L51 = CARRY(HB11_sload_path[6] & !HB11L31);


--HB11_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

HB11_sload_path[5]_lut_out = HB11_sload_path[5] $ HB11L11;
HB11_sload_path[5]_reg_input = Z1_command_0_local[26] & HB11_sload_path[5]_lut_out;
HB11_sload_path[5] = DFFE(HB11_sload_path[5]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

HB11L31 = CARRY(!HB11L11 # !HB11_sload_path[5]);


--HB11_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

HB11_sload_path[4]_lut_out = HB11_sload_path[4] $ !HB11L9;
HB11_sload_path[4]_reg_input = Z1_command_0_local[26] & HB11_sload_path[4]_lut_out;
HB11_sload_path[4] = DFFE(HB11_sload_path[4]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

HB11L11 = CARRY(HB11_sload_path[4] & !HB11L9);


--HB11_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

HB11_sload_path[3]_lut_out = HB11_sload_path[3] $ HB11L7;
HB11_sload_path[3]_reg_input = Z1_command_0_local[26] & HB11_sload_path[3]_lut_out;
HB11_sload_path[3] = DFFE(HB11_sload_path[3]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

HB11L9 = CARRY(!HB11L7 # !HB11_sload_path[3]);


--HB11_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

HB11_sload_path[2]_lut_out = HB11_sload_path[2] $ !HB11L5;
HB11_sload_path[2]_reg_input = Z1_command_0_local[26] & HB11_sload_path[2]_lut_out;
HB11_sload_path[2] = DFFE(HB11_sload_path[2]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

HB11L7 = CARRY(HB11_sload_path[2] & !HB11L5);


--HB11_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

HB11_sload_path[1]_lut_out = HB11_sload_path[1] $ HB11L3;
HB11_sload_path[1]_reg_input = Z1_command_0_local[26] & HB11_sload_path[1]_lut_out;
HB11_sload_path[1] = DFFE(HB11_sload_path[1]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

HB11L5 = CARRY(!HB11L3 # !HB11_sload_path[1]);


--HB11_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB11_sload_path[0]_lut_out = !HB11_sload_path[0];
HB11_sload_path[0]_reg_input = Z1_command_0_local[26] & HB11_sload_path[0]_lut_out;
HB11_sload_path[0] = DFFE(HB11_sload_path[0]_reg_input, GLOBAL(LB1_outclock0), !W1L4Q, , );

--HB11L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB11L3 = CARRY(HB11_sload_path[0]);


--HB3_sload_path[1] is lpm_counter:CNT_rtl_373|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

HB3_sload_path[1]_lut_out = HB3_sload_path[1] $ HB3L3;
HB3_sload_path[1] = DFFE(HB3_sload_path[1]_lut_out, GLOBAL(LB1_outclock0), , , );


--HB3_sload_path[0] is lpm_counter:CNT_rtl_373|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB3_sload_path[0]_lut_out = !HB3_sload_path[0];
HB3_sload_path[0] = DFFE(HB3_sload_path[0]_lut_out, GLOBAL(LB1_outclock0), , , );

--HB3L3 is lpm_counter:CNT_rtl_373|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

HB3L3 = CARRY(HB3_sload_path[0]);


--HB21_sload_path[0] is lpm_counter:PGM_rtl_372|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

HB21_sload_path[0]_lut_out = !HB21_sload_path[0];
HB21_sload_path[0] = DFFE(HB21_sload_path[0]_lut_out, GLOBAL(LB2_outclock1), , , );

--HB21L4 is lpm_counter:PGM_rtl_372|alt_synch_counter:wysi_counter|counter_cell[0]~lut2
--operation mode is qfbk_counter

HB21L4 = CARRY(HB21_sload_path[0]);


--SB2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2|portadataout[0]
SB2_portadataout[0] = INPUT();


--SB1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
SB1_portadataout[0] = INPUT();


--RB1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
RB1_core = INPUT();

--RB1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
RB1_MASTERHWRITE = INPUT();

--RB1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
RB1_SLAVEHREADYO = INPUT();

--RB1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
RB1L37 = INPUT();

--RB1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
RB1L57 = INPUT();

--RB1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
RB1L47 = INPUT();

--RB1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
RB1L421 = INPUT();

--RB1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
RB1L27 = INPUT();

--RB1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
RB1L321 = INPUT();

--RB1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
RB1L811 = INPUT();

--RB1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
RB1L25 = INPUT();

--RB1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
RB1L15 = INPUT();

--RB1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
RB1L92 = INPUT();

--RB1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
RB1L43 = INPUT();

--RB1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
RB1L941 = INPUT();

--RB1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
RB1L641 = INPUT();

--RB1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
RB1L741 = INPUT();

--RB1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
RB1L151 = INPUT();

--RB1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
RB1L051 = INPUT();

--RB1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
RB1L841 = INPUT();

--RB1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
RB1_MASTERHADDR[2] = INPUT();

--RB1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
RB1_MASTERHADDR[3] = INPUT();

--RB1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
RB1_MASTERHADDR[4] = INPUT();

--RB1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
RB1_MASTERHADDR[5] = INPUT();

--RB1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
RB1_MASTERHADDR[6] = INPUT();

--RB1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
RB1_MASTERHADDR[7] = INPUT();

--RB1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
RB1_MASTERHADDR[8] = INPUT();

--RB1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
RB1_MASTERHADDR[9] = INPUT();

--RB1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
RB1_MASTERHADDR[10] = INPUT();

--RB1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
RB1_MASTERHADDR[12] = INPUT();

--RB1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
RB1_MASTERHADDR[13] = INPUT();

--RB1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
RB1_MASTERHADDR[14] = INPUT();

--RB1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
RB1_MASTERHADDR[15] = INPUT();

--RB1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
RB1_MASTERHADDR[18] = INPUT();

--RB1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
RB1_MASTERHADDR[19] = INPUT();

--RB1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
RB1_MASTERHTRANS[0] = INPUT();

--RB1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
RB1_MASTERHTRANS[1] = INPUT();

--RB1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
RB1_MASTERHSIZE[0] = INPUT();

--RB1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
RB1_MASTERHSIZE[1] = INPUT();

--RB1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
RB1_MASTERHBURST[0] = INPUT();

--RB1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
RB1_MASTERHBURST[1] = INPUT();

--RB1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
RB1_MASTERHBURST[2] = INPUT();

--RB1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
RB1_MASTERHWDATA[0] = INPUT();

--RB1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
RB1_MASTERHWDATA[1] = INPUT();

--RB1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
RB1_MASTERHWDATA[2] = INPUT();

--RB1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
RB1_MASTERHWDATA[3] = INPUT();

--RB1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
RB1_MASTERHWDATA[4] = INPUT();

--RB1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
RB1_MASTERHWDATA[5] = INPUT();

--RB1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
RB1_MASTERHWDATA[6] = INPUT();

--RB1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
RB1_MASTERHWDATA[7] = INPUT();

--RB1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
RB1_MASTERHWDATA[8] = INPUT();

--RB1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
RB1_MASTERHWDATA[9] = INPUT();

--RB1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
RB1_MASTERHWDATA[10] = INPUT();

--RB1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
RB1_MASTERHWDATA[11] = INPUT();

--RB1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
RB1_MASTERHWDATA[12] = INPUT();

--RB1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
RB1_MASTERHWDATA[13] = INPUT();

--RB1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
RB1_MASTERHWDATA[14] = INPUT();

--RB1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
RB1_MASTERHWDATA[15] = INPUT();

--RB1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
RB1_MASTERHWDATA[16] = INPUT();

--RB1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
RB1_MASTERHWDATA[17] = INPUT();

--RB1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
RB1_MASTERHWDATA[18] = INPUT();

--RB1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
RB1_MASTERHWDATA[19] = INPUT();

--RB1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
RB1_MASTERHWDATA[20] = INPUT();

--RB1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
RB1_MASTERHWDATA[21] = INPUT();

--RB1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
RB1_MASTERHWDATA[22] = INPUT();

--RB1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
RB1_MASTERHWDATA[23] = INPUT();

--RB1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
RB1_MASTERHWDATA[24] = INPUT();

--RB1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
RB1_MASTERHWDATA[25] = INPUT();

--RB1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
RB1_MASTERHWDATA[26] = INPUT();

--RB1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
RB1_MASTERHWDATA[27] = INPUT();

--RB1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
RB1_MASTERHWDATA[28] = INPUT();

--RB1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
RB1_MASTERHWDATA[29] = INPUT();

--RB1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
RB1_MASTERHWDATA[30] = INPUT();

--RB1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
RB1_MASTERHWDATA[31] = INPUT();

--RB1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
RB1L87 = INPUT();

--RB1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
RB1L97 = INPUT();

--RB1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
RB1L08 = INPUT();

--RB1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
RB1L18 = INPUT();

--RB1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
RB1L75 = INPUT();

--RB1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
RB1L85 = INPUT();

--RB1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
RB1L95 = INPUT();

--RB1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
RB1L06 = INPUT();

--RB1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
RB1L16 = INPUT();

--RB1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
RB1L26 = INPUT();

--RB1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
RB1L36 = INPUT();

--RB1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
RB1L46 = INPUT();

--RB1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
RB1L56 = INPUT();

--RB1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
RB1L66 = INPUT();

--RB1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
RB1L76 = INPUT();

--RB1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
RB1L86 = INPUT();

--RB1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
RB1L96 = INPUT();

--RB1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
RB1L07 = INPUT();

--RB1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
RB1L17 = INPUT();

--RB1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
RB1L67 = INPUT();

--RB1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
RB1L77 = INPUT();

--RB1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
RB1L68 = INPUT();

--RB1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
RB1L78 = INPUT();

--RB1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
RB1L88 = INPUT();

--RB1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
RB1L98 = INPUT();

--RB1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
RB1L09 = INPUT();

--RB1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
RB1L19 = INPUT();

--RB1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
RB1L29 = INPUT();

--RB1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
RB1L39 = INPUT();

--RB1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
RB1L49 = INPUT();

--RB1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
RB1L59 = INPUT();

--RB1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
RB1L69 = INPUT();

--RB1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
RB1L79 = INPUT();

--RB1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
RB1L89 = INPUT();

--RB1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
RB1L99 = INPUT();

--RB1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
RB1L001 = INPUT();

--RB1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
RB1L101 = INPUT();

--RB1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
RB1L201 = INPUT();

--RB1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
RB1L301 = INPUT();

--RB1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
RB1L401 = INPUT();

--RB1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
RB1L501 = INPUT();

--RB1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
RB1L601 = INPUT();

--RB1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
RB1L701 = INPUT();

--RB1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
RB1L801 = INPUT();

--RB1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
RB1L901 = INPUT();

--RB1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
RB1L011 = INPUT();

--RB1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
RB1L111 = INPUT();

--RB1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
RB1L211 = INPUT();

--RB1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
RB1L311 = INPUT();

--RB1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
RB1L411 = INPUT();

--RB1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
RB1L511 = INPUT();

--RB1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
RB1L611 = INPUT();

--RB1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
RB1L711 = INPUT();

--RB1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
RB1L911 = INPUT();

--RB1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
RB1L021 = INPUT();

--RB1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
RB1L121 = INPUT();

--RB1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
RB1L221 = INPUT();

--RB1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
RB1L28 = INPUT();

--RB1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
RB1L38 = INPUT();

--RB1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
RB1L48 = INPUT();

--RB1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
RB1L58 = INPUT();

--RB1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
RB1L53 = INPUT();

--RB1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
RB1L63 = INPUT();

--RB1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
RB1L73 = INPUT();

--RB1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
RB1L83 = INPUT();

--RB1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
RB1L93 = INPUT();

--RB1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
RB1L04 = INPUT();

--RB1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
RB1L14 = INPUT();

--RB1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
RB1L24 = INPUT();

--RB1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
RB1L34 = INPUT();

--RB1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
RB1L44 = INPUT();

--RB1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
RB1L54 = INPUT();

--RB1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
RB1L64 = INPUT();

--RB1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
RB1L74 = INPUT();

--RB1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
RB1L84 = INPUT();

--RB1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
RB1L94 = INPUT();

--RB1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
RB1L05 = INPUT();

--RB1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
RB1L72 = INPUT();

--RB1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
RB1L82 = INPUT();

--RB1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
RB1L03 = INPUT();

--RB1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
RB1L13 = INPUT();

--RB1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
RB1L23 = INPUT();

--RB1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
RB1L33 = INPUT();

--RB1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
RB1L2 = INPUT();

--RB1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
RB1L3 = INPUT();

--RB1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
RB1L4 = INPUT();

--RB1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
RB1L5 = INPUT();

--RB1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
RB1L6 = INPUT();

--RB1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
RB1L7 = INPUT();

--RB1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
RB1L8 = INPUT();

--RB1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
RB1L9 = INPUT();

--RB1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
RB1L01 = INPUT();

--RB1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
RB1L11 = INPUT();

--RB1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
RB1L21 = INPUT();

--RB1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
RB1L31 = INPUT();

--RB1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
RB1L41 = INPUT();

--RB1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
RB1L51 = INPUT();

--RB1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
RB1L61 = INPUT();

--RB1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
RB1L71 = INPUT();

--RB1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
RB1L81 = INPUT();

--RB1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
RB1L91 = INPUT();

--RB1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
RB1L02 = INPUT();

--RB1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
RB1L12 = INPUT();

--RB1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
RB1L22 = INPUT();

--RB1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
RB1L32 = INPUT();

--RB1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
RB1L42 = INPUT();

--RB1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
RB1L52 = INPUT();

--RB1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
RB1L62 = INPUT();


--E1L65Q is com_dac_tx:com_DAC_TX_inst|COM_TX_SLEEP~reg0
--operation mode is normal

E1L65Q_lut_out = VCC;
E1L65Q = DFFE(E1L65Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--E1L55Q is com_dac_tx:com_DAC_TX_inst|COM_DB[13]~reg0
--operation mode is normal

E1L55Q_lut_out = Z1_command_1_local[0] & E1L27 # !Z1_command_1_local[0] & (E1L901Q # E1L97);
E1L55Q = DFFE(E1L55Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--E1L45Q is com_dac_tx:com_DAC_TX_inst|COM_DB[12]~reg0
--operation mode is normal

E1L45Q_lut_out = Z1_command_1_local[0] & E1L16 # !Z1_command_1_local[0] & Z1_command_1_local[1] & !E1L87;
E1L45Q = DFFE(E1L45Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--E1L35Q is com_dac_tx:com_DAC_TX_inst|COM_DB[11]~reg0
--operation mode is normal

E1L35Q_lut_out = Z1_command_1_local[0] & E1L26 # !Z1_command_1_local[0] & Z1_command_1_local[1] & !E1L87;
E1L35Q = DFFE(E1L35Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--E1L25Q is com_dac_tx:com_DAC_TX_inst|COM_DB[10]~reg0
--operation mode is normal

E1L25Q_lut_out = Z1_command_1_local[0] & E1L36 # !Z1_command_1_local[0] & Z1_command_1_local[1] & !E1L87;
E1L25Q = DFFE(E1L25Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--E1L15Q is com_dac_tx:com_DAC_TX_inst|COM_DB[9]~reg0
--operation mode is normal

E1L15Q_lut_out = Z1_command_1_local[0] & E1L46 # !Z1_command_1_local[0] & Z1_command_1_local[1] & !E1L87;
E1L15Q = DFFE(E1L15Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--E1L05Q is com_dac_tx:com_DAC_TX_inst|COM_DB[8]~reg0
--operation mode is normal

E1L05Q_lut_out = Z1_command_1_local[0] & E1L56 # !Z1_command_1_local[0] & Z1_command_1_local[1] & !E1L87;
E1L05Q = DFFE(E1L05Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--E1L94Q is com_dac_tx:com_DAC_TX_inst|COM_DB[7]~reg0
--operation mode is normal

E1L94Q_lut_out = Z1_command_1_local[0] & E1L66 # !Z1_command_1_local[0] & Z1_command_1_local[1] & !E1L87;
E1L94Q = DFFE(E1L94Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--E1L84Q is com_dac_tx:com_DAC_TX_inst|COM_DB[6]~reg0
--operation mode is normal

E1L84Q_lut_out = Z1_command_1_local[0] & E1L76 # !Z1_command_1_local[0] & Z1_command_1_local[1] & !E1L901Q;
E1L84Q = DFFE(E1L84Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--X1L66Q is rs486:inst_rs486|HDV_RxENA~reg0
--operation mode is normal

X1L66Q_lut_out = Z1_command_1_local[9];
X1L66Q = DFFE(X1L66Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , !Z1_command_1_local[11]);


--X1L76Q is rs486:inst_rs486|HDV_TxENA~reg0
--operation mode is normal

X1L76Q_lut_out = Z1_command_1_local[10] & (!X1L68Q # !Z1_command_1_local[11]) # !Z1_command_1_local[10] & Z1_command_1_local[11] & !X1L68Q;
X1L76Q = DFFE(X1L76Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--X1L56Q is rs486:inst_rs486|HDV_IN~reg0
--operation mode is normal

X1L56Q_lut_out = Z1_command_1_local[11] & (X1L96 # X1L86) # !Z1_command_1_local[11] & Z1_command_1_local[8];
X1L56Q = DFFE(X1L56Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--EB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

EB1_ATWDTrigger_sig_lut_out = EB1_launch_mode[0] # EB1_launch_mode[1] & EB1_discFF;
EB1_ATWDTrigger_sig = DFFE(EB1_ATWDTrigger_sig_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L171Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

CB1L171Q_lut_out = CB1L162Q # CB1_reduce_or_168 & CB1L171Q;
CB1L171Q = DFFE(CB1L171Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L531Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

CB1L531Q_lut_out = CB1_counterclk_high # !CB1_counterclk_low & !CB1_cclk;
CB1L531Q = DFFE(CB1L531Q_lut_out, GLOBAL(LB2_outclock1), !W1L4Q, , );


--DB1L371Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

DB1L371Q_lut_out = DB1L671Q # DB1L371Q & (DB1L771Q # !DB1L051);
DB1L371Q = DFFE(DB1L371Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L271Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

CB1L271Q_lut_out = CB1L271Q & (!CB1L891 # !CB1L791) # !CB1L512;
CB1L271Q = DFFE(CB1L271Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

CB1_channel[1]_lut_out = CB1L812 # CB1_channel[1] & (CB1L362Q # !CB1L102);
CB1_channel[1] = DFFE(CB1_channel[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

CB1_channel[0]_lut_out = CB1_channel[0] & (CB1L362Q # !CB1L102) # !CB1_channel[0] & CB1L852Q;
CB1_channel[0] = DFFE(CB1_channel[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L371Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

CB1L371Q_lut_out = CB1L462Q # CB1L371Q & (CB1L312 # CB1L262Q);
CB1L371Q = DFFE(CB1L371Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L721Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

CB1L721Q_lut_out = CB1L712 # CB1L721Q & (CB1L612 # !CB1L691);
CB1L721Q = DFFE(CB1L721Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L631Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

CB1L631Q_lut_out = CB1L631Q & (CB1L212 # !CB1L002) # !CB1L702;
CB1L631Q = DFFE(CB1L631Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L731Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

CB1L731Q_lut_out = CB1L731Q & (CB1L552Q # !CB1L891) # !CB1L002;
CB1L731Q = DFFE(CB1L731Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--EB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

EB2_ATWDTrigger_sig_lut_out = EB2_launch_mode[0] # EB2_launch_mode[1] & EB2_discFF;
EB2_ATWDTrigger_sig = DFFE(EB2_ATWDTrigger_sig_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L171Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

CB2L171Q_lut_out = CB2L952Q # CB2_reduce_or_168 & CB2L171Q;
CB2L171Q = DFFE(CB2L171Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L531Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

CB2L531Q_lut_out = CB2_counterclk_high # !CB2_counterclk_low & !CB2_cclk;
CB2L531Q = DFFE(CB2L531Q_lut_out, GLOBAL(LB2_outclock1), !W1L4Q, , );


--DB2L371Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

DB2L371Q_lut_out = DB2L671Q # DB2L371Q & (DB2L771Q # !DB2L051);
DB2L371Q = DFFE(DB2L371Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L271Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

CB2L271Q_lut_out = CB2L271Q & (!CB2L891 # !CB2L791) # !CB2L512;
CB2L271Q = DFFE(CB2L271Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

CB2_channel[1]_lut_out = CB2L812 # CB2_channel[1] & (CB2L162Q # !CB2L102);
CB2_channel[1] = DFFE(CB2_channel[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

CB2_channel[0]_lut_out = CB2_channel[0] & (CB2L162Q # !CB2L102) # !CB2_channel[0] & CB2L752Q;
CB2_channel[0] = DFFE(CB2_channel[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L371Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

CB2L371Q_lut_out = CB2L262Q # CB2L371Q & (CB2L312 # CB2L062Q);
CB2L371Q = DFFE(CB2L371Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L721Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

CB2L721Q_lut_out = CB2L712 # CB2L721Q & (CB2L612 # !CB2L691);
CB2L721Q = DFFE(CB2L721Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L631Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

CB2L631Q_lut_out = CB2L631Q & (CB2L212 # !CB2L002) # !CB2L702;
CB2L631Q = DFFE(CB2L631Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L731Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

CB2L731Q_lut_out = CB2L731Q & (CB2L452Q # !CB2L891) # !CB2L002;
CB2L731Q = DFFE(CB2L731Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--Q1L07Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0
--operation mode is normal

Q1L07Q_lut_out = !Q1_MultiSPE1;
Q1L07Q = DFFE(Q1L07Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Q1L09Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0
--operation mode is normal

Q1L09Q_lut_out = !Q1_OneSPE1;
Q1L09Q = DFFE(Q1L09Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1L43Q is r2r:inst_r2r|R2BUS[6]~reg0
--operation mode is normal

V1L43Q_lut_out = !V1_cnt[6];
V1L43Q = DFFE(V1L43Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--V1L33Q is r2r:inst_r2r|R2BUS[5]~reg0
--operation mode is normal

V1L33Q_lut_out = V1_cnt[5];
V1L33Q = DFFE(V1L33Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--V1L23Q is r2r:inst_r2r|R2BUS[4]~reg0
--operation mode is normal

V1L23Q_lut_out = V1_cnt[4];
V1L23Q = DFFE(V1L23Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--V1L13Q is r2r:inst_r2r|R2BUS[3]~reg0
--operation mode is normal

V1L13Q_lut_out = V1_cnt[3];
V1L13Q = DFFE(V1L13Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--V1L03Q is r2r:inst_r2r|R2BUS[2]~reg0
--operation mode is normal

V1L03Q_lut_out = V1_cnt[2];
V1L03Q = DFFE(V1L03Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--V1L92Q is r2r:inst_r2r|R2BUS[1]~reg0
--operation mode is normal

V1L92Q_lut_out = V1_cnt[1];
V1L92Q = DFFE(V1L92Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--V1L82Q is r2r:inst_r2r|R2BUS[0]~reg0
--operation mode is normal

V1L82Q_lut_out = V1_cnt[0];
V1L82Q = DFFE(V1L82Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--Y1L3Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0
--operation mode is normal

Y1L3Q_lut_out = Y1_tick # Y1_cnt_old[10] $ HB11_sload_path[10];
Y1L3Q = DFFE(Y1L3Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

Z1_command_2_local[24]_lut_out = RB1_MASTERHWDATA[24];
Z1_command_2_local[24] = DFFE(Z1_command_2_local[24]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

Z1_command_2_local[26]_lut_out = RB1_MASTERHWDATA[26];
Z1_command_2_local[26] = DFFE(Z1_command_2_local[26]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--B1L3Q is ahb_slave:ahb_slave_inst|masterhready~reg0
--operation mode is normal

B1L3Q_lut_out = !B1L65Q & !B1L83 & !B1L73 & !B1L93;
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--QB1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|dp_feedback_sum~0
--operation mode is normal

QB1L1 = SB2_portadataout[0] & SB1_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0
--operation mode is normal

G1L1Q_lut_out = S1L311Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0
--operation mode is normal

G1L2Q_lut_out = S1L411Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0
--operation mode is normal

G1L3Q_lut_out = S1L511Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0
--operation mode is normal

G1L4Q_lut_out = S1L611Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0
--operation mode is normal

G1L5Q_lut_out = S1L711Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0
--operation mode is normal

G1L6Q_lut_out = S1L811Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0
--operation mode is normal

G1L7Q_lut_out = S1L911Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0
--operation mode is normal

G1L8Q_lut_out = S1L021Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0
--operation mode is normal

G1L9Q_lut_out = S1L121Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0
--operation mode is normal

G1L01Q_lut_out = S1L221Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0
--operation mode is normal

G1L11Q_lut_out = S1L321Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0
--operation mode is normal

G1L21Q_lut_out = S1L421Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0
--operation mode is normal

G1L31Q_lut_out = S1L521Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0
--operation mode is normal

G1L41Q_lut_out = S1L621Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0
--operation mode is normal

G1L51Q_lut_out = S1L721Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0
--operation mode is normal

G1L61Q_lut_out = S1L821Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0
--operation mode is normal

G1L71Q_lut_out = S1L921Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0
--operation mode is normal

G1L81Q_lut_out = S1L031Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0
--operation mode is normal

G1L91Q_lut_out = S1L131Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0
--operation mode is normal

G1L02Q_lut_out = S1L231Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0
--operation mode is normal

G1L12Q_lut_out = S1L331Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0
--operation mode is normal

G1L22Q_lut_out = S1L431Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0
--operation mode is normal

G1L32Q_lut_out = S1L531Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0
--operation mode is normal

G1L42Q_lut_out = S1L631Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0
--operation mode is normal

G1L52Q_lut_out = S1L731Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0
--operation mode is normal

G1L62Q_lut_out = S1L831Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0
--operation mode is normal

G1L72Q_lut_out = S1L931Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0
--operation mode is normal

G1L82Q_lut_out = S1L041Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0
--operation mode is normal

G1L92Q_lut_out = S1L141Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0
--operation mode is normal

G1L03Q_lut_out = S1L241Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0
--operation mode is normal

G1L13Q_lut_out = S1L341Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0
--operation mode is normal

G1L23Q_lut_out = S1L441Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L083Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0
--operation mode is normal

Z1L083Q_lut_out = A1L442 # A1L232 # Z1L891 & Z1L973;
Z1L083Q = DFFE(Z1L083Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L183Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0
--operation mode is normal

Z1L183Q_lut_out = B1L12Q & A1L482 # !B1L12Q & (B1L22Q & A1L482 # !B1L22Q & PB1_q[1]);
Z1L183Q = DFFE(Z1L183Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L283Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0
--operation mode is normal

Z1L283Q_lut_out = A1L642 # A1L332 # Z1L891 & Z1L573;
Z1L283Q = DFFE(Z1L283Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L383Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0
--operation mode is normal

Z1L383Q_lut_out = B1L12Q & A1L582 # !B1L12Q & (B1L22Q & A1L582 # !B1L22Q & PB1_q[3]);
Z1L383Q = DFFE(Z1L383Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L483Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0
--operation mode is normal

Z1L483Q_lut_out = A1L842 # A1L432 # Z1L891 & Z1L173;
Z1L483Q = DFFE(Z1L483Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L583Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0
--operation mode is normal

Z1L583Q_lut_out = B1L12Q & A1L682 # !B1L12Q & (B1L22Q & A1L682 # !B1L22Q & PB1_q[5]);
Z1L583Q = DFFE(Z1L583Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L683Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0
--operation mode is normal

Z1L683Q_lut_out = A1L052 # A1L532 # Z1L891 & Z1L763;
Z1L683Q = DFFE(Z1L683Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L783Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0
--operation mode is normal

Z1L783Q_lut_out = B1L12Q & A1L782 # !B1L12Q & (B1L22Q & A1L782 # !B1L22Q & PB1_q[7]);
Z1L783Q = DFFE(Z1L783Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L883Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0
--operation mode is normal

Z1L883Q_lut_out = A1L352 # A1L632 # Z1L891 & Z1L363;
Z1L883Q = DFFE(Z1L883Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L983Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0
--operation mode is normal

Z1L983Q_lut_out = A1L852 # A1L732 # Z1L891 & Z1L163;
Z1L983Q = DFFE(Z1L983Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L093Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0
--operation mode is normal

Z1L093Q_lut_out = A1L362 # A1L832 # Z1L891 & Z1L953;
Z1L093Q = DFFE(Z1L093Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L193Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0
--operation mode is normal

Z1L193Q_lut_out = A1L762 # A1L932 # Z1L891 & Z1L753;
Z1L193Q = DFFE(Z1L193Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L293Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0
--operation mode is normal

Z1L293Q_lut_out = A1L272 # A1L042 # Z1L891 & Z1L553;
Z1L293Q = DFFE(Z1L293Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L393Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0
--operation mode is normal

Z1L393Q_lut_out = A1L672 # A1L142 # Z1L891 & Z1L353;
Z1L393Q = DFFE(Z1L393Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L493Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0
--operation mode is normal

Z1L493Q_lut_out = A1L182 # A1L242 # Z1L891 & Z1L153;
Z1L493Q = DFFE(Z1L493Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L593Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0
--operation mode is normal

Z1L593Q_lut_out = A1L543 # A1L342 # Z1L891 & Z1L943;
Z1L593Q = DFFE(Z1L593Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L693Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0
--operation mode is normal

Z1L693Q_lut_out = (Z1L802 # Z1L302 & (Z1L902 # Z1L291)) & CASCADE(Z1L012);
Z1L693Q = DFFE(Z1L693Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L793Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0
--operation mode is normal

Z1L793Q_lut_out = Z1L791 & (Z1L672 # Z1L772 & !B1L01Q);
Z1L793Q = DFFE(Z1L793Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L893Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0
--operation mode is normal

Z1L893Q_lut_out = Z1L791 & (Z1L172 # Z1L272 & !B1L01Q);
Z1L893Q = DFFE(Z1L893Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L993Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0
--operation mode is normal

Z1L993Q_lut_out = Z1L791 & (Z1L662 # Z1L762 & !B1L01Q);
Z1L993Q = DFFE(Z1L993Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L004Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0
--operation mode is normal

Z1L004Q_lut_out = Z1L791 & (Z1L162 # Z1L262 & !B1L01Q);
Z1L004Q = DFFE(Z1L004Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L104Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0
--operation mode is normal

Z1L104Q_lut_out = Z1L791 & (Z1L652 # Z1L752 & !B1L01Q);
Z1L104Q = DFFE(Z1L104Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L204Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0
--operation mode is normal

Z1L204Q_lut_out = Z1L791 & (Z1L152 # Z1L252 & !B1L01Q);
Z1L204Q = DFFE(Z1L204Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L304Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0
--operation mode is normal

Z1L304Q_lut_out = Z1L791 & (Z1L642 # Z1L742 & !B1L01Q);
Z1L304Q = DFFE(Z1L304Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L404Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0
--operation mode is normal

Z1L404Q_lut_out = Z1L181 & (Z1L481 # Z1L781 & !B1L21Q);
Z1L404Q = DFFE(Z1L404Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L504Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0
--operation mode is normal

Z1L504Q_lut_out = Z1L791 & (Z1L042 # Z1L142 & !B1L01Q);
Z1L504Q = DFFE(Z1L504Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L604Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0
--operation mode is normal

Z1L604Q_lut_out = Z1L791 & (Z1L532 # Z1L632 & !B1L01Q);
Z1L604Q = DFFE(Z1L604Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L704Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0
--operation mode is normal

Z1L704Q_lut_out = Z1L791 & (Z1L032 # Z1L132 & !B1L01Q);
Z1L704Q = DFFE(Z1L704Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L804Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0
--operation mode is normal

Z1L804Q_lut_out = Z1L181 & (Z1L581 # Z1L981 & !B1L21Q);
Z1L804Q = DFFE(Z1L804Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L904Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0
--operation mode is normal

Z1L904Q_lut_out = Z1L791 & (Z1L522 # Z1L622 & !B1L01Q);
Z1L904Q = DFFE(Z1L904Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L014Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0
--operation mode is normal

Z1L014Q_lut_out = Z1L791 & (Z1L022 # Z1L122 & !B1L01Q);
Z1L014Q = DFFE(Z1L014Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L114Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0
--operation mode is normal

Z1L114Q_lut_out = Z1L791 & (Z1L712 # Z1L512 & !B1L01Q);
Z1L114Q = DFFE(Z1L114Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--W1L4Q is roc:inst_ROC|RST~reg0
--operation mode is normal

W1L4Q_lut_out = !W1L3Q;
W1L4Q = DFFE(W1L4Q_lut_out, GLOBAL(LB1_outclock0), , , );


--E1_up is com_dac_tx:com_DAC_TX_inst|up
--operation mode is normal

E1_up_lut_out = !E1_up;
E1_up = DFFE(E1_up_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L411);


--E1_cnt[7] is com_dac_tx:com_DAC_TX_inst|cnt[7]
--operation mode is normal

E1_cnt[7]_lut_out = !E1L51 & Z1_command_1_local[0];
E1_cnt[7] = DFFE(E1_cnt[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1_cnt[4] is com_dac_tx:com_DAC_TX_inst|cnt[4]
--operation mode is normal

E1_cnt[4]_lut_out = E1L9 & Z1_command_1_local[0];
E1_cnt[4] = DFFE(E1_cnt[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1_cnt[5] is com_dac_tx:com_DAC_TX_inst|cnt[5]
--operation mode is normal

E1_cnt[5]_lut_out = E1L11 & Z1_command_1_local[0];
E1_cnt[5] = DFFE(E1_cnt[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1_cnt[6] is com_dac_tx:com_DAC_TX_inst|cnt[6]
--operation mode is normal

E1_cnt[6]_lut_out = E1L31 & Z1_command_1_local[0];
E1_cnt[6] = DFFE(E1_cnt[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1L58 is com_dac_tx:com_DAC_TX_inst|reduce_nor_14~23
--operation mode is normal

E1L58 = E1_cnt[7] # !E1_cnt[6] # !E1_cnt[5] # !E1_cnt[4];


--E1_cnt[0] is com_dac_tx:com_DAC_TX_inst|cnt[0]
--operation mode is normal

E1_cnt[0]_lut_out = E1L1 & Z1_command_1_local[0];
E1_cnt[0] = DFFE(E1_cnt[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1_cnt[1] is com_dac_tx:com_DAC_TX_inst|cnt[1]
--operation mode is normal

E1_cnt[1]_lut_out = E1L3 & Z1_command_1_local[0];
E1_cnt[1] = DFFE(E1_cnt[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1_cnt[2] is com_dac_tx:com_DAC_TX_inst|cnt[2]
--operation mode is normal

E1_cnt[2]_lut_out = E1L5 & Z1_command_1_local[0];
E1_cnt[2] = DFFE(E1_cnt[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1_cnt[3] is com_dac_tx:com_DAC_TX_inst|cnt[3]
--operation mode is normal

E1_cnt[3]_lut_out = E1L7 & Z1_command_1_local[0];
E1_cnt[3] = DFFE(E1_cnt[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L06);


--E1L68 is com_dac_tx:com_DAC_TX_inst|reduce_nor_14~28
--operation mode is normal

E1L68 = !E1_cnt[3] # !E1_cnt[2] # !E1_cnt[1] # !E1_cnt[0];


--E1L85 is com_dac_tx:com_DAC_TX_inst|i~218
--operation mode is normal

E1L85 = E1_up & (E1L58 # E1L68);


--E1L78 is com_dac_tx:com_DAC_TX_inst|reduce_nor_25~23
--operation mode is normal

E1L78 = E1_cnt[4] # E1_cnt[5] # E1_cnt[6] # !E1_cnt[7];


--E1L88 is com_dac_tx:com_DAC_TX_inst|reduce_nor_25~28
--operation mode is normal

E1L88 = E1_cnt[0] # E1_cnt[1] # E1_cnt[2] # E1_cnt[3];


--E1L95 is com_dac_tx:com_DAC_TX_inst|i~219
--operation mode is normal

E1L95 = !E1_up & (E1L78 # E1L88);


--E1L27 is com_dac_tx:com_DAC_TX_inst|i~586
--operation mode is normal

E1L27 = E1L85 & E1L51 # !E1L85 & (E1L95 & E1L51 # !E1L95 & !E1_cnt[7]);


--E1L901Q is com_dac_tx:com_DAC_TX_inst|state~9
--operation mode is normal

E1L901Q_lut_out = (E1L75 # E1L331 & (E1L69 # E1L79)) & CASCADE(E1L111);
E1L901Q = DFFE(E1L901Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--E1L011Q is com_dac_tx:com_DAC_TX_inst|state~10
--operation mode is normal

E1L011Q_lut_out = E1L211 # E1L331 & !E1_reduce_nor_65 & !E1L801Q;
E1L011Q = DFFE(E1L011Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--E1_normal is com_dac_tx:com_DAC_TX_inst|normal
--operation mode is normal

E1_normal_lut_out = !E1_normal;
E1_normal = DFFE(E1_normal_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , E1L38);


--E1L801Q is com_dac_tx:com_DAC_TX_inst|state~8
--operation mode is normal

E1L801Q_lut_out = !E1L011Q & !E1L901Q & E1L801Q # !E1L37;
E1L801Q = DFFE(E1L801Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

Z1_command_1_local[1]_lut_out = RB1_MASTERHWDATA[1];
Z1_command_1_local[1] = DFFE(Z1_command_1_local[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--E1L97 is com_dac_tx:com_DAC_TX_inst|i~4080
--operation mode is normal

E1L97 = E1_normal & !E1L801Q # !E1_normal & E1L011Q # !Z1_command_1_local[1];


--Z1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

Z1_command_1_local[0]_lut_out = RB1_MASTERHWDATA[0];
Z1_command_1_local[0] = DFFE(Z1_command_1_local[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--E1L16 is com_dac_tx:com_DAC_TX_inst|i~449
--operation mode is normal

E1L16 = E1L85 & E1L31 # !E1L85 & (E1L95 & E1L31 # !E1L95 & E1_cnt[6]);


--E1L331 is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[10]~115
--operation mode is normal

E1L331 = Z1_command_1_local[1] & !Z1_command_1_local[0];


--E1L87 is com_dac_tx:com_DAC_TX_inst|i~4063
--operation mode is normal

E1L87 = E1L801Q & (E1_normal # !E1L011Q) # !E1L801Q & !E1_normal & !E1L011Q;


--E1L26 is com_dac_tx:com_DAC_TX_inst|i~459
--operation mode is normal

E1L26 = E1L85 & E1L11 # !E1L85 & (E1L95 & E1L11 # !E1L95 & E1_cnt[5]);


--E1L36 is com_dac_tx:com_DAC_TX_inst|i~469
--operation mode is normal

E1L36 = E1L85 & E1L9 # !E1L85 & (E1L95 & E1L9 # !E1L95 & E1_cnt[4]);


--E1L46 is com_dac_tx:com_DAC_TX_inst|i~479
--operation mode is normal

E1L46 = E1L85 & E1L7 # !E1L85 & (E1L95 & E1L7 # !E1L95 & E1_cnt[3]);


--E1L56 is com_dac_tx:com_DAC_TX_inst|i~489
--operation mode is normal

E1L56 = E1L85 & E1L5 # !E1L85 & (E1L95 & E1L5 # !E1L95 & E1_cnt[2]);


--E1L66 is com_dac_tx:com_DAC_TX_inst|i~499
--operation mode is normal

E1L66 = E1L85 & E1L3 # !E1L85 & (E1L95 & E1L3 # !E1L95 & E1_cnt[1]);


--E1L76 is com_dac_tx:com_DAC_TX_inst|i~509
--operation mode is normal

E1L76 = E1L85 & E1L1 # !E1L85 & (E1L95 & E1L1 # !E1L95 & E1_cnt[0]);


--Z1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

Z1_command_1_local[9]_lut_out = RB1_MASTERHWDATA[9];
Z1_command_1_local[9] = DFFE(Z1_command_1_local[9]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

Z1_command_1_local[11]_lut_out = RB1_MASTERHWDATA[11];
Z1_command_1_local[11] = DFFE(Z1_command_1_local[11]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

Z1_command_1_local[10]_lut_out = RB1_MASTERHWDATA[10];
Z1_command_1_local[10] = DFFE(Z1_command_1_local[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--X1L68Q is rs486:inst_rs486|state~10
--operation mode is normal

X1L68Q_lut_out = Z1_command_1_local[11] & (X1_reduce_nor_3 & X1L58Q # !X1_reduce_nor_3 & X1L68Q) # !Z1_command_1_local[11] & X1L68Q;
X1L68Q = DFFE(X1L68Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

Z1_command_1_local[8]_lut_out = RB1_MASTERHWDATA[8];
Z1_command_1_local[8] = DFFE(Z1_command_1_local[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--X1_pulse is rs486:inst_rs486|pulse
--operation mode is normal

X1_pulse_lut_out = !X1_pulse;
X1_pulse = DFFE(X1_pulse_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , X1L17);


--X1L48Q is rs486:inst_rs486|state~8
--operation mode is normal

X1L48Q_lut_out = !X1L17 & (X1L48Q # X1_reduce_nor_3 & Z1_command_1_local[11]);
X1L48Q = DFFE(X1L48Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--X1L96 is rs486:inst_rs486|i~188
--operation mode is normal

X1L96 = X1L68Q & (X1L56Q # X1_pulse & !X1L48Q) # !X1L68Q & X1_pulse & !X1L48Q;


--X1L58Q is rs486:inst_rs486|state~9
--operation mode is normal

X1L58Q_lut_out = X1_reduce_nor_3 & (Z1_command_1_local[11] & !X1L48Q # !Z1_command_1_local[11] & X1L58Q) # !X1_reduce_nor_3 & X1L58Q;
X1L58Q = DFFE(X1L58Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--X1L86 is rs486:inst_rs486|i~102
--operation mode is normal

X1L86 = X1L58Q & !X1_pulse;


--EB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

EB1_launch_mode[0]_lut_out = !CB1L902Q & (EB1_ATWDTrigger_sig # EB1L8 & !CB1L821Q);
EB1_launch_mode[0] = DFFE(EB1_launch_mode[0]_lut_out, !GLOBAL(LB1_outclock1), !W1L4Q, , );


--EB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

EB1_launch_mode[1]_lut_out = !CB1L902Q & (EB1_ATWDTrigger_sig # !CB1L821Q & EB1L7);
EB1_launch_mode[1] = DFFE(EB1_launch_mode[1]_lut_out, !GLOBAL(LB1_outclock1), !W1L4Q, , );


--EB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

EB1_discFF_lut_out = VCC;
EB1_discFF = DFFE(EB1_discFF_lut_out, OneSPE, !H1L1, , );


--CB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~15
--operation mode is normal

CB1L162Q_lut_out = CB1L012 # CB1L552Q & !CB1L491 & !CB1L591;
CB1L162Q = DFFE(CB1L162Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~11
--operation mode is normal

CB1L752Q_lut_out = CB1L852Q # EB1_TriggerComplete_in_sync & CB1L562Q;
CB1L752Q = DFFE(CB1L752Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~9
--operation mode is normal

CB1L552Q_lut_out = CB1_reduce_nor_45 & (CB1L552Q # CB1L462Q & !CB1_reduce_nor_29) # !CB1_reduce_nor_45 & CB1L462Q & !CB1_reduce_nor_29;
CB1L552Q = DFFE(CB1L552Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~17
--operation mode is normal

CB1L362Q_lut_out = EB1_TriggerComplete_in_sync & (CB1L362Q # CB1L262Q & CB1L112) # !EB1_TriggerComplete_in_sync & CB1L262Q & CB1L112;
CB1L362Q = DFFE(CB1L362Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~12
--operation mode is normal

CB1L852Q_lut_out = CB1L262Q & (!CB1_channel[1] # !CB1_channel[0]);
CB1L852Q = DFFE(CB1L852Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~10
--operation mode is normal

CB1L652Q_lut_out = CB1L952Q # CB1L062Q # CB1L652Q & !EB1_ATWDTrigger_sig;
CB1L652Q = DFFE(CB1L652Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

CB1L791 = !CB1L362Q & !CB1L852Q & !CB1L652Q;


--CB1L562Q is atwd:atwd0|atwd_control:inst_atwd_control|state~19
--operation mode is normal

CB1L562Q_lut_out = CB1L652Q & (EB1_ATWDTrigger_sig # CB1L562Q & !EB1_TriggerComplete_in_sync) # !CB1L652Q & CB1L562Q & !EB1_TriggerComplete_in_sync;
CB1L562Q = DFFE(CB1L562Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~18
--operation mode is normal

CB1L462Q_lut_out = CB1L752Q # CB1L462Q & (CB1L381 # CB1L481);
CB1L462Q = DFFE(CB1L462Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~13
--operation mode is normal

CB1L952Q_lut_out = CB1L362Q & !EB1_TriggerComplete_in_sync;
CB1L952Q = DFFE(CB1L952Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~14
--operation mode is normal

CB1L062Q_lut_out = !CB1L452Q;
CB1L062Q = DFFE(CB1L062Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

CB1L691 = !CB1L562Q & !CB1L462Q & !CB1L952Q & !CB1L062Q;


--CB1_reduce_or_168 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_168
--operation mode is normal

CB1_reduce_or_168 = CB1L752Q # CB1L552Q # !CB1L691 # !CB1L791;


--CB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

CB1_counterclk_high_lut_out = CB1L162Q # CB1_counterclk_high & (!CB1L691 # !CB1L302);
CB1_counterclk_high = DFFE(CB1_counterclk_high_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

CB1_counterclk_low_lut_out = CB1L912 # CB1_counterclk_low & (!CB1L691 # !CB1L302);
CB1_counterclk_low = DFFE(CB1_counterclk_low_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk
--operation mode is normal

CB1_cclk_lut_out = CB1_counterclk_high # !CB1_counterclk_low & !CB1_cclk;
CB1_cclk = DFFE(CB1_cclk_lut_out, GLOBAL(LB2_outclock1), , , !W1L4Q);


--DB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

DB1L671Q_lut_out = DB1L571Q & HB1_sload_path[1];
DB1L671Q = DFFE(DB1L671Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

DB1L771Q_lut_out = DB1L671Q # DB1L771Q & HB1_sload_path[1];
DB1L771Q = DFFE(DB1L771Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

DB1L081Q_lut_out = DB1L971Q;
DB1L081Q = DFFE(DB1L081Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

DB1L971Q_lut_out = DB1L871Q;
DB1L971Q = DFFE(DB1L971Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB1L051 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

DB1L051 = !DB1L081Q & !DB1L971Q;


--CB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

CB1L891 = CB1L691 & !CB1L752Q;


--CB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~8
--operation mode is normal

CB1L452Q_lut_out = VCC;
CB1L452Q = DFFE(CB1L452Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~16
--operation mode is normal

CB1L262Q_lut_out = DB1L831Q & CB1L162Q;
CB1L262Q = DFFE(CB1L262Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~25
--operation mode is normal

CB1L512 = CB1L452Q & !CB1L262Q & !CB1L162Q;


--CB1L812 is atwd:atwd0|atwd_control:inst_atwd_control|Select_157_rtl_49~1
--operation mode is normal

CB1L812 = CB1L852Q & (CB1_channel[0] $ CB1_channel[1]);


--CB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

CB1L002 = !CB1L262Q & !CB1L162Q;


--CB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

CB1L102 = CB1L691 & CB1L002 & !CB1L752Q & !CB1L552Q;


--CB1L712 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~52
--operation mode is normal

CB1L712 = CB1L262Q # CB1L852Q # CB1L162Q # !CB1L452Q;


--CB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~40
--operation mode is normal

CB1L612 = CB1L552Q # CB1L362Q # CB1L652Q;


--CB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|Select_145_rtl_53~41
--operation mode is normal

CB1L212 = CB1L562Q # CB1L462Q # CB1L952Q # CB1L752Q;


--CB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

CB1L702 = CB1L452Q & !CB1L362Q & !CB1L852Q & !CB1L652Q;


--EB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

EB2_launch_mode[0]_lut_out = !CB2L902Q & (EB2_ATWDTrigger_sig # EB2L8 & !CB2L821Q);
EB2_launch_mode[0] = DFFE(EB2_launch_mode[0]_lut_out, !GLOBAL(LB1_outclock1), !W1L4Q, , );


--EB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

EB2_launch_mode[1]_lut_out = !CB2L902Q & (EB2_ATWDTrigger_sig # !CB2L821Q & EB2L7);
EB2_launch_mode[1] = DFFE(EB2_launch_mode[1]_lut_out, !GLOBAL(LB1_outclock1), !W1L4Q, , );


--EB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

EB2_discFF_lut_out = VCC;
EB2_discFF = DFFE(EB2_discFF_lut_out, OneSPE, !H1L8, , );


--CB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~15
--operation mode is normal

CB2L952Q_lut_out = CB2L012 # CB2L452Q & !CB2L491 & !CB2L591;
CB2L952Q = DFFE(CB2L952Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~11
--operation mode is normal

CB2L652Q_lut_out = CB2L752Q # EB2_TriggerComplete_in_sync & CB2L362Q;
CB2L652Q = DFFE(CB2L652Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L452Q is atwd:atwd1|atwd_control:inst_atwd_control|state~9
--operation mode is normal

CB2L452Q_lut_out = CB2_reduce_nor_45 & (CB2L452Q # CB2L262Q & !CB2_reduce_nor_29) # !CB2_reduce_nor_45 & CB2L262Q & !CB2_reduce_nor_29;
CB2L452Q = DFFE(CB2L452Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~17
--operation mode is normal

CB2L162Q_lut_out = EB2_TriggerComplete_in_sync & (CB2L162Q # CB2L062Q & CB2L112) # !EB2_TriggerComplete_in_sync & CB2L062Q & CB2L112;
CB2L162Q = DFFE(CB2L162Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~12
--operation mode is normal

CB2L752Q_lut_out = CB2L062Q & (!CB2_channel[1] # !CB2_channel[0]);
CB2L752Q = DFFE(CB2L752Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~10
--operation mode is normal

CB2L552Q_lut_out = CB2L852Q # CB1L062Q # CB2L552Q & !EB2_ATWDTrigger_sig;
CB2L552Q = DFFE(CB2L552Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

CB2L791 = !CB2L162Q & !CB2L752Q & !CB2L552Q;


--CB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~19
--operation mode is normal

CB2L362Q_lut_out = CB2L552Q & (EB2_ATWDTrigger_sig # CB2L362Q & !EB2_TriggerComplete_in_sync) # !CB2L552Q & CB2L362Q & !EB2_TriggerComplete_in_sync;
CB2L362Q = DFFE(CB2L362Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~18
--operation mode is normal

CB2L262Q_lut_out = CB2L652Q # CB2L262Q & (CB2L381 # CB2L481);
CB2L262Q = DFFE(CB2L262Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~13
--operation mode is normal

CB2L852Q_lut_out = CB2L162Q & !EB2_TriggerComplete_in_sync;
CB2L852Q = DFFE(CB2L852Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

CB2L691 = !CB2L362Q & !CB2L262Q & !CB2L852Q & !CB1L062Q;


--CB2_reduce_or_168 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_168
--operation mode is normal

CB2_reduce_or_168 = CB2L652Q # CB2L452Q # !CB2L691 # !CB2L791;


--CB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

CB2_counterclk_high_lut_out = CB2L952Q # CB2_counterclk_high & (!CB2L691 # !CB2L302);
CB2_counterclk_high = DFFE(CB2_counterclk_high_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

CB2_counterclk_low_lut_out = CB2L912 # CB2_counterclk_low & (!CB2L691 # !CB2L302);
CB2_counterclk_low = DFFE(CB2_counterclk_low_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk
--operation mode is normal

CB2_cclk_lut_out = CB2_counterclk_high # !CB2_counterclk_low & !CB2_cclk;
CB2_cclk = DFFE(CB2_cclk_lut_out, GLOBAL(LB2_outclock1), , , !W1L4Q);


--DB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

DB2L671Q_lut_out = DB2L571Q & HB2_sload_path[1];
DB2L671Q = DFFE(DB2L671Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

DB2L771Q_lut_out = DB2L671Q # DB2L771Q & HB2_sload_path[1];
DB2L771Q = DFFE(DB2L771Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

DB2L081Q_lut_out = DB2L971Q;
DB2L081Q = DFFE(DB2L081Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

DB2L971Q_lut_out = DB2L871Q;
DB2L971Q = DFFE(DB2L971Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB2L051 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

DB2L051 = !DB2L081Q & !DB2L971Q;


--CB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

CB2L891 = CB2L691 & !CB2L652Q;


--CB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~16
--operation mode is normal

CB2L062Q_lut_out = DB2L831Q & CB2L952Q;
CB2L062Q = DFFE(CB2L062Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~25
--operation mode is normal

CB2L512 = CB1L452Q & !CB2L062Q & !CB2L952Q;


--CB2L812 is atwd:atwd1|atwd_control:inst_atwd_control|Select_157_rtl_58~1
--operation mode is normal

CB2L812 = CB2L752Q & (CB2_channel[0] $ CB2_channel[1]);


--CB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

CB2L002 = !CB2L062Q & !CB2L952Q;


--CB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

CB2L102 = CB2L691 & CB2L002 & !CB2L652Q & !CB2L452Q;


--CB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~52
--operation mode is normal

CB2L712 = CB2L062Q # CB2L752Q # CB2L952Q # !CB1L452Q;


--CB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~40
--operation mode is normal

CB2L612 = CB2L452Q # CB2L162Q # CB2L552Q;


--CB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|Select_145_rtl_62~41
--operation mode is normal

CB2L212 = CB2L362Q # CB2L262Q # CB2L852Q # CB2L652Q;


--CB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

CB2L702 = CB1L452Q & !CB2L162Q & !CB2L752Q & !CB2L552Q;


--Q1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1
--operation mode is normal

Q1_MultiSPE1_lut_out = Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--Q1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1
--operation mode is normal

Q1_OneSPE1_lut_out = Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--N1L4Q is fe_testpulse:inst_fe_testpulse|i~5
--operation mode is normal

N1L4Q_lut_out = !N1_tick_old0 & !N1_tick_old1 & !N1L3 & !N1_tick_old;
N1L4Q = DFFE(N1L4Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1L52Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0
--operation mode is normal

M1L52Q_lut_out = M1_cntp[3];
M1L52Q = DFFE(M1L52Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--M1L62Q is fe_r2r:inst_fe_r2r|i~46
--operation mode is normal

M1L62Q_lut_out = !Z1_command_0_local[30];
M1L62Q = DFFE(M1L62Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1L42Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0
--operation mode is normal

M1L42Q_lut_out = M1_cntp[2];
M1L42Q = DFFE(M1L42Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--M1L32Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0
--operation mode is normal

M1L32Q_lut_out = M1_cntp[1];
M1L32Q = DFFE(M1L32Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--M1L22Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0
--operation mode is normal

M1L22Q_lut_out = M1_cntp[0];
M1L22Q = DFFE(M1L22Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--M1L12Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0
--operation mode is normal

M1L12Q_lut_out = M1_cntn[3];
M1L12Q = DFFE(M1L12Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--M1L02Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0
--operation mode is normal

M1L02Q_lut_out = M1_cntn[2];
M1L02Q = DFFE(M1L02Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--M1L91Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0
--operation mode is normal

M1L91Q_lut_out = M1_cntn[1];
M1L91Q = DFFE(M1L91Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--M1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0
--operation mode is normal

M1L81Q_lut_out = M1_cntn[0];
M1L81Q = DFFE(M1L81Q_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--V1_cnt[6] is r2r:inst_r2r|cnt[6]
--operation mode is normal

V1_cnt[6]_lut_out = Z1_command_0_local[28] & (V1L22 & !V1L31 # !V1L22 & V1_cnt[6]);
V1_cnt[6] = DFFE(V1_cnt[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1_cnt[5] is r2r:inst_r2r|cnt[5]
--operation mode is normal

V1_cnt[5]_lut_out = Z1_command_0_local[28] & (V1L22 & V1L11 # !V1L22 & V1_cnt[5]);
V1_cnt[5] = DFFE(V1_cnt[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1_cnt[4] is r2r:inst_r2r|cnt[4]
--operation mode is normal

V1_cnt[4]_lut_out = Z1_command_0_local[28] & (V1L22 & V1L9 # !V1L22 & V1_cnt[4]);
V1_cnt[4] = DFFE(V1_cnt[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1_cnt[3] is r2r:inst_r2r|cnt[3]
--operation mode is normal

V1_cnt[3]_lut_out = Z1_command_0_local[28] & (V1L22 & V1L7 # !V1L22 & V1_cnt[3]);
V1_cnt[3] = DFFE(V1_cnt[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1_cnt[2] is r2r:inst_r2r|cnt[2]
--operation mode is normal

V1_cnt[2]_lut_out = Z1_command_0_local[28] & (V1L22 & V1L5 # !V1L22 & V1_cnt[2]);
V1_cnt[2] = DFFE(V1_cnt[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1_cnt[1] is r2r:inst_r2r|cnt[1]
--operation mode is normal

V1_cnt[1]_lut_out = Z1_command_0_local[28] & (V1L22 & V1L3 # !V1L22 & V1_cnt[1]);
V1_cnt[1] = DFFE(V1_cnt[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1_cnt[0] is r2r:inst_r2r|cnt[0]
--operation mode is normal

V1_cnt[0]_lut_out = Z1_command_0_local[28] & (V1L22 & V1L1 # !V1L22 & V1_cnt[0]);
V1_cnt[0] = DFFE(V1_cnt[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Y1_tick is single_led:inst_single_led|tick
--operation mode is normal

Y1_tick_lut_out = Y1_cnt_old[10] $ HB11_sload_path[10];
Y1_tick = DFFE(Y1_tick_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Y1_cnt_old[10] is single_led:inst_single_led|cnt_old[10]
--operation mode is normal

Y1_cnt_old[10]_lut_out = HB11_sload_path[10];
Y1_cnt_old[10] = DFFE(Y1_cnt_old[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--K1L061Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0
--operation mode is normal

K1L061Q_lut_out = K1L261 & (K1L112Q $ K1_last_down_pol) # !K1L261 & Z1_command_2_local[8];
K1L061Q = DFFE(K1L061Q_lut_out, GLOBAL(LB1_outclock0), , , );


--K1L361Q is coinc:inst_coinc|i~193
--operation mode is normal

K1L361Q_lut_out = K1L761 # K1L861 & (K1L212Q # K1L112Q);
K1L361Q = DFFE(K1L361Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

Z1_command_2_local[12]_lut_out = RB1_MASTERHWDATA[12];
Z1_command_2_local[12] = DFFE(Z1_command_2_local[12]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

Z1_command_2_local[13]_lut_out = RB1_MASTERHWDATA[13];
Z1_command_2_local[13] = DFFE(Z1_command_2_local[13]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--K1L161Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0
--operation mode is normal

K1L161Q_lut_out = K1L261 & (K1_last_up_pol $ K1L112Q) # !K1L261 & Z1_command_2_local[10];
K1L161Q = DFFE(K1L161Q_lut_out, GLOBAL(LB1_outclock0), , , );


--K1L461Q is coinc:inst_coinc|i~194
--operation mode is normal

K1L461Q_lut_out = K1L961 # !K1L261 & (Z1_command_2_local[11] # Z1_command_2_local[10]);
K1L461Q = DFFE(K1L461Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

Z1_command_2_local[14]_lut_out = RB1_MASTERHWDATA[14];
Z1_command_2_local[14] = DFFE(Z1_command_2_local[14]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

Z1_command_2_local[15]_lut_out = RB1_MASTERHWDATA[15];
Z1_command_2_local[15] = DFFE(Z1_command_2_local[15]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--B1L42Q is ahb_slave:ahb_slave_inst|reg_write~reg0
--operation mode is normal

B1L42Q_lut_out = B1L94 # B1L42Q & (B1L65Q # !B1L05);
B1L42Q = DFFE(B1L42Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L32Q is ahb_slave:ahb_slave_inst|reg_enable~reg0
--operation mode is normal

B1L32Q_lut_out = B1L44 # B1_reduce_nor_4 & (B1L24 # B1L34);
B1L32Q = DFFE(B1L32Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L02Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0
--operation mode is normal

B1L02Q_lut_out = B1L74 & (RB1_MASTERHADDR[15] # B1L02Q & !B1L05) # !B1L74 & B1L02Q & !B1L05;
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L91Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0
--operation mode is normal

B1L91Q_lut_out = B1L74 & (RB1_MASTERHADDR[14] # B1L91Q & !B1L05) # !B1L74 & B1L91Q & !B1L05;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L441 is slaveregister:slaveregister_inst|command_3_local[0]~75
--operation mode is normal

Z1L441 = B1L42Q & B1L32Q & !B1L02Q & !B1L91Q;


--B1L01Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0
--operation mode is normal

B1L01Q_lut_out = B1L74 & (RB1_MASTERHADDR[4] # B1L01Q & !B1L05) # !B1L74 & B1L01Q & !B1L05;
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L11Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0
--operation mode is normal

B1L11Q_lut_out = B1L74 & (RB1_MASTERHADDR[5] # B1L11Q & !B1L05) # !B1L74 & B1L11Q & !B1L05;
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L342 is slaveregister:slaveregister_inst|Mux_302_rtl_410_rtl_578~8
--operation mode is normal

Z1L342 = B1L01Q & !B1L11Q;


--B1L9Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0
--operation mode is normal

B1L9Q_lut_out = B1L74 & (RB1_MASTERHADDR[3] # B1L9Q & !B1L05) # !B1L74 & B1L9Q & !B1L05;
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L331 is slaveregister:slaveregister_inst|command_2_local[24]~32
--operation mode is normal

Z1L331 = Z1L441 & Z1L741 & Z1L342 & B1L9Q;


--Z1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

Z1_command_2_local[28]_lut_out = RB1_MASTERHWDATA[28];
Z1_command_2_local[28] = DFFE(Z1_command_2_local[28]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

Z1_command_2_local[31]_lut_out = RB1_MASTERHWDATA[31];
Z1_command_2_local[31] = DFFE(Z1_command_2_local[31]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

Z1_command_2_local[29]_lut_out = RB1_MASTERHWDATA[29];
Z1_command_2_local[29] = DFFE(Z1_command_2_local[29]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

Z1_command_2_local[30]_lut_out = RB1_MASTERHWDATA[30];
Z1_command_2_local[30] = DFFE(Z1_command_2_local[30]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~12
--operation mode is normal

B1L65Q_lut_out = !RB1_MASTERHWRITE & (B1L23 # B1_reduce_nor_10 & B1L53);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L1 is ahb_slave:ahb_slave_inst|i~1044
--operation mode is normal

B1L1 = RB1_MASTERHSIZE[1] & !RB1_MASTERHSIZE[0] & !RB1_MASTERHBURST[1] & !RB1_MASTERHBURST[2];


--B1L63 is ahb_slave:ahb_slave_inst|Select_545~64
--operation mode is normal

B1L63 = RB1_MASTERHTRANS[1] & (RB1_MASTERHTRANS[0] & !B1L3Q # !RB1_MASTERHTRANS[0] & RB1_MASTERHWRITE) # !RB1_MASTERHTRANS[1] & !B1L3Q;


--B1_reduce_nor_4 is ahb_slave:ahb_slave_inst|reduce_nor_4
--operation mode is normal

B1_reduce_nor_4 = RB1_MASTERHTRANS[0] # RB1_MASTERHTRANS[1];


--B1L25Q is ahb_slave:ahb_slave_inst|slave_state~8
--operation mode is normal

B1L25Q_lut_out = !B1L82 & (B1_reduce_nor_10 # !B1L62 & !B1L52);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L83 is ahb_slave:ahb_slave_inst|Select_545~224
--operation mode is normal

B1L83 = !B1L25Q & (B1L1 & B1L63 # !B1_reduce_nor_4);


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~9
--operation mode is normal

B1L35Q_lut_out = (B1L92 # B1L1 & B1L43 & RB1_MASTERHWRITE) & CASCADE(B1L7);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L73 is ahb_slave:ahb_slave_inst|Select_545~75
--operation mode is normal

B1L73 = B1L35Q & (RB1_MASTERHWRITE # !B1L2);


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~11
--operation mode is normal

B1L55Q_lut_out = !B1L1 & !B1L25Q & (RB1_MASTERHTRANS[0] # RB1_MASTERHTRANS[1]);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~10
--operation mode is normal

B1L45Q_lut_out = B1L03 # B1L65Q # B1L23 & RB1_MASTERHWRITE;
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L93 is ahb_slave:ahb_slave_inst|Select_545~339
--operation mode is normal

B1L93 = B1L55Q # B1L45Q & (RB1_MASTERHWRITE # !RB1_MASTERHTRANS[1]);


--S1L311Q is master_data_source:inst_master_data_source|wdata[0]~reg0
--operation mode is normal

S1L311Q_lut_out = S1L79 & !S1L111 & !S1L211;
S1L311Q = DFFE(S1L311Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L411Q is master_data_source:inst_master_data_source|wdata[1]~reg0
--operation mode is normal

S1L411Q_lut_out = S1L89 & !S1L111 & !S1L211;
S1L411Q = DFFE(S1L411Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L511Q is master_data_source:inst_master_data_source|wdata[2]~reg0
--operation mode is normal

S1L511Q_lut_out = S1L99 & !S1L111 & !S1L211;
S1L511Q = DFFE(S1L511Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L611Q is master_data_source:inst_master_data_source|wdata[3]~reg0
--operation mode is normal

S1L611Q_lut_out = S1L001 & !S1L111 & !S1L211;
S1L611Q = DFFE(S1L611Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L711Q is master_data_source:inst_master_data_source|wdata[4]~reg0
--operation mode is normal

S1L711Q_lut_out = S1L101 & !S1L111 & !S1L211;
S1L711Q = DFFE(S1L711Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L811Q is master_data_source:inst_master_data_source|wdata[5]~reg0
--operation mode is normal

S1L811Q_lut_out = S1L201 & !S1L111 & !S1L211;
S1L811Q = DFFE(S1L811Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L911Q is master_data_source:inst_master_data_source|wdata[6]~reg0
--operation mode is normal

S1L911Q_lut_out = S1L301 & !S1L111 & !S1L211;
S1L911Q = DFFE(S1L911Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L021Q is master_data_source:inst_master_data_source|wdata[7]~reg0
--operation mode is normal

S1L021Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L51 # !RB1_SLAVEHREADYO & S1_data[7]);
S1L021Q = DFFE(S1L021Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L121Q is master_data_source:inst_master_data_source|wdata[8]~reg0
--operation mode is normal

S1L121Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L71 # !RB1_SLAVEHREADYO & S1_data[8]);
S1L121Q = DFFE(S1L121Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L221Q is master_data_source:inst_master_data_source|wdata[9]~reg0
--operation mode is normal

S1L221Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L91 # !RB1_SLAVEHREADYO & S1_data[9]);
S1L221Q = DFFE(S1L221Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L321Q is master_data_source:inst_master_data_source|wdata[10]~reg0
--operation mode is normal

S1L321Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L12 # !RB1_SLAVEHREADYO & S1_data[10]);
S1L321Q = DFFE(S1L321Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L421Q is master_data_source:inst_master_data_source|wdata[11]~reg0
--operation mode is normal

S1L421Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L32 # !RB1_SLAVEHREADYO & S1_data[11]);
S1L421Q = DFFE(S1L421Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L521Q is master_data_source:inst_master_data_source|wdata[12]~reg0
--operation mode is normal

S1L521Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L52 # !RB1_SLAVEHREADYO & S1_data[12]);
S1L521Q = DFFE(S1L521Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L621Q is master_data_source:inst_master_data_source|wdata[13]~reg0
--operation mode is normal

S1L621Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L72 # !RB1_SLAVEHREADYO & S1_data[13]);
S1L621Q = DFFE(S1L621Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L721Q is master_data_source:inst_master_data_source|wdata[14]~reg0
--operation mode is normal

S1L721Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L92 # !RB1_SLAVEHREADYO & S1_data[14]);
S1L721Q = DFFE(S1L721Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L821Q is master_data_source:inst_master_data_source|wdata[15]~reg0
--operation mode is normal

S1L821Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L13 # !RB1_SLAVEHREADYO & S1_data[15]);
S1L821Q = DFFE(S1L821Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L921Q is master_data_source:inst_master_data_source|wdata[16]~reg0
--operation mode is normal

S1L921Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L33 # !RB1_SLAVEHREADYO & S1_data[16]);
S1L921Q = DFFE(S1L921Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L031Q is master_data_source:inst_master_data_source|wdata[17]~reg0
--operation mode is normal

S1L031Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L53 # !RB1_SLAVEHREADYO & S1_data[17]);
S1L031Q = DFFE(S1L031Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L131Q is master_data_source:inst_master_data_source|wdata[18]~reg0
--operation mode is normal

S1L131Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L73 # !RB1_SLAVEHREADYO & S1_data[18]);
S1L131Q = DFFE(S1L131Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L231Q is master_data_source:inst_master_data_source|wdata[19]~reg0
--operation mode is normal

S1L231Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L93 # !RB1_SLAVEHREADYO & S1_data[19]);
S1L231Q = DFFE(S1L231Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L331Q is master_data_source:inst_master_data_source|wdata[20]~reg0
--operation mode is normal

S1L331Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L14 # !RB1_SLAVEHREADYO & S1_data[20]);
S1L331Q = DFFE(S1L331Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L431Q is master_data_source:inst_master_data_source|wdata[21]~reg0
--operation mode is normal

S1L431Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L34 # !RB1_SLAVEHREADYO & S1_data[21]);
S1L431Q = DFFE(S1L431Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L531Q is master_data_source:inst_master_data_source|wdata[22]~reg0
--operation mode is normal

S1L531Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L54 # !RB1_SLAVEHREADYO & S1_data[22]);
S1L531Q = DFFE(S1L531Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L631Q is master_data_source:inst_master_data_source|wdata[23]~reg0
--operation mode is normal

S1L631Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L74 # !RB1_SLAVEHREADYO & S1_data[23]);
S1L631Q = DFFE(S1L631Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L731Q is master_data_source:inst_master_data_source|wdata[24]~reg0
--operation mode is normal

S1L731Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L94 # !RB1_SLAVEHREADYO & S1_data[24]);
S1L731Q = DFFE(S1L731Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L831Q is master_data_source:inst_master_data_source|wdata[25]~reg0
--operation mode is normal

S1L831Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L15 # !RB1_SLAVEHREADYO & S1_data[25]);
S1L831Q = DFFE(S1L831Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L931Q is master_data_source:inst_master_data_source|wdata[26]~reg0
--operation mode is normal

S1L931Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L35 # !RB1_SLAVEHREADYO & S1_data[26]);
S1L931Q = DFFE(S1L931Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L041Q is master_data_source:inst_master_data_source|wdata[27]~reg0
--operation mode is normal

S1L041Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L55 # !RB1_SLAVEHREADYO & S1_data[27]);
S1L041Q = DFFE(S1L041Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L141Q is master_data_source:inst_master_data_source|wdata[28]~reg0
--operation mode is normal

S1L141Q_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L75 # !RB1_SLAVEHREADYO & S1_data[28]);
S1L141Q = DFFE(S1L141Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L241Q is master_data_source:inst_master_data_source|wdata[29]~reg0
--operation mode is normal

S1L241Q_lut_out = !S1L111 & !S1L211 & S1L95 & RB1_SLAVEHREADYO;
S1L241Q = DFFE(S1L241Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L341Q is master_data_source:inst_master_data_source|wdata[30]~reg0
--operation mode is normal

S1L341Q_lut_out = !S1L111 & !S1L211 & S1L16 & RB1_SLAVEHREADYO;
S1L341Q = DFFE(S1L341Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--S1L441Q is master_data_source:inst_master_data_source|wdata[31]~reg0
--operation mode is normal

S1L441Q_lut_out = !S1L111 & !S1L211 & S1L36 & RB1_SLAVEHREADYO;
S1L441Q = DFFE(S1L441Q_lut_out, !GLOBAL(LB1_outclock0), , , !W1L4Q);


--B1L12Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0
--operation mode is normal

B1L12Q_lut_out = B1L74 & (RB1_MASTERHADDR[18] # B1L12Q & !B1L05) # !B1L74 & B1L12Q & !B1L05;
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L22Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0
--operation mode is normal

B1L22Q_lut_out = B1L74 & (RB1_MASTERHADDR[19] # B1L22Q & !B1L05) # !B1L74 & B1L22Q & !B1L05;
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--B1L81Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0
--operation mode is normal

B1L81Q_lut_out = B1L74 & (RB1_MASTERHADDR[13] # B1L81Q & !B1L05) # !B1L74 & B1L81Q & !B1L05;
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--A1L733 is rtl~9389
--operation mode is normal

A1L733 = B1L91Q & !B1L81Q & (B1L12Q # B1L22Q);

--A1L843 is rtl~9751
--operation mode is normal

A1L843 = B1L91Q & !B1L81Q & (B1L12Q # B1L22Q);


--KB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
KB2_q[0]_data_in = C2L1;
KB2_q[0]_write_enable = A1L422;
KB2_q[0]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[0]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[0]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[0] = MEMORY_SEGMENT(KB2_q[0]_data_in, KB2_q[0]_write_enable, KB2_q[0]_clock_0, KB2_q[0]_clock_1, , , , , VCC, KB2_q[0]_write_address, KB2_q[0]_read_address);


--KB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
KB1_q[0]_data_in = C1L1;
KB1_q[0]_write_enable = A1L322;
KB1_q[0]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[0]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[0]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[0] = MEMORY_SEGMENT(KB1_q[0]_data_in, KB1_q[0]_write_enable, KB1_q[0]_clock_0, KB1_q[0]_clock_1, , , , , VCC, KB1_q[0]_write_address, KB1_q[0]_read_address);


--B1L71Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0
--operation mode is normal

B1L71Q_lut_out = B1L74 & (RB1_MASTERHADDR[12] # B1L71Q & !B1L05) # !B1L74 & B1L71Q & !B1L05;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--A1L442 is rtl~1011
--operation mode is normal

A1L442 = A1L733 & (B1L71Q & KB2_q[0] # !B1L71Q & KB1_q[0]);


--PB1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
PB1_q[0]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[0] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[0]_write_address, PB1_q[0]_read_address);


--A1L232 is rtl~260
--operation mode is normal

A1L232 = PB1_q[0] & !B1L12Q & !B1L22Q;


--Z1L891 is slaveregister:slaveregister_inst|i~6031
--operation mode is normal

Z1L891 = !B1L91Q & (B1L12Q # B1L22Q);


--KB3_q[0] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
KB3_q[0]_data_in = L1L31;
KB3_q[0]_write_enable = A1L122;
KB3_q[0]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[0]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[0]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[0] = MEMORY_SEGMENT(KB3_q[0]_data_in, KB3_q[0]_write_enable, KB3_q[0]_clock_0, KB3_q[0]_clock_1, , , , , VCC, KB3_q[0]_write_address, KB3_q[0]_read_address);


--Z1L07 is slaveregister:slaveregister_inst|command_0_local[30]~127
--operation mode is normal

Z1L07 = !B1L9Q & !B1L01Q & !B1L11Q;

--Z1L17 is slaveregister:slaveregister_inst|command_0_local[30]~130
--operation mode is normal

Z1L17 = !B1L9Q & !B1L01Q & !B1L11Q;


--B1L8Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0
--operation mode is normal

B1L8Q_lut_out = B1L74 & (RB1_MASTERHADDR[2] # B1L8Q & !B1L05) # !B1L74 & B1L8Q & !B1L05;
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--A1L092 is rtl~1852
--operation mode is normal

A1L092 = HB31_sload_path[32] & (HB31_sload_path[0] # B1L8Q) # !HB31_sload_path[32] & HB31_sload_path[0] & !B1L8Q;


--A1L143 is rtl~9393
--operation mode is normal

A1L143 = B1L9Q & !B1L8Q;


--Z1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

Z1_command_3_local[0]_lut_out = RB1_MASTERHWDATA[0];
Z1_command_3_local[0] = DFFE(Z1_command_3_local[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--A1L982 is rtl~1849
--operation mode is normal

A1L982 = !B1L01Q & (B1L11Q & Z1_command_3_local[0] # !B1L11Q & Z1_command_1_local[0]);


--Z1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

Z1_command_2_local[0]_lut_out = RB1_MASTERHWDATA[0];
Z1_command_2_local[0] = DFFE(Z1_command_2_local[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L392 is rtl~1860
--operation mode is normal

A1L392 = A1L143 & (A1L982 # Z1L342 & Z1_command_2_local[0]);


--A1L043 is rtl~9392
--operation mode is normal

A1L043 = B1L8Q & !B1L9Q;


--R1L17Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0
--operation mode is normal

R1L17Q_lut_out = HB9_sload_path[0];
R1L17Q = DFFE(R1L17Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--EB1L3Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

EB1L3Q_lut_out = !CB1L821Q & (Z1_command_0_local[0] # !H1L1 & !EB1_enable_disc_sig);
EB1L3Q = DFFE(EB1L3Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--A1L882 is rtl~1839
--operation mode is normal

A1L882 = !B1L01Q & (B1L11Q & R1L17Q # !B1L11Q & EB1L3Q);


--Q1L17Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0
--operation mode is normal

Q1L17Q_lut_out = HB7_sload_path[0];
Q1L17Q = DFFE(Q1L17Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L292 is rtl~1859
--operation mode is normal

A1L292 = A1L043 & (A1L882 # Z1L342 & Q1L17Q);


--Z1L991 is slaveregister:slaveregister_inst|i~6032
--operation mode is normal

Z1L991 = !B1L8Q & !B1L9Q;


--R1L29Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0
--operation mode is normal

R1L29Q_lut_out = HB01_sload_path[0];
R1L29Q = DFFE(R1L29Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L19Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0
--operation mode is normal

Q1L19Q_lut_out = HB8_sload_path[0];
Q1L19Q = DFFE(Q1L19Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

Z1_command_0_local[0]_lut_out = RB1_MASTERHWDATA[0];
Z1_command_0_local[0] = DFFE(Z1_command_0_local[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L643 is slaveregister:slaveregister_inst|Mux_326_rtl_434_rtl_615~0
--operation mode is normal

Z1L643 = B1L01Q & (B1L11Q # Q1L19Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[0];


--Z1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

Z1_com_ctrl_local[0]_lut_out = RB1_MASTERHWDATA[0];
Z1_com_ctrl_local[0] = DFFE(Z1_com_ctrl_local[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L743 is slaveregister:slaveregister_inst|Mux_326_rtl_434_rtl_615~1
--operation mode is normal

Z1L743 = Z1L643 & (Z1_com_ctrl_local[0] # !B1L11Q) # !Z1L643 & R1L29Q & B1L11Q;


--A1L192 is rtl~1857
--operation mode is normal

A1L192 = A1L392 # A1L292 # Z1L991 & Z1L743;


--B1L21Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0
--operation mode is normal

B1L21Q_lut_out = B1L74 & (RB1_MASTERHADDR[6] # B1L21Q & !B1L05) # !B1L74 & B1L21Q & !B1L05;
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--A1L492 is rtl~1863
--operation mode is normal

A1L492 = B1L21Q & Z1L07 & A1L092 # !B1L21Q & A1L192;


--Z1L873 is slaveregister:slaveregister_inst|Mux_594_rtl_483_rtl_743~0
--operation mode is normal

Z1L873 = B1L71Q & (B1L81Q # A1L492) # !B1L71Q & !B1L81Q & PB1_q[0];


--KB4_q[0] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
KB4_q[0]_data_in = P1L1;
KB4_q[0]_write_enable = A1L222;
KB4_q[0]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[0]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[0]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[0] = MEMORY_SEGMENT(KB4_q[0]_data_in, KB4_q[0]_write_enable, KB4_q[0]_clock_0, KB4_q[0]_clock_1, , , , , VCC, KB4_q[0]_write_address, KB4_q[0]_read_address);


--Z1L973 is slaveregister:slaveregister_inst|Mux_594_rtl_483_rtl_743~1
--operation mode is normal

Z1L973 = Z1L873 & (KB4_q[0] # !B1L81Q) # !Z1L873 & KB3_q[0] & B1L81Q;


--A1L692 is rtl~1995
--operation mode is normal

A1L692 = HB31_sload_path[33] & (HB31_sload_path[1] # B1L8Q) # !HB31_sload_path[33] & HB31_sload_path[1] & !B1L8Q;


--Z1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

Z1_command_3_local[1]_lut_out = RB1_MASTERHWDATA[1];
Z1_command_3_local[1] = DFFE(Z1_command_3_local[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--A1L592 is rtl~1987
--operation mode is normal

A1L592 = !B1L01Q & (B1L11Q & Z1_command_3_local[1] # !B1L11Q & Z1_command_1_local[1]);


--Z1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

Z1_command_2_local[1]_lut_out = RB1_MASTERHWDATA[1];
Z1_command_2_local[1] = DFFE(Z1_command_2_local[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L892 is rtl~2002
--operation mode is normal

A1L892 = A1L143 & (A1L592 # Z1L342 & Z1_command_2_local[1]);


--A1L833 is rtl~9390
--operation mode is normal

A1L833 = B1L8Q & !B1L9Q & (B1L01Q $ B1L11Q);

--A1L743 is rtl~9750
--operation mode is normal

A1L743 = B1L8Q & !B1L9Q & (B1L01Q $ B1L11Q);


--Q1L27Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0
--operation mode is normal

Q1L27Q_lut_out = HB7_sload_path[1];
Q1L27Q = DFFE(Q1L27Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L27Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0
--operation mode is normal

R1L27Q_lut_out = HB9_sload_path[1];
R1L27Q = DFFE(R1L27Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--A1L992 is rtl~2003
--operation mode is normal

A1L992 = A1L833 & (B1L01Q & Q1L27Q # !B1L01Q & R1L27Q);


--Q1L29Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0
--operation mode is normal

Q1L29Q_lut_out = HB8_sload_path[1];
Q1L29Q = DFFE(Q1L29Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L39Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0
--operation mode is normal

R1L39Q_lut_out = HB01_sload_path[1];
R1L39Q = DFFE(R1L39Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

Z1_command_0_local[1]_lut_out = RB1_MASTERHWDATA[1];
Z1_command_0_local[1] = DFFE(Z1_command_0_local[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L443 is slaveregister:slaveregister_inst|Mux_325_rtl_437_rtl_623~0
--operation mode is normal

Z1L443 = B1L11Q & (B1L01Q # R1L39Q) # !B1L11Q & !B1L01Q & Z1_command_0_local[1];


--Z1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

Z1_com_ctrl_local[1]_lut_out = RB1_MASTERHWDATA[1];
Z1_com_ctrl_local[1] = DFFE(Z1_com_ctrl_local[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L543 is slaveregister:slaveregister_inst|Mux_325_rtl_437_rtl_623~1
--operation mode is normal

Z1L543 = Z1L443 & (Z1_com_ctrl_local[1] # !B1L01Q) # !Z1L443 & Q1L29Q & B1L01Q;


--A1L792 is rtl~2000
--operation mode is normal

A1L792 = A1L892 # A1L992 # Z1L991 & Z1L543;


--A1L003 is rtl~2006
--operation mode is normal

A1L003 = B1L21Q & Z1L07 & A1L692 # !B1L21Q & A1L792;


--KB3_q[1] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
KB3_q[1]_data_in = L1L41;
KB3_q[1]_write_enable = A1L122;
KB3_q[1]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[1]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[1]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[1] = MEMORY_SEGMENT(KB3_q[1]_data_in, KB3_q[1]_write_enable, KB3_q[1]_clock_0, KB3_q[1]_clock_1, , , , , VCC, KB3_q[1]_write_address, KB3_q[1]_read_address);


--PB1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
PB1_q[1]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[1] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[1]_write_address, PB1_q[1]_read_address);


--Z1L673 is slaveregister:slaveregister_inst|Mux_593_rtl_486_rtl_746~0
--operation mode is normal

Z1L673 = B1L81Q & (B1L71Q # KB3_q[1]) # !B1L81Q & !B1L71Q & PB1_q[1];


--KB4_q[1] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
KB4_q[1]_data_in = P1L2;
KB4_q[1]_write_enable = A1L222;
KB4_q[1]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[1]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[1]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[1] = MEMORY_SEGMENT(KB4_q[1]_data_in, KB4_q[1]_write_enable, KB4_q[1]_clock_0, KB4_q[1]_clock_1, , , , , VCC, KB4_q[1]_write_address, KB4_q[1]_read_address);


--Z1L773 is slaveregister:slaveregister_inst|Mux_593_rtl_486_rtl_746~1
--operation mode is normal

Z1L773 = Z1L673 & (KB4_q[1] # !B1L71Q) # !Z1L673 & A1L003 & B1L71Q;


--KB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
KB2_q[1]_data_in = C2L2;
KB2_q[1]_write_enable = A1L422;
KB2_q[1]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[1]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[1]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[1] = MEMORY_SEGMENT(KB2_q[1]_data_in, KB2_q[1]_write_enable, KB2_q[1]_clock_0, KB2_q[1]_clock_1, , , , , VCC, KB2_q[1]_write_address, KB2_q[1]_read_address);


--KB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
KB1_q[1]_data_in = C1L2;
KB1_q[1]_write_enable = A1L322;
KB1_q[1]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[1]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[1]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[1] = MEMORY_SEGMENT(KB1_q[1]_data_in, KB1_q[1]_write_enable, KB1_q[1]_clock_0, KB1_q[1]_clock_1, , , , , VCC, KB1_q[1]_write_address, KB1_q[1]_read_address);


--A1L542 is rtl~1028
--operation mode is normal

A1L542 = KB2_q[1] & (KB1_q[1] # B1L71Q) # !KB2_q[1] & KB1_q[1] & !B1L71Q;


--A1L482 is rtl~1428
--operation mode is normal

A1L482 = B1L91Q & A1L542 & !B1L81Q # !B1L91Q & Z1L773;


--KB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
KB2_q[2]_data_in = C2L3;
KB2_q[2]_write_enable = A1L422;
KB2_q[2]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[2]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[2]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[2] = MEMORY_SEGMENT(KB2_q[2]_data_in, KB2_q[2]_write_enable, KB2_q[2]_clock_0, KB2_q[2]_clock_1, , , , , VCC, KB2_q[2]_write_address, KB2_q[2]_read_address);


--KB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
KB1_q[2]_data_in = C1L3;
KB1_q[2]_write_enable = A1L322;
KB1_q[2]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[2]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[2]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[2] = MEMORY_SEGMENT(KB1_q[2]_data_in, KB1_q[2]_write_enable, KB1_q[2]_clock_0, KB1_q[2]_clock_1, , , , , VCC, KB1_q[2]_write_address, KB1_q[2]_read_address);


--A1L642 is rtl~1057
--operation mode is normal

A1L642 = A1L733 & (B1L71Q & KB2_q[2] # !B1L71Q & KB1_q[2]);


--PB1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
PB1_q[2]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[2] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[2]_write_address, PB1_q[2]_read_address);


--A1L332 is rtl~293
--operation mode is normal

A1L332 = PB1_q[2] & !B1L12Q & !B1L22Q;


--KB3_q[2] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
KB3_q[2]_data_in = L1L51;
KB3_q[2]_write_enable = A1L122;
KB3_q[2]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[2]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[2]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[2] = MEMORY_SEGMENT(KB3_q[2]_data_in, KB3_q[2]_write_enable, KB3_q[2]_clock_0, KB3_q[2]_clock_1, , , , , VCC, KB3_q[2]_write_address, KB3_q[2]_read_address);


--A1L303 is rtl~2227
--operation mode is normal

A1L303 = HB31_sload_path[34] & (HB31_sload_path[2] # B1L8Q) # !HB31_sload_path[34] & HB31_sload_path[2] & !B1L8Q;


--Z1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

Z1_command_3_local[2]_lut_out = RB1_MASTERHWDATA[2];
Z1_command_3_local[2] = DFFE(Z1_command_3_local[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

Z1_command_1_local[2]_lut_out = RB1_MASTERHWDATA[2];
Z1_command_1_local[2] = DFFE(Z1_command_1_local[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--A1L203 is rtl~2224
--operation mode is normal

A1L203 = !B1L01Q & (B1L11Q & Z1_command_3_local[2] # !B1L11Q & Z1_command_1_local[2]);


--Z1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

Z1_command_2_local[2]_lut_out = RB1_MASTERHWDATA[2];
Z1_command_2_local[2] = DFFE(Z1_command_2_local[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L603 is rtl~2235
--operation mode is normal

A1L603 = A1L143 & (A1L203 # Z1L342 & Z1_command_2_local[2]);


--Z1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

Z1_com_ctrl_local[2]_lut_out = RB1_MASTERHWDATA[2];
Z1_com_ctrl_local[2] = DFFE(Z1_com_ctrl_local[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--R1L37Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0
--operation mode is normal

R1L37Q_lut_out = HB9_sload_path[2];
R1L37Q = DFFE(R1L37Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--A1L103 is rtl~2214
--operation mode is normal

A1L103 = B1L11Q & (B1L01Q & Z1_com_ctrl_local[2] # !B1L01Q & R1L37Q);


--Q1L37Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0
--operation mode is normal

Q1L37Q_lut_out = HB7_sload_path[2];
Q1L37Q = DFFE(Q1L37Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L503 is rtl~2234
--operation mode is normal

A1L503 = A1L043 & (A1L103 # Z1L342 & Q1L37Q);


--R1L49Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0
--operation mode is normal

R1L49Q_lut_out = HB01_sload_path[2];
R1L49Q = DFFE(R1L49Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L39Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0
--operation mode is normal

Q1L39Q_lut_out = HB8_sload_path[2];
Q1L39Q = DFFE(Q1L39Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

Z1_command_0_local[2]_lut_out = RB1_MASTERHWDATA[2];
Z1_command_0_local[2] = DFFE(Z1_command_0_local[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L243 is slaveregister:slaveregister_inst|Mux_324_rtl_440_rtl_631~0
--operation mode is normal

Z1L243 = B1L01Q & (B1L11Q # Q1L39Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[2];


--Z1L343 is slaveregister:slaveregister_inst|Mux_324_rtl_440_rtl_631~1
--operation mode is normal

Z1L343 = Z1L243 & (Z1_com_ctrl_local[2] # !B1L11Q) # !Z1L243 & R1L49Q & B1L11Q;


--A1L403 is rtl~2232
--operation mode is normal

A1L403 = A1L603 # A1L503 # Z1L991 & Z1L343;


--A1L703 is rtl~2238
--operation mode is normal

A1L703 = B1L21Q & Z1L07 & A1L303 # !B1L21Q & A1L403;


--Z1L473 is slaveregister:slaveregister_inst|Mux_592_rtl_489_rtl_749~0
--operation mode is normal

Z1L473 = B1L71Q & (B1L81Q # A1L703) # !B1L71Q & !B1L81Q & PB1_q[2];


--KB4_q[2] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
KB4_q[2]_data_in = P1L3;
KB4_q[2]_write_enable = A1L222;
KB4_q[2]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[2]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[2]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[2] = MEMORY_SEGMENT(KB4_q[2]_data_in, KB4_q[2]_write_enable, KB4_q[2]_clock_0, KB4_q[2]_clock_1, , , , , VCC, KB4_q[2]_write_address, KB4_q[2]_read_address);


--Z1L573 is slaveregister:slaveregister_inst|Mux_592_rtl_489_rtl_749~1
--operation mode is normal

Z1L573 = Z1L473 & (KB4_q[2] # !B1L81Q) # !Z1L473 & KB3_q[2] & B1L81Q;


--A1L903 is rtl~2370
--operation mode is normal

A1L903 = HB31_sload_path[35] & (HB31_sload_path[3] # B1L8Q) # !HB31_sload_path[35] & HB31_sload_path[3] & !B1L8Q;


--Z1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

Z1_command_3_local[3]_lut_out = RB1_MASTERHWDATA[3];
Z1_command_3_local[3] = DFFE(Z1_command_3_local[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

Z1_command_1_local[3]_lut_out = RB1_MASTERHWDATA[3];
Z1_command_1_local[3] = DFFE(Z1_command_1_local[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--A1L803 is rtl~2362
--operation mode is normal

A1L803 = !B1L01Q & (B1L11Q & Z1_command_3_local[3] # !B1L11Q & Z1_command_1_local[3]);


--Z1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

Z1_command_2_local[3]_lut_out = RB1_MASTERHWDATA[3];
Z1_command_2_local[3] = DFFE(Z1_command_2_local[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L113 is rtl~2377
--operation mode is normal

A1L113 = A1L143 & (A1L803 # Z1L342 & Z1_command_2_local[3]);


--Q1L47Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0
--operation mode is normal

Q1L47Q_lut_out = HB7_sload_path[3];
Q1L47Q = DFFE(Q1L47Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L47Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0
--operation mode is normal

R1L47Q_lut_out = HB9_sload_path[3];
R1L47Q = DFFE(R1L47Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--A1L213 is rtl~2378
--operation mode is normal

A1L213 = A1L833 & (B1L01Q & Q1L47Q # !B1L01Q & R1L47Q);


--Q1L49Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0
--operation mode is normal

Q1L49Q_lut_out = HB8_sload_path[3];
Q1L49Q = DFFE(Q1L49Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L59Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0
--operation mode is normal

R1L59Q_lut_out = HB01_sload_path[3];
R1L59Q = DFFE(R1L59Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

Z1_command_0_local[3]_lut_out = RB1_MASTERHWDATA[3];
Z1_command_0_local[3] = DFFE(Z1_command_0_local[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L043 is slaveregister:slaveregister_inst|Mux_323_rtl_443_rtl_639~0
--operation mode is normal

Z1L043 = B1L11Q & (B1L01Q # R1L59Q) # !B1L11Q & !B1L01Q & Z1_command_0_local[3];


--Z1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

Z1_com_ctrl_local[3]_lut_out = RB1_MASTERHWDATA[3];
Z1_com_ctrl_local[3] = DFFE(Z1_com_ctrl_local[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L143 is slaveregister:slaveregister_inst|Mux_323_rtl_443_rtl_639~1
--operation mode is normal

Z1L143 = Z1L043 & (Z1_com_ctrl_local[3] # !B1L01Q) # !Z1L043 & Q1L49Q & B1L01Q;


--A1L013 is rtl~2375
--operation mode is normal

A1L013 = A1L113 # A1L213 # Z1L991 & Z1L143;


--A1L313 is rtl~2381
--operation mode is normal

A1L313 = B1L21Q & Z1L07 & A1L903 # !B1L21Q & A1L013;


--KB3_q[3] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
KB3_q[3]_data_in = L1L61;
KB3_q[3]_write_enable = A1L122;
KB3_q[3]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[3]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[3]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[3] = MEMORY_SEGMENT(KB3_q[3]_data_in, KB3_q[3]_write_enable, KB3_q[3]_clock_0, KB3_q[3]_clock_1, , , , , VCC, KB3_q[3]_write_address, KB3_q[3]_read_address);


--PB1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
PB1_q[3]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[3] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[3]_write_address, PB1_q[3]_read_address);


--Z1L273 is slaveregister:slaveregister_inst|Mux_591_rtl_492_rtl_752~0
--operation mode is normal

Z1L273 = B1L81Q & (B1L71Q # KB3_q[3]) # !B1L81Q & !B1L71Q & PB1_q[3];


--KB4_q[3] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
KB4_q[3]_data_in = P1L4;
KB4_q[3]_write_enable = A1L222;
KB4_q[3]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[3]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[3]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[3] = MEMORY_SEGMENT(KB4_q[3]_data_in, KB4_q[3]_write_enable, KB4_q[3]_clock_0, KB4_q[3]_clock_1, , , , , VCC, KB4_q[3]_write_address, KB4_q[3]_read_address);


--Z1L373 is slaveregister:slaveregister_inst|Mux_591_rtl_492_rtl_752~1
--operation mode is normal

Z1L373 = Z1L273 & (KB4_q[3] # !B1L71Q) # !Z1L273 & A1L313 & B1L71Q;


--KB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
KB2_q[3]_data_in = C2L4;
KB2_q[3]_write_enable = A1L422;
KB2_q[3]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[3]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[3]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[3] = MEMORY_SEGMENT(KB2_q[3]_data_in, KB2_q[3]_write_enable, KB2_q[3]_clock_0, KB2_q[3]_clock_1, , , , , VCC, KB2_q[3]_write_address, KB2_q[3]_read_address);


--KB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
KB1_q[3]_data_in = C1L4;
KB1_q[3]_write_enable = A1L322;
KB1_q[3]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[3]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[3]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[3] = MEMORY_SEGMENT(KB1_q[3]_data_in, KB1_q[3]_write_enable, KB1_q[3]_clock_0, KB1_q[3]_clock_1, , , , , VCC, KB1_q[3]_write_address, KB1_q[3]_read_address);


--A1L742 is rtl~1074
--operation mode is normal

A1L742 = KB2_q[3] & (KB1_q[3] # B1L71Q) # !KB2_q[3] & KB1_q[3] & !B1L71Q;


--A1L582 is rtl~1482
--operation mode is normal

A1L582 = B1L91Q & A1L742 & !B1L81Q # !B1L91Q & Z1L373;


--KB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
KB2_q[4]_data_in = C2L5;
KB2_q[4]_write_enable = A1L422;
KB2_q[4]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[4]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[4]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[4] = MEMORY_SEGMENT(KB2_q[4]_data_in, KB2_q[4]_write_enable, KB2_q[4]_clock_0, KB2_q[4]_clock_1, , , , , VCC, KB2_q[4]_write_address, KB2_q[4]_read_address);


--KB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
KB1_q[4]_data_in = C1L5;
KB1_q[4]_write_enable = A1L322;
KB1_q[4]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[4]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[4]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[4] = MEMORY_SEGMENT(KB1_q[4]_data_in, KB1_q[4]_write_enable, KB1_q[4]_clock_0, KB1_q[4]_clock_1, , , , , VCC, KB1_q[4]_write_address, KB1_q[4]_read_address);


--A1L842 is rtl~1103
--operation mode is normal

A1L842 = A1L733 & (B1L71Q & KB2_q[4] # !B1L71Q & KB1_q[4]);


--PB1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
PB1_q[4]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[4] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[4]_write_address, PB1_q[4]_read_address);


--A1L432 is rtl~329
--operation mode is normal

A1L432 = PB1_q[4] & !B1L12Q & !B1L22Q;


--KB3_q[4] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
KB3_q[4]_data_in = L1L71;
KB3_q[4]_write_enable = A1L122;
KB3_q[4]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[4]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[4]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[4] = MEMORY_SEGMENT(KB3_q[4]_data_in, KB3_q[4]_write_enable, KB3_q[4]_clock_0, KB3_q[4]_clock_1, , , , , VCC, KB3_q[4]_write_address, KB3_q[4]_read_address);


--A1L513 is rtl~2557
--operation mode is normal

A1L513 = HB31_sload_path[36] & (HB31_sload_path[4] # B1L8Q) # !HB31_sload_path[36] & HB31_sload_path[4] & !B1L8Q;


--Z1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

Z1_command_3_local[4]_lut_out = RB1_MASTERHWDATA[4];
Z1_command_3_local[4] = DFFE(Z1_command_3_local[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

Z1_command_1_local[4]_lut_out = RB1_MASTERHWDATA[4];
Z1_command_1_local[4] = DFFE(Z1_command_1_local[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--A1L413 is rtl~2549
--operation mode is normal

A1L413 = !B1L01Q & (B1L11Q & Z1_command_3_local[4] # !B1L11Q & Z1_command_1_local[4]);


--Z1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

Z1_command_2_local[4]_lut_out = RB1_MASTERHWDATA[4];
Z1_command_2_local[4] = DFFE(Z1_command_2_local[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L713 is rtl~2564
--operation mode is normal

A1L713 = A1L143 & (A1L413 # Z1L342 & Z1_command_2_local[4]);


--Q1L57Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0
--operation mode is normal

Q1L57Q_lut_out = HB7_sload_path[4];
Q1L57Q = DFFE(Q1L57Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L57Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0
--operation mode is normal

R1L57Q_lut_out = HB9_sload_path[4];
R1L57Q = DFFE(R1L57Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--A1L813 is rtl~2565
--operation mode is normal

A1L813 = A1L833 & (B1L01Q & Q1L57Q # !B1L01Q & R1L57Q);


--R1L69Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0
--operation mode is normal

R1L69Q_lut_out = HB01_sload_path[4];
R1L69Q = DFFE(R1L69Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L59Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0
--operation mode is normal

Q1L59Q_lut_out = HB8_sload_path[4];
Q1L59Q = DFFE(Q1L59Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

Z1_command_0_local[4]_lut_out = RB1_MASTERHWDATA[4];
Z1_command_0_local[4] = DFFE(Z1_command_0_local[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L833 is slaveregister:slaveregister_inst|Mux_322_rtl_446_rtl_647~0
--operation mode is normal

Z1L833 = B1L01Q & (B1L11Q # Q1L59Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[4];


--Z1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

Z1_com_ctrl_local[4]_lut_out = RB1_MASTERHWDATA[4];
Z1_com_ctrl_local[4] = DFFE(Z1_com_ctrl_local[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L933 is slaveregister:slaveregister_inst|Mux_322_rtl_446_rtl_647~1
--operation mode is normal

Z1L933 = Z1L833 & (Z1_com_ctrl_local[4] # !B1L11Q) # !Z1L833 & R1L69Q & B1L11Q;


--A1L613 is rtl~2562
--operation mode is normal

A1L613 = A1L713 # A1L813 # Z1L991 & Z1L933;


--A1L913 is rtl~2568
--operation mode is normal

A1L913 = B1L21Q & Z1L07 & A1L513 # !B1L21Q & A1L613;


--Z1L073 is slaveregister:slaveregister_inst|Mux_590_rtl_495_rtl_755~0
--operation mode is normal

Z1L073 = B1L71Q & (B1L81Q # A1L913) # !B1L71Q & !B1L81Q & PB1_q[4];


--KB4_q[4] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
KB4_q[4]_data_in = P1L5;
KB4_q[4]_write_enable = A1L222;
KB4_q[4]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[4]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[4]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[4] = MEMORY_SEGMENT(KB4_q[4]_data_in, KB4_q[4]_write_enable, KB4_q[4]_clock_0, KB4_q[4]_clock_1, , , , , VCC, KB4_q[4]_write_address, KB4_q[4]_read_address);


--Z1L173 is slaveregister:slaveregister_inst|Mux_590_rtl_495_rtl_755~1
--operation mode is normal

Z1L173 = Z1L073 & (KB4_q[4] # !B1L81Q) # !Z1L073 & KB3_q[4] & B1L81Q;


--A1L123 is rtl~2700
--operation mode is normal

A1L123 = HB31_sload_path[37] & (HB31_sload_path[5] # B1L8Q) # !HB31_sload_path[37] & HB31_sload_path[5] & !B1L8Q;


--Z1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

Z1_command_3_local[5]_lut_out = RB1_MASTERHWDATA[5];
Z1_command_3_local[5] = DFFE(Z1_command_3_local[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

Z1_command_1_local[5]_lut_out = RB1_MASTERHWDATA[5];
Z1_command_1_local[5] = DFFE(Z1_command_1_local[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--A1L023 is rtl~2692
--operation mode is normal

A1L023 = !B1L01Q & (B1L11Q & Z1_command_3_local[5] # !B1L11Q & Z1_command_1_local[5]);


--Z1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

Z1_command_2_local[5]_lut_out = RB1_MASTERHWDATA[5];
Z1_command_2_local[5] = DFFE(Z1_command_2_local[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L323 is rtl~2707
--operation mode is normal

A1L323 = A1L143 & (A1L023 # Z1L342 & Z1_command_2_local[5]);


--Q1L67Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0
--operation mode is normal

Q1L67Q_lut_out = HB7_sload_path[5];
Q1L67Q = DFFE(Q1L67Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L77Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0
--operation mode is normal

R1L77Q_lut_out = HB9_sload_path[5];
R1L77Q = DFFE(R1L77Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--A1L423 is rtl~2708
--operation mode is normal

A1L423 = A1L833 & (B1L01Q & Q1L67Q # !B1L01Q & R1L77Q);


--Q1L69Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0
--operation mode is normal

Q1L69Q_lut_out = HB8_sload_path[5];
Q1L69Q = DFFE(Q1L69Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L79Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0
--operation mode is normal

R1L79Q_lut_out = HB01_sload_path[5];
R1L79Q = DFFE(R1L79Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

Z1_command_0_local[5]_lut_out = RB1_MASTERHWDATA[5];
Z1_command_0_local[5] = DFFE(Z1_command_0_local[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L633 is slaveregister:slaveregister_inst|Mux_321_rtl_449_rtl_655~0
--operation mode is normal

Z1L633 = B1L11Q & (B1L01Q # R1L79Q) # !B1L11Q & !B1L01Q & Z1_command_0_local[5];


--Z1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

Z1_com_ctrl_local[5]_lut_out = RB1_MASTERHWDATA[5];
Z1_com_ctrl_local[5] = DFFE(Z1_com_ctrl_local[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L733 is slaveregister:slaveregister_inst|Mux_321_rtl_449_rtl_655~1
--operation mode is normal

Z1L733 = Z1L633 & (Z1_com_ctrl_local[5] # !B1L01Q) # !Z1L633 & Q1L69Q & B1L01Q;


--A1L223 is rtl~2705
--operation mode is normal

A1L223 = A1L323 # A1L423 # Z1L991 & Z1L733;


--A1L523 is rtl~2711
--operation mode is normal

A1L523 = B1L21Q & Z1L07 & A1L123 # !B1L21Q & A1L223;


--KB3_q[5] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
KB3_q[5]_data_in = L1L81;
KB3_q[5]_write_enable = A1L122;
KB3_q[5]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[5]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[5]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[5] = MEMORY_SEGMENT(KB3_q[5]_data_in, KB3_q[5]_write_enable, KB3_q[5]_clock_0, KB3_q[5]_clock_1, , , , , VCC, KB3_q[5]_write_address, KB3_q[5]_read_address);


--PB1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
PB1_q[5]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[5] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[5]_write_address, PB1_q[5]_read_address);


--Z1L863 is slaveregister:slaveregister_inst|Mux_589_rtl_498_rtl_758~0
--operation mode is normal

Z1L863 = B1L81Q & (B1L71Q # KB3_q[5]) # !B1L81Q & !B1L71Q & PB1_q[5];


--KB4_q[5] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
KB4_q[5]_data_in = P1L6;
KB4_q[5]_write_enable = A1L222;
KB4_q[5]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[5]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[5]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[5] = MEMORY_SEGMENT(KB4_q[5]_data_in, KB4_q[5]_write_enable, KB4_q[5]_clock_0, KB4_q[5]_clock_1, , , , , VCC, KB4_q[5]_write_address, KB4_q[5]_read_address);


--Z1L963 is slaveregister:slaveregister_inst|Mux_589_rtl_498_rtl_758~1
--operation mode is normal

Z1L963 = Z1L863 & (KB4_q[5] # !B1L71Q) # !Z1L863 & A1L523 & B1L71Q;


--KB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
KB2_q[5]_data_in = C2L6;
KB2_q[5]_write_enable = A1L422;
KB2_q[5]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[5]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[5]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[5] = MEMORY_SEGMENT(KB2_q[5]_data_in, KB2_q[5]_write_enable, KB2_q[5]_clock_0, KB2_q[5]_clock_1, , , , , VCC, KB2_q[5]_write_address, KB2_q[5]_read_address);


--KB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
KB1_q[5]_data_in = C1L6;
KB1_q[5]_write_enable = A1L322;
KB1_q[5]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[5]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[5]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[5] = MEMORY_SEGMENT(KB1_q[5]_data_in, KB1_q[5]_write_enable, KB1_q[5]_clock_0, KB1_q[5]_clock_1, , , , , VCC, KB1_q[5]_write_address, KB1_q[5]_read_address);


--A1L942 is rtl~1120
--operation mode is normal

A1L942 = KB2_q[5] & (KB1_q[5] # B1L71Q) # !KB2_q[5] & KB1_q[5] & !B1L71Q;


--A1L682 is rtl~1533
--operation mode is normal

A1L682 = B1L91Q & A1L942 & !B1L81Q # !B1L91Q & Z1L963;


--KB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
KB2_q[6]_data_in = C2L7;
KB2_q[6]_write_enable = A1L422;
KB2_q[6]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[6]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[6]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[6] = MEMORY_SEGMENT(KB2_q[6]_data_in, KB2_q[6]_write_enable, KB2_q[6]_clock_0, KB2_q[6]_clock_1, , , , , VCC, KB2_q[6]_write_address, KB2_q[6]_read_address);


--KB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
KB1_q[6]_data_in = C1L7;
KB1_q[6]_write_enable = A1L322;
KB1_q[6]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[6]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[6]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[6] = MEMORY_SEGMENT(KB1_q[6]_data_in, KB1_q[6]_write_enable, KB1_q[6]_clock_0, KB1_q[6]_clock_1, , , , , VCC, KB1_q[6]_write_address, KB1_q[6]_read_address);


--A1L052 is rtl~1149
--operation mode is normal

A1L052 = A1L733 & (B1L71Q & KB2_q[6] # !B1L71Q & KB1_q[6]);


--PB1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
PB1_q[6]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[6] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[6]_write_address, PB1_q[6]_read_address);


--A1L532 is rtl~365
--operation mode is normal

A1L532 = PB1_q[6] & !B1L12Q & !B1L22Q;


--KB3_q[6] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
KB3_q[6]_data_in = L1L91;
KB3_q[6]_write_enable = A1L122;
KB3_q[6]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[6]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[6]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[6] = MEMORY_SEGMENT(KB3_q[6]_data_in, KB3_q[6]_write_enable, KB3_q[6]_clock_0, KB3_q[6]_clock_1, , , , , VCC, KB3_q[6]_write_address, KB3_q[6]_read_address);


--A1L723 is rtl~2887
--operation mode is normal

A1L723 = HB31_sload_path[38] & (HB31_sload_path[6] # B1L8Q) # !HB31_sload_path[38] & HB31_sload_path[6] & !B1L8Q;


--Z1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

Z1_command_3_local[6]_lut_out = RB1_MASTERHWDATA[6];
Z1_command_3_local[6] = DFFE(Z1_command_3_local[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

Z1_command_1_local[6]_lut_out = RB1_MASTERHWDATA[6];
Z1_command_1_local[6] = DFFE(Z1_command_1_local[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--A1L623 is rtl~2879
--operation mode is normal

A1L623 = !B1L01Q & (B1L11Q & Z1_command_3_local[6] # !B1L11Q & Z1_command_1_local[6]);


--Z1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

Z1_command_2_local[6]_lut_out = RB1_MASTERHWDATA[6];
Z1_command_2_local[6] = DFFE(Z1_command_2_local[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L923 is rtl~2894
--operation mode is normal

A1L923 = A1L143 & (A1L623 # Z1L342 & Z1_command_2_local[6]);


--Q1L77Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0
--operation mode is normal

Q1L77Q_lut_out = HB7_sload_path[6];
Q1L77Q = DFFE(Q1L77Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L87Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0
--operation mode is normal

R1L87Q_lut_out = HB9_sload_path[6];
R1L87Q = DFFE(R1L87Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--A1L033 is rtl~2895
--operation mode is normal

A1L033 = A1L833 & (B1L01Q & Q1L77Q # !B1L01Q & R1L87Q);


--R1L89Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0
--operation mode is normal

R1L89Q_lut_out = HB01_sload_path[6];
R1L89Q = DFFE(R1L89Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L79Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0
--operation mode is normal

Q1L79Q_lut_out = HB8_sload_path[6];
Q1L79Q = DFFE(Q1L79Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

Z1_command_0_local[6]_lut_out = RB1_MASTERHWDATA[6];
Z1_command_0_local[6] = DFFE(Z1_command_0_local[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L433 is slaveregister:slaveregister_inst|Mux_320_rtl_452_rtl_663~0
--operation mode is normal

Z1L433 = B1L01Q & (B1L11Q # Q1L79Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[6];


--Z1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

Z1_com_ctrl_local[6]_lut_out = RB1_MASTERHWDATA[6];
Z1_com_ctrl_local[6] = DFFE(Z1_com_ctrl_local[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L533 is slaveregister:slaveregister_inst|Mux_320_rtl_452_rtl_663~1
--operation mode is normal

Z1L533 = Z1L433 & (Z1_com_ctrl_local[6] # !B1L11Q) # !Z1L433 & R1L89Q & B1L11Q;


--A1L823 is rtl~2892
--operation mode is normal

A1L823 = A1L923 # A1L033 # Z1L991 & Z1L533;


--A1L133 is rtl~2898
--operation mode is normal

A1L133 = B1L21Q & Z1L07 & A1L723 # !B1L21Q & A1L823;


--Z1L663 is slaveregister:slaveregister_inst|Mux_588_rtl_501_rtl_761~0
--operation mode is normal

Z1L663 = B1L71Q & (B1L81Q # A1L133) # !B1L71Q & !B1L81Q & PB1_q[6];


--KB4_q[6] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
KB4_q[6]_data_in = P1L7;
KB4_q[6]_write_enable = A1L222;
KB4_q[6]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[6]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[6]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[6] = MEMORY_SEGMENT(KB4_q[6]_data_in, KB4_q[6]_write_enable, KB4_q[6]_clock_0, KB4_q[6]_clock_1, , , , , VCC, KB4_q[6]_write_address, KB4_q[6]_read_address);


--Z1L763 is slaveregister:slaveregister_inst|Mux_588_rtl_501_rtl_761~1
--operation mode is normal

Z1L763 = Z1L663 & (KB4_q[6] # !B1L81Q) # !Z1L663 & KB3_q[6] & B1L81Q;


--A1L333 is rtl~3030
--operation mode is normal

A1L333 = HB31_sload_path[39] & (HB31_sload_path[7] # B1L8Q) # !HB31_sload_path[39] & HB31_sload_path[7] & !B1L8Q;


--Z1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

Z1_command_3_local[7]_lut_out = RB1_MASTERHWDATA[7];
Z1_command_3_local[7] = DFFE(Z1_command_3_local[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

Z1_command_1_local[7]_lut_out = RB1_MASTERHWDATA[7];
Z1_command_1_local[7] = DFFE(Z1_command_1_local[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--A1L233 is rtl~3022
--operation mode is normal

A1L233 = !B1L01Q & (B1L11Q & Z1_command_3_local[7] # !B1L11Q & Z1_command_1_local[7]);


--Z1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

Z1_command_2_local[7]_lut_out = RB1_MASTERHWDATA[7];
Z1_command_2_local[7] = DFFE(Z1_command_2_local[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--A1L533 is rtl~3037
--operation mode is normal

A1L533 = A1L143 & (A1L233 # Z1L342 & Z1_command_2_local[7]);


--Q1L89Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0
--operation mode is normal

Q1L89Q_lut_out = HB8_sload_path[7];
Q1L89Q = DFFE(Q1L89Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L99Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0
--operation mode is normal

R1L99Q_lut_out = HB01_sload_path[7];
R1L99Q = DFFE(R1L99Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

Z1_command_0_local[7]_lut_out = RB1_MASTERHWDATA[7];
Z1_command_0_local[7] = DFFE(Z1_command_0_local[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L233 is slaveregister:slaveregister_inst|Mux_319_rtl_455_rtl_671~0
--operation mode is normal

Z1L233 = B1L11Q & (B1L01Q # R1L99Q) # !B1L11Q & !B1L01Q & Z1_command_0_local[7];


--Z1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

Z1_com_ctrl_local[7]_lut_out = RB1_MASTERHWDATA[7];
Z1_com_ctrl_local[7] = DFFE(Z1_com_ctrl_local[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L333 is slaveregister:slaveregister_inst|Mux_319_rtl_455_rtl_671~1
--operation mode is normal

Z1L333 = Z1L233 & (Z1_com_ctrl_local[7] # !B1L01Q) # !Z1L233 & Q1L89Q & B1L01Q;


--A1L433 is rtl~3035
--operation mode is normal

A1L433 = A1L533 # A1L443 # Z1L991 & Z1L333;


--A1L633 is rtl~3041
--operation mode is normal

A1L633 = B1L21Q & Z1L07 & A1L333 # !B1L21Q & A1L433;


--KB3_q[7] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
KB3_q[7]_data_in = L1L02;
KB3_q[7]_write_enable = A1L122;
KB3_q[7]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[7]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[7]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[7] = MEMORY_SEGMENT(KB3_q[7]_data_in, KB3_q[7]_write_enable, KB3_q[7]_clock_0, KB3_q[7]_clock_1, , , , , VCC, KB3_q[7]_write_address, KB3_q[7]_read_address);


--PB1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
PB1_q[7]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[7] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[7]_write_address, PB1_q[7]_read_address);


--Z1L463 is slaveregister:slaveregister_inst|Mux_587_rtl_504_rtl_764~0
--operation mode is normal

Z1L463 = B1L81Q & (B1L71Q # KB3_q[7]) # !B1L81Q & !B1L71Q & PB1_q[7];


--KB4_q[7] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
KB4_q[7]_data_in = P1L8;
KB4_q[7]_write_enable = A1L222;
KB4_q[7]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[7]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[7]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[7] = MEMORY_SEGMENT(KB4_q[7]_data_in, KB4_q[7]_write_enable, KB4_q[7]_clock_0, KB4_q[7]_clock_1, , , , , VCC, KB4_q[7]_write_address, KB4_q[7]_read_address);


--Z1L563 is slaveregister:slaveregister_inst|Mux_587_rtl_504_rtl_764~1
--operation mode is normal

Z1L563 = Z1L463 & (KB4_q[7] # !B1L71Q) # !Z1L463 & A1L633 & B1L71Q;


--A1L782 is rtl~1584
--operation mode is normal

A1L782 = A1L343 # Z1L563 & !B1L91Q;


--KB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
KB2_q[8]_data_in = C2L9;
KB2_q[8]_write_enable = A1L422;
KB2_q[8]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[8]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[8]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[8] = MEMORY_SEGMENT(KB2_q[8]_data_in, KB2_q[8]_write_enable, KB2_q[8]_clock_0, KB2_q[8]_clock_1, , , , , VCC, KB2_q[8]_write_address, KB2_q[8]_read_address);


--KB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
KB1_q[8]_data_in = C1L9;
KB1_q[8]_write_enable = A1L322;
KB1_q[8]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[8]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[8]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[8] = MEMORY_SEGMENT(KB1_q[8]_data_in, KB1_q[8]_write_enable, KB1_q[8]_clock_0, KB1_q[8]_clock_1, , , , , VCC, KB1_q[8]_write_address, KB1_q[8]_read_address);


--A1L352 is rtl~1192
--operation mode is normal

A1L352 = A1L733 & (B1L71Q & KB2_q[8] # !B1L71Q & KB1_q[8]);


--PB1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
PB1_q[8]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[8] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[8]_write_address, PB1_q[8]_read_address);


--A1L632 is rtl~398
--operation mode is normal

A1L632 = PB1_q[8] & !B1L12Q & !B1L22Q;


--KB3_q[8] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
KB3_q[8]_data_in = L1L12;
KB3_q[8]_write_enable = A1L122;
KB3_q[8]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[8]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[8]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[8] = MEMORY_SEGMENT(KB3_q[8]_data_in, KB3_q[8]_write_enable, KB3_q[8]_clock_0, KB3_q[8]_clock_1, , , , , VCC, KB3_q[8]_write_address, KB3_q[8]_read_address);


--A1L152 is rtl~1176
--operation mode is normal

A1L152 = HB31_sload_path[40] & (HB31_sload_path[8] # B1L8Q) # !HB31_sload_path[40] & HB31_sload_path[8] & !B1L8Q;


--Z1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

Z1_command_2_local[8]_lut_out = RB1_MASTERHWDATA[8];
Z1_command_2_local[8] = DFFE(Z1_command_2_local[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1L823 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_680~4
--operation mode is normal

Z1L823 = Z1_command_2_local[8] & (Z1_command_1_local[8] # B1L01Q) # !Z1_command_2_local[8] & Z1_command_1_local[8] & !B1L01Q;


--Z1L923 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_680~9
--operation mode is normal

Z1L923 = B1L8Q & COINC_DOWN_A & B1L01Q # !B1L8Q & Z1L823;


--R1L08Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0
--operation mode is normal

R1L08Q_lut_out = HB9_sload_path[8];
R1L08Q = DFFE(R1L08Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--R1L001Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0
--operation mode is normal

R1L001Q_lut_out = HB01_sload_path[8];
R1L001Q = DFFE(R1L001Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1L033 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_681~4
--operation mode is normal

Z1L033 = R1L08Q & (R1L001Q # B1L8Q) # !R1L08Q & R1L001Q & !B1L8Q;


--Z1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

Z1_com_ctrl_local[8]_lut_out = RB1_MASTERHWDATA[8];
Z1_com_ctrl_local[8] = DFFE(Z1_com_ctrl_local[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L133 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_681~9
--operation mode is normal

Z1L133 = B1L01Q & Z1_com_ctrl_local[8] & !B1L8Q # !B1L01Q & Z1L033;


--EB2L3Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

EB2L3Q_lut_out = !CB2L821Q & (Z1_command_0_local[8] # !H1L8 & !EB2_enable_disc_sig);
EB2L3Q = DFFE(EB2L3Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--Q1L99Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0
--operation mode is normal

Q1L99Q_lut_out = HB8_sload_path[8];
Q1L99Q = DFFE(Q1L99Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

Z1_command_0_local[8]_lut_out = RB1_MASTERHWDATA[8];
Z1_command_0_local[8] = DFFE(Z1_command_0_local[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L623 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_679~0
--operation mode is normal

Z1L623 = B1L01Q & (B1L8Q # Q1L99Q) # !B1L01Q & !B1L8Q & Z1_command_0_local[8];


--Q1L97Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0
--operation mode is normal

Q1L97Q_lut_out = HB7_sload_path[8];
Q1L97Q = DFFE(Q1L97Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1L723 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_679~1
--operation mode is normal

Z1L723 = Z1L623 & (Q1L97Q # !B1L8Q) # !Z1L623 & EB2L3Q & B1L8Q;


--Z1L423 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_678~0
--operation mode is normal

Z1L423 = B1L11Q & (B1L9Q # Z1L133) # !B1L11Q & !B1L9Q & Z1L723;


--Z1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

Z1_command_3_local[8]_lut_out = RB1_MASTERHWDATA[8];
Z1_command_3_local[8] = DFFE(Z1_command_3_local[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--A1L243 is rtl~9618
--operation mode is normal

A1L243 = Z1_command_3_local[8] & !B1L8Q & !B1L01Q;


--Z1L523 is slaveregister:slaveregister_inst|Mux_318_rtl_458_rtl_678~1
--operation mode is normal

Z1L523 = Z1L423 & (A1L243 # !B1L9Q) # !Z1L423 & Z1L923 & B1L9Q;


--A1L252 is rtl~1181
--operation mode is normal

A1L252 = B1L21Q & Z1L07 & A1L152 # !B1L21Q & Z1L523;


--Z1L263 is slaveregister:slaveregister_inst|Mux_586_rtl_507_rtl_767~0
--operation mode is normal

Z1L263 = B1L71Q & (B1L81Q # A1L252) # !B1L71Q & !B1L81Q & PB1_q[8];


--KB4_q[8] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
KB4_q[8]_data_in = P1L9;
KB4_q[8]_write_enable = A1L222;
KB4_q[8]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[8]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[8]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[8] = MEMORY_SEGMENT(KB4_q[8]_data_in, KB4_q[8]_write_enable, KB4_q[8]_clock_0, KB4_q[8]_clock_1, , , , , VCC, KB4_q[8]_write_address, KB4_q[8]_read_address);


--Z1L363 is slaveregister:slaveregister_inst|Mux_586_rtl_507_rtl_767~1
--operation mode is normal

Z1L363 = Z1L263 & (KB4_q[8] # !B1L81Q) # !Z1L263 & KB3_q[8] & B1L81Q;


--Z1L002 is slaveregister:slaveregister_inst|i~6033
--operation mode is normal

Z1L002 = B1L91Q & !B1L81Q;

--Z1L112 is slaveregister:slaveregister_inst|i~6119
--operation mode is normal

Z1L112 = B1L91Q & !B1L81Q;


--KB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
KB2_q[9]_data_in = C2L01;
KB2_q[9]_write_enable = A1L422;
KB2_q[9]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[9]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[9]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[9] = MEMORY_SEGMENT(KB2_q[9]_data_in, KB2_q[9]_write_enable, KB2_q[9]_clock_0, KB2_q[9]_clock_1, , , , , VCC, KB2_q[9]_write_address, KB2_q[9]_read_address);


--KB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
KB1_q[9]_data_in = C1L01;
KB1_q[9]_write_enable = A1L322;
KB1_q[9]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[9]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[9]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[9] = MEMORY_SEGMENT(KB1_q[9]_data_in, KB1_q[9]_write_enable, KB1_q[9]_clock_0, KB1_q[9]_clock_1, , , , , VCC, KB1_q[9]_write_address, KB1_q[9]_read_address);


--A1L752 is rtl~1213
--operation mode is normal

A1L752 = KB2_q[9] & (KB1_q[9] # B1L71Q) # !KB2_q[9] & KB1_q[9] & !B1L71Q;


--A1L852 is rtl~1219
--operation mode is normal

A1L852 = Z1L002 & A1L752 & (B1L12Q # B1L22Q);


--PB1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
PB1_q[9]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[9] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[9]_write_address, PB1_q[9]_read_address);


--A1L732 is rtl~416
--operation mode is normal

A1L732 = PB1_q[9] & !B1L12Q & !B1L22Q;


--A1L552 is rtl~1203
--operation mode is normal

A1L552 = HB31_sload_path[41] & (HB31_sload_path[9] # B1L8Q) # !HB31_sload_path[41] & HB31_sload_path[9] & !B1L8Q;


--Z1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

Z1_command_2_local[9]_lut_out = RB1_MASTERHWDATA[9];
Z1_command_2_local[9] = DFFE(Z1_command_2_local[9]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1L123 is slaveregister:slaveregister_inst|Mux_317_rtl_461_rtl_688~4
--operation mode is normal

Z1L123 = Z1_command_2_local[9] & (Z1_command_1_local[9] # B1L01Q) # !Z1_command_2_local[9] & Z1_command_1_local[9] & !B1L01Q;


--Z1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

Z1_command_3_local[9]_lut_out = RB1_MASTERHWDATA[9];
Z1_command_3_local[9] = DFFE(Z1_command_3_local[9]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L223 is slaveregister:slaveregister_inst|Mux_317_rtl_461_rtl_688~9
--operation mode is normal

Z1L223 = B1L11Q & Z1_command_3_local[9] & !B1L01Q # !B1L11Q & Z1L123;


--R1L18Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0
--operation mode is normal

R1L18Q_lut_out = HB9_sload_path[9];
R1L18Q = DFFE(R1L18Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L08Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0
--operation mode is normal

Q1L08Q_lut_out = HB7_sload_path[9];
Q1L08Q = DFFE(Q1L08Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L452 is rtl~1202
--operation mode is normal

A1L452 = B1L01Q & Q1L08Q & !B1L11Q # !B1L01Q & R1L18Q & B1L11Q;


--R1L101Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0
--operation mode is normal

R1L101Q_lut_out = HB01_sload_path[9];
R1L101Q = DFFE(R1L101Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L001Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0
--operation mode is normal

Q1L001Q_lut_out = HB8_sload_path[9];
Q1L001Q = DFFE(Q1L001Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

Z1_command_0_local[9]_lut_out = RB1_MASTERHWDATA[9];
Z1_command_0_local[9] = DFFE(Z1_command_0_local[9]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L913 is slaveregister:slaveregister_inst|Mux_317_rtl_461_rtl_687~0
--operation mode is normal

Z1L913 = B1L01Q & (B1L11Q # Q1L001Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[9];


--Z1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

Z1_com_ctrl_local[9]_lut_out = !RB1_MASTERHWDATA[9];
Z1_com_ctrl_local[9] = DFFE(Z1_com_ctrl_local[9]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L023 is slaveregister:slaveregister_inst|Mux_317_rtl_461_rtl_687~1
--operation mode is normal

Z1L023 = Z1L913 & (!Z1_com_ctrl_local[9] # !B1L11Q) # !Z1L913 & R1L101Q & B1L11Q;


--Z1L713 is slaveregister:slaveregister_inst|Mux_317_rtl_461_rtl_686~0
--operation mode is normal

Z1L713 = B1L8Q & (B1L9Q # A1L452) # !B1L8Q & !B1L9Q & Z1L023;


--A1L522 is rtl~123
--operation mode is normal

A1L522 = COINC_DOWN_ABAR & B1L01Q & !B1L11Q;


--Z1L813 is slaveregister:slaveregister_inst|Mux_317_rtl_461_rtl_686~1
--operation mode is normal

Z1L813 = Z1L713 & (A1L522 # !B1L9Q) # !Z1L713 & Z1L223 & B1L9Q;


--A1L652 is rtl~1208
--operation mode is normal

A1L652 = B1L21Q & Z1L07 & A1L552 # !B1L21Q & Z1L813;


--KB3_q[9] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
KB3_q[9]_data_in = L1L22;
KB3_q[9]_write_enable = A1L122;
KB3_q[9]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[9]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[9]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[9] = MEMORY_SEGMENT(KB3_q[9]_data_in, KB3_q[9]_write_enable, KB3_q[9]_clock_0, KB3_q[9]_clock_1, , , , , VCC, KB3_q[9]_write_address, KB3_q[9]_read_address);


--Z1L063 is slaveregister:slaveregister_inst|Mux_585_rtl_510_rtl_770~0
--operation mode is normal

Z1L063 = B1L81Q & (B1L71Q # KB3_q[9]) # !B1L81Q & !B1L71Q & PB1_q[9];


--KB4_q[9] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
KB4_q[9]_data_in = P1L01;
KB4_q[9]_write_enable = A1L222;
KB4_q[9]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[9]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[9]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[9] = MEMORY_SEGMENT(KB4_q[9]_data_in, KB4_q[9]_write_enable, KB4_q[9]_clock_0, KB4_q[9]_clock_1, , , , , VCC, KB4_q[9]_write_address, KB4_q[9]_read_address);


--Z1L163 is slaveregister:slaveregister_inst|Mux_585_rtl_510_rtl_770~1
--operation mode is normal

Z1L163 = Z1L063 & (KB4_q[9] # !B1L71Q) # !Z1L063 & A1L652 & B1L71Q;


--KB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
KB2_q[10]_data_in = C2L11;
KB2_q[10]_write_enable = A1L422;
KB2_q[10]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[10]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[10]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[10] = MEMORY_SEGMENT(KB2_q[10]_data_in, KB2_q[10]_write_enable, KB2_q[10]_clock_0, KB2_q[10]_clock_1, , , , , VCC, KB2_q[10]_write_address, KB2_q[10]_read_address);


--KB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
KB1_q[10]_data_in = C1L11;
KB1_q[10]_write_enable = A1L322;
KB1_q[10]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[10]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[10]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[10] = MEMORY_SEGMENT(KB1_q[10]_data_in, KB1_q[10]_write_enable, KB1_q[10]_clock_0, KB1_q[10]_clock_1, , , , , VCC, KB1_q[10]_write_address, KB1_q[10]_read_address);


--A1L262 is rtl~1240
--operation mode is normal

A1L262 = KB2_q[10] & (KB1_q[10] # B1L71Q) # !KB2_q[10] & KB1_q[10] & !B1L71Q;


--A1L362 is rtl~1246
--operation mode is normal

A1L362 = Z1L002 & A1L262 & (B1L12Q # B1L22Q);


--PB1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
PB1_q[10]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[10] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[10]_write_address, PB1_q[10]_read_address);


--A1L832 is rtl~434
--operation mode is normal

A1L832 = PB1_q[10] & !B1L12Q & !B1L22Q;


--KB3_q[10] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
KB3_q[10]_data_in = L1L32;
KB3_q[10]_write_enable = A1L122;
KB3_q[10]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[10]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[10]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[10] = MEMORY_SEGMENT(KB3_q[10]_data_in, KB3_q[10]_write_enable, KB3_q[10]_clock_0, KB3_q[10]_clock_1, , , , , VCC, KB3_q[10]_write_address, KB3_q[10]_read_address);


--A1L062 is rtl~1230
--operation mode is normal

A1L062 = HB31_sload_path[42] & (HB31_sload_path[10] # B1L8Q) # !HB31_sload_path[42] & HB31_sload_path[10] & !B1L8Q;


--Z1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

Z1_command_2_local[10]_lut_out = RB1_MASTERHWDATA[10];
Z1_command_2_local[10] = DFFE(Z1_command_2_local[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1L513 is slaveregister:slaveregister_inst|Mux_316_rtl_464_rtl_696~4
--operation mode is normal

Z1L513 = Z1_command_2_local[10] & (Z1_command_1_local[10] # B1L01Q) # !Z1_command_2_local[10] & Z1_command_1_local[10] & !B1L01Q;


--Z1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

Z1_command_3_local[10]_lut_out = RB1_MASTERHWDATA[10];
Z1_command_3_local[10] = DFFE(Z1_command_3_local[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L613 is slaveregister:slaveregister_inst|Mux_316_rtl_464_rtl_696~9
--operation mode is normal

Z1L613 = B1L11Q & Z1_command_3_local[10] & !B1L01Q # !B1L11Q & Z1L513;


--R1L28Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0
--operation mode is normal

R1L28Q_lut_out = HB9_sload_path[10];
R1L28Q = DFFE(R1L28Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L18Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0
--operation mode is normal

Q1L18Q_lut_out = HB7_sload_path[10];
Q1L18Q = DFFE(Q1L18Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L952 is rtl~1229
--operation mode is normal

A1L952 = B1L01Q & Q1L18Q & !B1L11Q # !B1L01Q & R1L28Q & B1L11Q;


--Q1L201Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0
--operation mode is normal

Q1L201Q_lut_out = HB8_sload_path[10];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L201Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0
--operation mode is normal

R1L201Q_lut_out = HB01_sload_path[10];
R1L201Q = DFFE(R1L201Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

Z1_command_0_local[10]_lut_out = RB1_MASTERHWDATA[10];
Z1_command_0_local[10] = DFFE(Z1_command_0_local[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L313 is slaveregister:slaveregister_inst|Mux_316_rtl_464_rtl_695~0
--operation mode is normal

Z1L313 = B1L11Q & (B1L01Q # R1L201Q) # !B1L11Q & !B1L01Q & Z1_command_0_local[10];


--Z1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

Z1_com_ctrl_local[10]_lut_out = !RB1_MASTERHWDATA[10];
Z1_com_ctrl_local[10] = DFFE(Z1_com_ctrl_local[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L413 is slaveregister:slaveregister_inst|Mux_316_rtl_464_rtl_695~1
--operation mode is normal

Z1L413 = Z1L313 & (!Z1_com_ctrl_local[10] # !B1L01Q) # !Z1L313 & Q1L201Q & B1L01Q;


--Z1L113 is slaveregister:slaveregister_inst|Mux_316_rtl_464_rtl_694~0
--operation mode is normal

Z1L113 = B1L8Q & (B1L9Q # A1L952) # !B1L8Q & !B1L9Q & Z1L413;


--A1L622 is rtl~125
--operation mode is normal

A1L622 = COINC_DOWN_B & B1L01Q & !B1L11Q;


--Z1L213 is slaveregister:slaveregister_inst|Mux_316_rtl_464_rtl_694~1
--operation mode is normal

Z1L213 = Z1L113 & (A1L622 # !B1L9Q) # !Z1L113 & Z1L613 & B1L9Q;


--A1L162 is rtl~1235
--operation mode is normal

A1L162 = B1L21Q & Z1L07 & A1L062 # !B1L21Q & Z1L213;


--Z1L853 is slaveregister:slaveregister_inst|Mux_584_rtl_513_rtl_773~0
--operation mode is normal

Z1L853 = B1L71Q & (B1L81Q # A1L162) # !B1L71Q & !B1L81Q & PB1_q[10];


--KB4_q[10] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
KB4_q[10]_data_in = P1L11;
KB4_q[10]_write_enable = A1L222;
KB4_q[10]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[10]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[10]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[10] = MEMORY_SEGMENT(KB4_q[10]_data_in, KB4_q[10]_write_enable, KB4_q[10]_clock_0, KB4_q[10]_clock_1, , , , , VCC, KB4_q[10]_write_address, KB4_q[10]_read_address);


--Z1L953 is slaveregister:slaveregister_inst|Mux_584_rtl_513_rtl_773~1
--operation mode is normal

Z1L953 = Z1L853 & (KB4_q[10] # !B1L81Q) # !Z1L853 & KB3_q[10] & B1L81Q;


--KB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
KB2_q[11]_data_in = C2L21;
KB2_q[11]_write_enable = A1L422;
KB2_q[11]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[11]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[11]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[11] = MEMORY_SEGMENT(KB2_q[11]_data_in, KB2_q[11]_write_enable, KB2_q[11]_clock_0, KB2_q[11]_clock_1, , , , , VCC, KB2_q[11]_write_address, KB2_q[11]_read_address);


--KB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
KB1_q[11]_data_in = C1L21;
KB1_q[11]_write_enable = A1L322;
KB1_q[11]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[11]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[11]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[11] = MEMORY_SEGMENT(KB1_q[11]_data_in, KB1_q[11]_write_enable, KB1_q[11]_clock_0, KB1_q[11]_clock_1, , , , , VCC, KB1_q[11]_write_address, KB1_q[11]_read_address);


--A1L762 is rtl~1273
--operation mode is normal

A1L762 = A1L733 & (B1L71Q & KB2_q[11] # !B1L71Q & KB1_q[11]);


--PB1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
PB1_q[11]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[11] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[11]_write_address, PB1_q[11]_read_address);


--A1L932 is rtl~452
--operation mode is normal

A1L932 = PB1_q[11] & !B1L12Q & !B1L22Q;


--A1L562 is rtl~1257
--operation mode is normal

A1L562 = HB31_sload_path[43] & (HB31_sload_path[11] # B1L8Q) # !HB31_sload_path[43] & HB31_sload_path[11] & !B1L8Q;


--R1L38Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0
--operation mode is normal

R1L38Q_lut_out = HB9_sload_path[11];
R1L38Q = DFFE(R1L38Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0
--operation mode is normal

Q1L28Q_lut_out = HB7_sload_path[11];
Q1L28Q = DFFE(Q1L28Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L462 is rtl~1256
--operation mode is normal

A1L462 = B1L01Q & Q1L28Q & !B1L11Q # !B1L01Q & R1L38Q & B1L11Q;


--Z1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

Z1_command_2_local[11]_lut_out = RB1_MASTERHWDATA[11];
Z1_command_2_local[11] = DFFE(Z1_command_2_local[11]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1L903 is slaveregister:slaveregister_inst|Mux_315_rtl_467_rtl_704~4
--operation mode is normal

Z1L903 = Z1_command_2_local[11] & (Z1_command_1_local[11] # B1L01Q) # !Z1_command_2_local[11] & Z1_command_1_local[11] & !B1L01Q;


--Z1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

Z1_command_3_local[11]_lut_out = RB1_MASTERHWDATA[11];
Z1_command_3_local[11] = DFFE(Z1_command_3_local[11]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L013 is slaveregister:slaveregister_inst|Mux_315_rtl_467_rtl_704~9
--operation mode is normal

Z1L013 = B1L11Q & Z1_command_3_local[11] & !B1L01Q # !B1L11Q & Z1L903;


--R1L301Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0
--operation mode is normal

R1L301Q_lut_out = HB01_sload_path[11];
R1L301Q = DFFE(R1L301Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0
--operation mode is normal

Q1L301Q_lut_out = HB8_sload_path[11];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

Z1_command_0_local[11]_lut_out = RB1_MASTERHWDATA[11];
Z1_command_0_local[11] = DFFE(Z1_command_0_local[11]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L703 is slaveregister:slaveregister_inst|Mux_315_rtl_467_rtl_703~0
--operation mode is normal

Z1L703 = B1L01Q & (B1L11Q # Q1L301Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[11];


--Z1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

Z1_com_ctrl_local[11]_lut_out = RB1_MASTERHWDATA[11];
Z1_com_ctrl_local[11] = DFFE(Z1_com_ctrl_local[11]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L803 is slaveregister:slaveregister_inst|Mux_315_rtl_467_rtl_703~1
--operation mode is normal

Z1L803 = Z1L703 & (Z1_com_ctrl_local[11] # !B1L11Q) # !Z1L703 & R1L301Q & B1L11Q;


--Z1L503 is slaveregister:slaveregister_inst|Mux_315_rtl_467_rtl_702~0
--operation mode is normal

Z1L503 = B1L9Q & (B1L8Q # Z1L013) # !B1L9Q & !B1L8Q & Z1L803;


--A1L722 is rtl~127
--operation mode is normal

A1L722 = COINC_DOWN_BBAR & B1L01Q & !B1L11Q;


--Z1L603 is slaveregister:slaveregister_inst|Mux_315_rtl_467_rtl_702~1
--operation mode is normal

Z1L603 = Z1L503 & (A1L722 # !B1L8Q) # !Z1L503 & A1L462 & B1L8Q;


--A1L662 is rtl~1262
--operation mode is normal

A1L662 = B1L21Q & Z1L07 & A1L562 # !B1L21Q & Z1L603;


--KB3_q[11] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
KB3_q[11]_data_in = L1L42;
KB3_q[11]_write_enable = A1L122;
KB3_q[11]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[11]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[11]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[11] = MEMORY_SEGMENT(KB3_q[11]_data_in, KB3_q[11]_write_enable, KB3_q[11]_clock_0, KB3_q[11]_clock_1, , , , , VCC, KB3_q[11]_write_address, KB3_q[11]_read_address);


--Z1L653 is slaveregister:slaveregister_inst|Mux_583_rtl_516_rtl_776~0
--operation mode is normal

Z1L653 = B1L81Q & (B1L71Q # KB3_q[11]) # !B1L81Q & !B1L71Q & PB1_q[11];


--KB4_q[11] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
KB4_q[11]_data_in = P1L21;
KB4_q[11]_write_enable = A1L222;
KB4_q[11]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[11]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[11]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[11] = MEMORY_SEGMENT(KB4_q[11]_data_in, KB4_q[11]_write_enable, KB4_q[11]_clock_0, KB4_q[11]_clock_1, , , , , VCC, KB4_q[11]_write_address, KB4_q[11]_read_address);


--Z1L753 is slaveregister:slaveregister_inst|Mux_583_rtl_516_rtl_776~1
--operation mode is normal

Z1L753 = Z1L653 & (KB4_q[11] # !B1L71Q) # !Z1L653 & A1L662 & B1L71Q;


--KB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
KB2_q[12]_data_in = C2L31;
KB2_q[12]_write_enable = A1L422;
KB2_q[12]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[12]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[12]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[12] = MEMORY_SEGMENT(KB2_q[12]_data_in, KB2_q[12]_write_enable, KB2_q[12]_clock_0, KB2_q[12]_clock_1, , , , , VCC, KB2_q[12]_write_address, KB2_q[12]_read_address);


--KB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
KB1_q[12]_data_in = C1L31;
KB1_q[12]_write_enable = A1L322;
KB1_q[12]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[12]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[12]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[12] = MEMORY_SEGMENT(KB1_q[12]_data_in, KB1_q[12]_write_enable, KB1_q[12]_clock_0, KB1_q[12]_clock_1, , , , , VCC, KB1_q[12]_write_address, KB1_q[12]_read_address);


--A1L172 is rtl~1294
--operation mode is normal

A1L172 = KB2_q[12] & (KB1_q[12] # B1L71Q) # !KB2_q[12] & KB1_q[12] & !B1L71Q;


--A1L272 is rtl~1300
--operation mode is normal

A1L272 = Z1L002 & A1L172 & (B1L12Q # B1L22Q);


--PB1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
PB1_q[12]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[12] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[12]_write_address, PB1_q[12]_read_address);


--A1L042 is rtl~470
--operation mode is normal

A1L042 = PB1_q[12] & !B1L12Q & !B1L22Q;


--KB3_q[12] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
KB3_q[12]_data_in = L1L52;
KB3_q[12]_write_enable = A1L122;
KB3_q[12]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[12]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[12]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[12] = MEMORY_SEGMENT(KB3_q[12]_data_in, KB3_q[12]_write_enable, KB3_q[12]_clock_0, KB3_q[12]_clock_1, , , , , VCC, KB3_q[12]_write_address, KB3_q[12]_read_address);


--A1L962 is rtl~1284
--operation mode is normal

A1L962 = HB31_sload_path[44] & (HB31_sload_path[12] # B1L8Q) # !HB31_sload_path[44] & HB31_sload_path[12] & !B1L8Q;


--Z1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

Z1_command_1_local[12]_lut_out = !RB1_MASTERHWDATA[12];
Z1_command_1_local[12] = DFFE(Z1_command_1_local[12]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1L303 is slaveregister:slaveregister_inst|Mux_314_rtl_470_rtl_712~4
--operation mode is normal

Z1L303 = Z1_command_2_local[12] & (B1L01Q # !Z1_command_1_local[12]) # !Z1_command_2_local[12] & !B1L01Q & !Z1_command_1_local[12];


--Z1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

Z1_command_3_local[12]_lut_out = RB1_MASTERHWDATA[12];
Z1_command_3_local[12] = DFFE(Z1_command_3_local[12]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L403 is slaveregister:slaveregister_inst|Mux_314_rtl_470_rtl_712~9
--operation mode is normal

Z1L403 = B1L11Q & Z1_command_3_local[12] & !B1L01Q # !B1L11Q & Z1L303;


--R1L48Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0
--operation mode is normal

R1L48Q_lut_out = HB9_sload_path[12];
R1L48Q = DFFE(R1L48Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0
--operation mode is normal

Q1L38Q_lut_out = HB7_sload_path[12];
Q1L38Q = DFFE(Q1L38Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L862 is rtl~1283
--operation mode is normal

A1L862 = B1L01Q & Q1L38Q & !B1L11Q # !B1L01Q & R1L48Q & B1L11Q;


--Q1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0
--operation mode is normal

Q1L401Q_lut_out = HB8_sload_path[12];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L401Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0
--operation mode is normal

R1L401Q_lut_out = HB01_sload_path[12];
R1L401Q = DFFE(R1L401Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

Z1_command_0_local[12]_lut_out = RB1_MASTERHWDATA[12];
Z1_command_0_local[12] = DFFE(Z1_command_0_local[12]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L103 is slaveregister:slaveregister_inst|Mux_314_rtl_470_rtl_711~0
--operation mode is normal

Z1L103 = B1L11Q & (B1L01Q # R1L401Q) # !B1L11Q & !B1L01Q & Z1_command_0_local[12];


--Z1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

Z1_com_ctrl_local[12]_lut_out = !RB1_MASTERHWDATA[12];
Z1_com_ctrl_local[12] = DFFE(Z1_com_ctrl_local[12]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L203 is slaveregister:slaveregister_inst|Mux_314_rtl_470_rtl_711~1
--operation mode is normal

Z1L203 = Z1L103 & (!Z1_com_ctrl_local[12] # !B1L01Q) # !Z1L103 & Q1L401Q & B1L01Q;


--Z1L992 is slaveregister:slaveregister_inst|Mux_314_rtl_470_rtl_710~0
--operation mode is normal

Z1L992 = B1L8Q & (B1L9Q # A1L862) # !B1L8Q & !B1L9Q & Z1L203;


--A1L822 is rtl~129
--operation mode is normal

A1L822 = COINC_UP_A & B1L01Q & !B1L11Q;


--Z1L003 is slaveregister:slaveregister_inst|Mux_314_rtl_470_rtl_710~1
--operation mode is normal

Z1L003 = Z1L992 & (A1L822 # !B1L9Q) # !Z1L992 & Z1L403 & B1L9Q;


--A1L072 is rtl~1289
--operation mode is normal

A1L072 = B1L21Q & Z1L07 & A1L962 # !B1L21Q & Z1L003;


--Z1L453 is slaveregister:slaveregister_inst|Mux_582_rtl_519_rtl_779~0
--operation mode is normal

Z1L453 = B1L71Q & (B1L81Q # A1L072) # !B1L71Q & !B1L81Q & PB1_q[12];


--KB4_q[12] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
KB4_q[12]_data_in = P1L31;
KB4_q[12]_write_enable = A1L222;
KB4_q[12]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[12]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[12]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[12] = MEMORY_SEGMENT(KB4_q[12]_data_in, KB4_q[12]_write_enable, KB4_q[12]_clock_0, KB4_q[12]_clock_1, , , , , VCC, KB4_q[12]_write_address, KB4_q[12]_read_address);


--Z1L553 is slaveregister:slaveregister_inst|Mux_582_rtl_519_rtl_779~1
--operation mode is normal

Z1L553 = Z1L453 & (KB4_q[12] # !B1L81Q) # !Z1L453 & KB3_q[12] & B1L81Q;


--KB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
KB2_q[13]_data_in = C2L41;
KB2_q[13]_write_enable = A1L422;
KB2_q[13]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[13]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[13]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[13] = MEMORY_SEGMENT(KB2_q[13]_data_in, KB2_q[13]_write_enable, KB2_q[13]_clock_0, KB2_q[13]_clock_1, , , , , VCC, KB2_q[13]_write_address, KB2_q[13]_read_address);


--KB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
KB1_q[13]_data_in = C1L41;
KB1_q[13]_write_enable = A1L322;
KB1_q[13]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[13]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[13]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[13] = MEMORY_SEGMENT(KB1_q[13]_data_in, KB1_q[13]_write_enable, KB1_q[13]_clock_0, KB1_q[13]_clock_1, , , , , VCC, KB1_q[13]_write_address, KB1_q[13]_read_address);


--A1L672 is rtl~1327
--operation mode is normal

A1L672 = A1L733 & (B1L71Q & KB2_q[13] # !B1L71Q & KB1_q[13]);


--PB1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
PB1_q[13]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[13] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[13]_write_address, PB1_q[13]_read_address);


--A1L142 is rtl~488
--operation mode is normal

A1L142 = PB1_q[13] & !B1L12Q & !B1L22Q;


--A1L472 is rtl~1311
--operation mode is normal

A1L472 = HB31_sload_path[45] & (HB31_sload_path[13] # B1L8Q) # !HB31_sload_path[45] & HB31_sload_path[13] & !B1L8Q;


--R1L58Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0
--operation mode is normal

R1L58Q_lut_out = HB9_sload_path[13];
R1L58Q = DFFE(R1L58Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0
--operation mode is normal

Q1L48Q_lut_out = HB7_sload_path[13];
Q1L48Q = DFFE(Q1L48Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L372 is rtl~1310
--operation mode is normal

A1L372 = B1L01Q & Q1L48Q & !B1L11Q # !B1L01Q & R1L58Q & B1L11Q;


--Z1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

Z1_command_1_local[13]_lut_out = !RB1_MASTERHWDATA[13];
Z1_command_1_local[13] = DFFE(Z1_command_1_local[13]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1L792 is slaveregister:slaveregister_inst|Mux_313_rtl_473_rtl_720~4
--operation mode is normal

Z1L792 = Z1_command_2_local[13] & (B1L01Q # !Z1_command_1_local[13]) # !Z1_command_2_local[13] & !B1L01Q & !Z1_command_1_local[13];


--Z1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

Z1_command_3_local[13]_lut_out = RB1_MASTERHWDATA[13];
Z1_command_3_local[13] = DFFE(Z1_command_3_local[13]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L892 is slaveregister:slaveregister_inst|Mux_313_rtl_473_rtl_720~9
--operation mode is normal

Z1L892 = B1L11Q & Z1_command_3_local[13] & !B1L01Q # !B1L11Q & Z1L792;


--R1L501Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0
--operation mode is normal

R1L501Q_lut_out = HB01_sload_path[13];
R1L501Q = DFFE(R1L501Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0
--operation mode is normal

Q1L501Q_lut_out = HB8_sload_path[13];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

Z1_command_0_local[13]_lut_out = RB1_MASTERHWDATA[13];
Z1_command_0_local[13] = DFFE(Z1_command_0_local[13]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L592 is slaveregister:slaveregister_inst|Mux_313_rtl_473_rtl_719~0
--operation mode is normal

Z1L592 = B1L01Q & (B1L11Q # Q1L501Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[13];


--Z1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

Z1_com_ctrl_local[13]_lut_out = RB1_MASTERHWDATA[13];
Z1_com_ctrl_local[13] = DFFE(Z1_com_ctrl_local[13]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L692 is slaveregister:slaveregister_inst|Mux_313_rtl_473_rtl_719~1
--operation mode is normal

Z1L692 = Z1L592 & (Z1_com_ctrl_local[13] # !B1L11Q) # !Z1L592 & R1L501Q & B1L11Q;


--Z1L392 is slaveregister:slaveregister_inst|Mux_313_rtl_473_rtl_718~0
--operation mode is normal

Z1L392 = B1L9Q & (B1L8Q # Z1L892) # !B1L9Q & !B1L8Q & Z1L692;


--A1L922 is rtl~131
--operation mode is normal

A1L922 = COINC_UP_ABAR & B1L01Q & !B1L11Q;


--Z1L492 is slaveregister:slaveregister_inst|Mux_313_rtl_473_rtl_718~1
--operation mode is normal

Z1L492 = Z1L392 & (A1L922 # !B1L8Q) # !Z1L392 & A1L372 & B1L8Q;


--A1L572 is rtl~1316
--operation mode is normal

A1L572 = B1L21Q & Z1L07 & A1L472 # !B1L21Q & Z1L492;


--KB3_q[13] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
KB3_q[13]_data_in = L1L62;
KB3_q[13]_write_enable = A1L122;
KB3_q[13]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[13]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[13]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[13] = MEMORY_SEGMENT(KB3_q[13]_data_in, KB3_q[13]_write_enable, KB3_q[13]_clock_0, KB3_q[13]_clock_1, , , , , VCC, KB3_q[13]_write_address, KB3_q[13]_read_address);


--Z1L253 is slaveregister:slaveregister_inst|Mux_581_rtl_522_rtl_782~0
--operation mode is normal

Z1L253 = B1L81Q & (B1L71Q # KB3_q[13]) # !B1L81Q & !B1L71Q & PB1_q[13];


--KB4_q[13] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
KB4_q[13]_data_in = P1L41;
KB4_q[13]_write_enable = A1L222;
KB4_q[13]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[13]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[13]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[13] = MEMORY_SEGMENT(KB4_q[13]_data_in, KB4_q[13]_write_enable, KB4_q[13]_clock_0, KB4_q[13]_clock_1, , , , , VCC, KB4_q[13]_write_address, KB4_q[13]_read_address);


--Z1L353 is slaveregister:slaveregister_inst|Mux_581_rtl_522_rtl_782~1
--operation mode is normal

Z1L353 = Z1L253 & (KB4_q[13] # !B1L71Q) # !Z1L253 & A1L572 & B1L71Q;


--KB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
KB2_q[14]_data_in = C2L51;
KB2_q[14]_write_enable = A1L422;
KB2_q[14]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[14]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[14]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[14] = MEMORY_SEGMENT(KB2_q[14]_data_in, KB2_q[14]_write_enable, KB2_q[14]_clock_0, KB2_q[14]_clock_1, , , , , VCC, KB2_q[14]_write_address, KB2_q[14]_read_address);


--KB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
KB1_q[14]_data_in = C1L51;
KB1_q[14]_write_enable = A1L322;
KB1_q[14]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[14]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[14]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[14] = MEMORY_SEGMENT(KB1_q[14]_data_in, KB1_q[14]_write_enable, KB1_q[14]_clock_0, KB1_q[14]_clock_1, , , , , VCC, KB1_q[14]_write_address, KB1_q[14]_read_address);


--A1L082 is rtl~1348
--operation mode is normal

A1L082 = KB2_q[14] & (KB1_q[14] # B1L71Q) # !KB2_q[14] & KB1_q[14] & !B1L71Q;


--A1L182 is rtl~1354
--operation mode is normal

A1L182 = Z1L002 & A1L082 & (B1L12Q # B1L22Q);


--PB1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
PB1_q[14]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[14] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[14]_write_address, PB1_q[14]_read_address);


--A1L242 is rtl~506
--operation mode is normal

A1L242 = PB1_q[14] & !B1L12Q & !B1L22Q;


--KB3_q[14] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
KB3_q[14]_data_in = L1L72;
KB3_q[14]_write_enable = A1L122;
KB3_q[14]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[14]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[14]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[14] = MEMORY_SEGMENT(KB3_q[14]_data_in, KB3_q[14]_write_enable, KB3_q[14]_clock_0, KB3_q[14]_clock_1, , , , , VCC, KB3_q[14]_write_address, KB3_q[14]_read_address);


--A1L872 is rtl~1338
--operation mode is normal

A1L872 = HB31_sload_path[46] & (HB31_sload_path[14] # B1L8Q) # !HB31_sload_path[46] & HB31_sload_path[14] & !B1L8Q;


--Z1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

Z1_command_1_local[14]_lut_out = !RB1_MASTERHWDATA[14];
Z1_command_1_local[14] = DFFE(Z1_command_1_local[14]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1L192 is slaveregister:slaveregister_inst|Mux_312_rtl_476_rtl_728~4
--operation mode is normal

Z1L192 = Z1_command_2_local[14] & (B1L01Q # !Z1_command_1_local[14]) # !Z1_command_2_local[14] & !B1L01Q & !Z1_command_1_local[14];


--Z1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

Z1_command_3_local[14]_lut_out = RB1_MASTERHWDATA[14];
Z1_command_3_local[14] = DFFE(Z1_command_3_local[14]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L292 is slaveregister:slaveregister_inst|Mux_312_rtl_476_rtl_728~9
--operation mode is normal

Z1L292 = B1L11Q & Z1_command_3_local[14] & !B1L01Q # !B1L11Q & Z1L192;


--R1L68Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0
--operation mode is normal

R1L68Q_lut_out = HB9_sload_path[14];
R1L68Q = DFFE(R1L68Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0
--operation mode is normal

Q1L58Q_lut_out = HB7_sload_path[14];
Q1L58Q = DFFE(Q1L58Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L772 is rtl~1337
--operation mode is normal

A1L772 = B1L01Q & Q1L58Q & !B1L11Q # !B1L01Q & R1L68Q & B1L11Q;


--Q1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0
--operation mode is normal

Q1L601Q_lut_out = HB8_sload_path[14];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L601Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0
--operation mode is normal

R1L601Q_lut_out = HB01_sload_path[14];
R1L601Q = DFFE(R1L601Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Z1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

Z1_command_0_local[14]_lut_out = RB1_MASTERHWDATA[14];
Z1_command_0_local[14] = DFFE(Z1_command_0_local[14]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L982 is slaveregister:slaveregister_inst|Mux_312_rtl_476_rtl_727~0
--operation mode is normal

Z1L982 = B1L11Q & (B1L01Q # R1L601Q) # !B1L11Q & !B1L01Q & Z1_command_0_local[14];


--Z1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

Z1_com_ctrl_local[14]_lut_out = RB1_MASTERHWDATA[14];
Z1_com_ctrl_local[14] = DFFE(Z1_com_ctrl_local[14]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L092 is slaveregister:slaveregister_inst|Mux_312_rtl_476_rtl_727~1
--operation mode is normal

Z1L092 = Z1L982 & (Z1_com_ctrl_local[14] # !B1L01Q) # !Z1L982 & Q1L601Q & B1L01Q;


--Z1L782 is slaveregister:slaveregister_inst|Mux_312_rtl_476_rtl_726~0
--operation mode is normal

Z1L782 = B1L8Q & (B1L9Q # A1L772) # !B1L8Q & !B1L9Q & Z1L092;


--A1L032 is rtl~133
--operation mode is normal

A1L032 = COINC_UP_B & B1L01Q & !B1L11Q;


--Z1L882 is slaveregister:slaveregister_inst|Mux_312_rtl_476_rtl_726~1
--operation mode is normal

Z1L882 = Z1L782 & (A1L032 # !B1L9Q) # !Z1L782 & Z1L292 & B1L9Q;


--A1L972 is rtl~1343
--operation mode is normal

A1L972 = B1L21Q & Z1L07 & A1L872 # !B1L21Q & Z1L882;


--Z1L053 is slaveregister:slaveregister_inst|Mux_580_rtl_525_rtl_785~0
--operation mode is normal

Z1L053 = B1L71Q & (B1L81Q # A1L972) # !B1L71Q & !B1L81Q & PB1_q[14];


--KB4_q[14] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
KB4_q[14]_data_in = P1L51;
KB4_q[14]_write_enable = A1L222;
KB4_q[14]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[14]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[14]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[14] = MEMORY_SEGMENT(KB4_q[14]_data_in, KB4_q[14]_write_enable, KB4_q[14]_clock_0, KB4_q[14]_clock_1, , , , , VCC, KB4_q[14]_write_address, KB4_q[14]_read_address);


--Z1L153 is slaveregister:slaveregister_inst|Mux_580_rtl_525_rtl_785~1
--operation mode is normal

Z1L153 = Z1L053 & (KB4_q[14] # !B1L81Q) # !Z1L053 & KB3_q[14] & B1L81Q;


--PB1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
PB1_q[15]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
PB1_q[15] = MEMORY_SEGMENT(, , , , , , , , , PB1_q[15]_write_address, PB1_q[15]_read_address);


--A1L342 is rtl~524
--operation mode is normal

A1L342 = PB1_q[15] & !B1L12Q & !B1L22Q;


--R1L78Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0
--operation mode is normal

R1L78Q_lut_out = HB9_sload_path[15];
R1L78Q = DFFE(R1L78Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0
--operation mode is normal

Q1L68Q_lut_out = HB7_sload_path[15];
Q1L68Q = DFFE(Q1L68Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--A1L282 is rtl~1364
--operation mode is normal

A1L282 = B1L01Q & Q1L68Q & !B1L11Q # !B1L01Q & R1L78Q & B1L11Q;


--Z1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

Z1_command_1_local[15]_lut_out = !RB1_MASTERHWDATA[15];
Z1_command_1_local[15] = DFFE(Z1_command_1_local[15]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1L582 is slaveregister:slaveregister_inst|Mux_311_rtl_479_rtl_736~4
--operation mode is normal

Z1L582 = Z1_command_2_local[15] & (B1L01Q # !Z1_command_1_local[15]) # !Z1_command_2_local[15] & !B1L01Q & !Z1_command_1_local[15];


--Z1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

Z1_command_3_local[15]_lut_out = RB1_MASTERHWDATA[15];
Z1_command_3_local[15] = DFFE(Z1_command_3_local[15]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L682 is slaveregister:slaveregister_inst|Mux_311_rtl_479_rtl_736~9
--operation mode is normal

Z1L682 = B1L11Q & Z1_command_3_local[15] & !B1L01Q # !B1L11Q & Z1L582;


--R1L701Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0
--operation mode is normal

R1L701Q_lut_out = HB01_sload_path[15];
R1L701Q = DFFE(R1L701Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--Q1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0
--operation mode is normal

Q1L701Q_lut_out = HB8_sload_path[15];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--Z1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

Z1_command_0_local[15]_lut_out = RB1_MASTERHWDATA[15];
Z1_command_0_local[15] = DFFE(Z1_command_0_local[15]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L382 is slaveregister:slaveregister_inst|Mux_311_rtl_479_rtl_735~0
--operation mode is normal

Z1L382 = B1L01Q & (B1L11Q # Q1L701Q) # !B1L01Q & !B1L11Q & Z1_command_0_local[15];


--Z1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

Z1_com_ctrl_local[15]_lut_out = RB1_MASTERHWDATA[15];
Z1_com_ctrl_local[15] = DFFE(Z1_com_ctrl_local[15]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L482 is slaveregister:slaveregister_inst|Mux_311_rtl_479_rtl_735~1
--operation mode is normal

Z1L482 = Z1L382 & (Z1_com_ctrl_local[15] # !B1L11Q) # !Z1L382 & R1L701Q & B1L11Q;


--Z1L182 is slaveregister:slaveregister_inst|Mux_311_rtl_479_rtl_734~0
--operation mode is normal

Z1L182 = B1L9Q & (B1L8Q # Z1L682) # !B1L9Q & !B1L8Q & Z1L482;


--A1L132 is rtl~135
--operation mode is normal

A1L132 = COINC_UP_BBAR & B1L01Q & !B1L11Q;


--Z1L282 is slaveregister:slaveregister_inst|Mux_311_rtl_479_rtl_734~1
--operation mode is normal

Z1L282 = Z1L182 & (A1L132 # !B1L8Q) # !Z1L182 & A1L282 & B1L8Q;


--A1L382 is rtl~1370
--operation mode is normal

A1L382 = A1L643 # Z1L282 & !B1L21Q;


--KB3_q[15] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
KB3_q[15]_data_in = L1L82;
KB3_q[15]_write_enable = A1L122;
KB3_q[15]_clock_0 = GLOBAL(LB1_outclock0);
KB3_q[15]_clock_1 = GLOBAL(LB1_outclock0);
KB3_q[15]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
KB3_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB3_q[15] = MEMORY_SEGMENT(KB3_q[15]_data_in, KB3_q[15]_write_enable, KB3_q[15]_clock_0, KB3_q[15]_clock_1, , , , , VCC, KB3_q[15]_write_address, KB3_q[15]_read_address);


--Z1L843 is slaveregister:slaveregister_inst|Mux_579_rtl_528_rtl_788~0
--operation mode is normal

Z1L843 = B1L81Q & (B1L71Q # KB3_q[15]) # !B1L81Q & !B1L71Q & PB1_q[15];


--KB4_q[15] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
KB4_q[15]_data_in = P1L61;
KB4_q[15]_write_enable = A1L222;
KB4_q[15]_clock_0 = GLOBAL(LB1_outclock1);
KB4_q[15]_clock_1 = GLOBAL(LB1_outclock1);
KB4_q[15]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
KB4_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB4_q[15] = MEMORY_SEGMENT(KB4_q[15]_data_in, KB4_q[15]_write_enable, KB4_q[15]_clock_0, KB4_q[15]_clock_1, , , , , VCC, KB4_q[15]_write_address, KB4_q[15]_read_address);


--Z1L943 is slaveregister:slaveregister_inst|Mux_579_rtl_528_rtl_788~1
--operation mode is normal

Z1L943 = Z1L843 & (KB4_q[15] # !B1L71Q) # !Z1L843 & A1L382 & B1L71Q;


--Z1L791 is slaveregister:slaveregister_inst|i~6028
--operation mode is normal

Z1L791 = B1L71Q & Z1L891 & !B1L81Q & !B1L8Q;


--Z1L972 is slaveregister:slaveregister_inst|Mux_309_rtl_389_rtl_539~499
--operation mode is normal

Z1L972 = B1L01Q & !B1L21Q & (B1L9Q $ B1L11Q);

--Z1L082 is slaveregister:slaveregister_inst|Mux_309_rtl_389_rtl_539~515
--operation mode is normal

Z1L082 = B1L01Q & !B1L21Q & (B1L9Q $ B1L11Q);


--Z1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

Z1_command_2_local[17]_lut_out = RB1_MASTERHWDATA[17];
Z1_command_2_local[17] = DFFE(Z1_command_2_local[17]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

Z1_com_ctrl_local[17]_lut_out = RB1_MASTERHWDATA[17];
Z1_com_ctrl_local[17] = DFFE(Z1_com_ctrl_local[17]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L672 is slaveregister:slaveregister_inst|Mux_309_rtl_389_rtl_539~38
--operation mode is normal

Z1L672 = Z1L972 & (B1L9Q & Z1_command_2_local[17] # !B1L9Q & Z1_com_ctrl_local[17]);


--Z1L872 is slaveregister:slaveregister_inst|Mux_309_rtl_389_rtl_539~43
--operation mode is normal

Z1L872 = B1L21Q & HB31_sload_path[17] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

Z1_command_3_local[17]_lut_out = RB1_MASTERHWDATA[17];
Z1_command_3_local[17] = DFFE(Z1_command_3_local[17]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L472 is slaveregister:slaveregister_inst|Mux_309_rtl_389_rtl_539~12
--operation mode is normal

Z1L472 = Z1_command_3_local[17] & B1L9Q & B1L11Q;


--Z1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

Z1_command_1_local[17]_lut_out = RB1_MASTERHWDATA[17];
Z1_command_1_local[17] = DFFE(Z1_command_1_local[17]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

Z1_command_0_local[17]_lut_out = RB1_MASTERHWDATA[17];
Z1_command_0_local[17] = DFFE(Z1_command_0_local[17]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L572 is slaveregister:slaveregister_inst|Mux_309_rtl_389_rtl_539~28
--operation mode is normal

Z1L572 = !B1L11Q & (B1L9Q & Z1_command_1_local[17] # !B1L9Q & Z1_command_0_local[17]);


--Z1L772 is slaveregister:slaveregister_inst|Mux_309_rtl_389_rtl_539~42
--operation mode is normal

Z1L772 = Z1L872 # !B1L21Q & (Z1L472 # Z1L572);


--Z1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

Z1_command_2_local[18]_lut_out = RB1_MASTERHWDATA[18];
Z1_command_2_local[18] = DFFE(Z1_command_2_local[18]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

Z1_com_ctrl_local[18]_lut_out = RB1_MASTERHWDATA[18];
Z1_com_ctrl_local[18] = DFFE(Z1_com_ctrl_local[18]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L172 is slaveregister:slaveregister_inst|Mux_308_rtl_392_rtl_544~38
--operation mode is normal

Z1L172 = Z1L972 & (B1L9Q & Z1_command_2_local[18] # !B1L9Q & Z1_com_ctrl_local[18]);


--Z1L372 is slaveregister:slaveregister_inst|Mux_308_rtl_392_rtl_544~43
--operation mode is normal

Z1L372 = B1L21Q & HB31_sload_path[18] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

Z1_command_3_local[18]_lut_out = RB1_MASTERHWDATA[18];
Z1_command_3_local[18] = DFFE(Z1_command_3_local[18]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L962 is slaveregister:slaveregister_inst|Mux_308_rtl_392_rtl_544~12
--operation mode is normal

Z1L962 = Z1_command_3_local[18] & B1L9Q & B1L11Q;


--Z1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

Z1_command_1_local[18]_lut_out = RB1_MASTERHWDATA[18];
Z1_command_1_local[18] = DFFE(Z1_command_1_local[18]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

Z1_command_0_local[18]_lut_out = RB1_MASTERHWDATA[18];
Z1_command_0_local[18] = DFFE(Z1_command_0_local[18]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L072 is slaveregister:slaveregister_inst|Mux_308_rtl_392_rtl_544~28
--operation mode is normal

Z1L072 = !B1L11Q & (B1L9Q & Z1_command_1_local[18] # !B1L9Q & Z1_command_0_local[18]);


--Z1L272 is slaveregister:slaveregister_inst|Mux_308_rtl_392_rtl_544~42
--operation mode is normal

Z1L272 = Z1L372 # !B1L21Q & (Z1L962 # Z1L072);


--Z1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

Z1_command_2_local[19]_lut_out = RB1_MASTERHWDATA[19];
Z1_command_2_local[19] = DFFE(Z1_command_2_local[19]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

Z1_com_ctrl_local[19]_lut_out = RB1_MASTERHWDATA[19];
Z1_com_ctrl_local[19] = DFFE(Z1_com_ctrl_local[19]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L662 is slaveregister:slaveregister_inst|Mux_307_rtl_395_rtl_549~38
--operation mode is normal

Z1L662 = Z1L972 & (B1L9Q & Z1_command_2_local[19] # !B1L9Q & Z1_com_ctrl_local[19]);


--Z1L862 is slaveregister:slaveregister_inst|Mux_307_rtl_395_rtl_549~43
--operation mode is normal

Z1L862 = B1L21Q & HB31_sload_path[19] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

Z1_command_3_local[19]_lut_out = RB1_MASTERHWDATA[19];
Z1_command_3_local[19] = DFFE(Z1_command_3_local[19]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L462 is slaveregister:slaveregister_inst|Mux_307_rtl_395_rtl_549~12
--operation mode is normal

Z1L462 = Z1_command_3_local[19] & B1L9Q & B1L11Q;


--Z1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

Z1_command_1_local[19]_lut_out = RB1_MASTERHWDATA[19];
Z1_command_1_local[19] = DFFE(Z1_command_1_local[19]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

Z1_command_0_local[19]_lut_out = RB1_MASTERHWDATA[19];
Z1_command_0_local[19] = DFFE(Z1_command_0_local[19]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L562 is slaveregister:slaveregister_inst|Mux_307_rtl_395_rtl_549~28
--operation mode is normal

Z1L562 = !B1L11Q & (B1L9Q & Z1_command_1_local[19] # !B1L9Q & Z1_command_0_local[19]);


--Z1L762 is slaveregister:slaveregister_inst|Mux_307_rtl_395_rtl_549~42
--operation mode is normal

Z1L762 = Z1L862 # !B1L21Q & (Z1L462 # Z1L562);


--Z1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

Z1_command_2_local[20]_lut_out = RB1_MASTERHWDATA[20];
Z1_command_2_local[20] = DFFE(Z1_command_2_local[20]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

Z1_com_ctrl_local[20]_lut_out = RB1_MASTERHWDATA[20];
Z1_com_ctrl_local[20] = DFFE(Z1_com_ctrl_local[20]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L162 is slaveregister:slaveregister_inst|Mux_306_rtl_398_rtl_554~38
--operation mode is normal

Z1L162 = Z1L972 & (B1L9Q & Z1_command_2_local[20] # !B1L9Q & Z1_com_ctrl_local[20]);


--Z1L362 is slaveregister:slaveregister_inst|Mux_306_rtl_398_rtl_554~43
--operation mode is normal

Z1L362 = B1L21Q & HB31_sload_path[20] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

Z1_command_3_local[20]_lut_out = RB1_MASTERHWDATA[20];
Z1_command_3_local[20] = DFFE(Z1_command_3_local[20]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L952 is slaveregister:slaveregister_inst|Mux_306_rtl_398_rtl_554~12
--operation mode is normal

Z1L952 = Z1_command_3_local[20] & B1L9Q & B1L11Q;


--Z1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

Z1_command_1_local[20]_lut_out = RB1_MASTERHWDATA[20];
Z1_command_1_local[20] = DFFE(Z1_command_1_local[20]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

Z1_command_0_local[20]_lut_out = RB1_MASTERHWDATA[20];
Z1_command_0_local[20] = DFFE(Z1_command_0_local[20]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L062 is slaveregister:slaveregister_inst|Mux_306_rtl_398_rtl_554~28
--operation mode is normal

Z1L062 = !B1L11Q & (B1L9Q & Z1_command_1_local[20] # !B1L9Q & Z1_command_0_local[20]);


--Z1L262 is slaveregister:slaveregister_inst|Mux_306_rtl_398_rtl_554~42
--operation mode is normal

Z1L262 = Z1L362 # !B1L21Q & (Z1L952 # Z1L062);


--Z1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

Z1_command_2_local[21]_lut_out = RB1_MASTERHWDATA[21];
Z1_command_2_local[21] = DFFE(Z1_command_2_local[21]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

Z1_com_ctrl_local[21]_lut_out = RB1_MASTERHWDATA[21];
Z1_com_ctrl_local[21] = DFFE(Z1_com_ctrl_local[21]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L652 is slaveregister:slaveregister_inst|Mux_305_rtl_401_rtl_559~38
--operation mode is normal

Z1L652 = Z1L972 & (B1L9Q & Z1_command_2_local[21] # !B1L9Q & Z1_com_ctrl_local[21]);


--Z1L852 is slaveregister:slaveregister_inst|Mux_305_rtl_401_rtl_559~43
--operation mode is normal

Z1L852 = B1L21Q & HB31_sload_path[21] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

Z1_command_3_local[21]_lut_out = RB1_MASTERHWDATA[21];
Z1_command_3_local[21] = DFFE(Z1_command_3_local[21]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L452 is slaveregister:slaveregister_inst|Mux_305_rtl_401_rtl_559~12
--operation mode is normal

Z1L452 = Z1_command_3_local[21] & B1L9Q & B1L11Q;


--Z1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

Z1_command_1_local[21]_lut_out = RB1_MASTERHWDATA[21];
Z1_command_1_local[21] = DFFE(Z1_command_1_local[21]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

Z1_command_0_local[21]_lut_out = RB1_MASTERHWDATA[21];
Z1_command_0_local[21] = DFFE(Z1_command_0_local[21]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L552 is slaveregister:slaveregister_inst|Mux_305_rtl_401_rtl_559~28
--operation mode is normal

Z1L552 = !B1L11Q & (B1L9Q & Z1_command_1_local[21] # !B1L9Q & Z1_command_0_local[21]);


--Z1L752 is slaveregister:slaveregister_inst|Mux_305_rtl_401_rtl_559~42
--operation mode is normal

Z1L752 = Z1L852 # !B1L21Q & (Z1L452 # Z1L552);


--Z1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

Z1_command_2_local[22]_lut_out = RB1_MASTERHWDATA[22];
Z1_command_2_local[22] = DFFE(Z1_command_2_local[22]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

Z1_com_ctrl_local[22]_lut_out = !RB1_MASTERHWDATA[22];
Z1_com_ctrl_local[22] = DFFE(Z1_com_ctrl_local[22]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L152 is slaveregister:slaveregister_inst|Mux_304_rtl_404_rtl_564~38
--operation mode is normal

Z1L152 = Z1L972 & (B1L9Q & Z1_command_2_local[22] # !B1L9Q & !Z1_com_ctrl_local[22]);


--Z1L352 is slaveregister:slaveregister_inst|Mux_304_rtl_404_rtl_564~43
--operation mode is normal

Z1L352 = B1L21Q & HB31_sload_path[22] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

Z1_command_3_local[22]_lut_out = RB1_MASTERHWDATA[22];
Z1_command_3_local[22] = DFFE(Z1_command_3_local[22]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L942 is slaveregister:slaveregister_inst|Mux_304_rtl_404_rtl_564~12
--operation mode is normal

Z1L942 = Z1_command_3_local[22] & B1L9Q & B1L11Q;


--Z1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

Z1_command_1_local[22]_lut_out = RB1_MASTERHWDATA[22];
Z1_command_1_local[22] = DFFE(Z1_command_1_local[22]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

Z1_command_0_local[22]_lut_out = RB1_MASTERHWDATA[22];
Z1_command_0_local[22] = DFFE(Z1_command_0_local[22]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L052 is slaveregister:slaveregister_inst|Mux_304_rtl_404_rtl_564~28
--operation mode is normal

Z1L052 = !B1L11Q & (B1L9Q & Z1_command_1_local[22] # !B1L9Q & Z1_command_0_local[22]);


--Z1L252 is slaveregister:slaveregister_inst|Mux_304_rtl_404_rtl_564~42
--operation mode is normal

Z1L252 = Z1L352 # !B1L21Q & (Z1L942 # Z1L052);


--Z1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

Z1_command_2_local[23]_lut_out = RB1_MASTERHWDATA[23];
Z1_command_2_local[23] = DFFE(Z1_command_2_local[23]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

Z1_com_ctrl_local[23]_lut_out = RB1_MASTERHWDATA[23];
Z1_com_ctrl_local[23] = DFFE(Z1_com_ctrl_local[23]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L642 is slaveregister:slaveregister_inst|Mux_303_rtl_407_rtl_569~38
--operation mode is normal

Z1L642 = Z1L972 & (B1L9Q & Z1_command_2_local[23] # !B1L9Q & Z1_com_ctrl_local[23]);


--Z1L842 is slaveregister:slaveregister_inst|Mux_303_rtl_407_rtl_569~43
--operation mode is normal

Z1L842 = B1L21Q & HB31_sload_path[23] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

Z1_command_3_local[23]_lut_out = RB1_MASTERHWDATA[23];
Z1_command_3_local[23] = DFFE(Z1_command_3_local[23]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L442 is slaveregister:slaveregister_inst|Mux_303_rtl_407_rtl_569~12
--operation mode is normal

Z1L442 = Z1_command_3_local[23] & B1L9Q & B1L11Q;


--Z1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

Z1_command_1_local[23]_lut_out = RB1_MASTERHWDATA[23];
Z1_command_1_local[23] = DFFE(Z1_command_1_local[23]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

Z1_command_0_local[23]_lut_out = RB1_MASTERHWDATA[23];
Z1_command_0_local[23] = DFFE(Z1_command_0_local[23]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L542 is slaveregister:slaveregister_inst|Mux_303_rtl_407_rtl_569~28
--operation mode is normal

Z1L542 = !B1L11Q & (B1L9Q & Z1_command_1_local[23] # !B1L9Q & Z1_command_0_local[23]);


--Z1L742 is slaveregister:slaveregister_inst|Mux_303_rtl_407_rtl_569~42
--operation mode is normal

Z1L742 = Z1L842 # !B1L21Q & (Z1L442 # Z1L542);


--Z1L181 is slaveregister:slaveregister_inst|i~429
--operation mode is normal

Z1L181 = B1L71Q & Z1L891 & !B1L81Q;

--Z1L012 is slaveregister:slaveregister_inst|i~6118
--operation mode is normal

Z1L012 = B1L71Q & Z1L891 & !B1L81Q;


--Z1L96 is slaveregister:slaveregister_inst|command_0_local[30]~126
--operation mode is normal

Z1L96 = !B1L01Q & !B1L11Q;


--Z1L481 is slaveregister:slaveregister_inst|i~676
--operation mode is normal

Z1L481 = Z1L96 & B1L21Q & Z1L991 & HB31_sload_path[24];


--Z1L881 is slaveregister:slaveregister_inst|i~728
--operation mode is normal

Z1L881 = FL_ATTN & Z1L342 & B1L8Q & B1L9Q;


--Z1L402 is slaveregister:slaveregister_inst|i~6040
--operation mode is normal

Z1L402 = !B1L9Q & (B1L01Q $ !B1L11Q);

--Z1L212 is slaveregister:slaveregister_inst|i~6120
--operation mode is normal

Z1L212 = !B1L9Q & (B1L01Q $ !B1L11Q);


--Z1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

Z1_command_0_local[24]_lut_out = RB1_MASTERHWDATA[24];
Z1_command_0_local[24] = DFFE(Z1_command_0_local[24]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

Z1_com_ctrl_local[24]_lut_out = !RB1_MASTERHWDATA[24];
Z1_com_ctrl_local[24] = DFFE(Z1_com_ctrl_local[24]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L681 is slaveregister:slaveregister_inst|i~723
--operation mode is normal

Z1L681 = Z1L402 & (B1L01Q & !Z1_com_ctrl_local[24] # !B1L01Q & Z1_command_0_local[24]);


--Z1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

Z1_command_1_local[24]_lut_out = RB1_MASTERHWDATA[24];
Z1_command_1_local[24] = DFFE(Z1_command_1_local[24]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1L391 is slaveregister:slaveregister_inst|i~764
--operation mode is normal

Z1L391 = !B1L11Q & (B1L01Q & Z1_command_2_local[24] # !B1L01Q & Z1_command_1_local[24]);


--Z1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

Z1_command_3_local[24]_lut_out = RB1_MASTERHWDATA[24];
Z1_command_3_local[24] = DFFE(Z1_command_3_local[24]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L323 is slaveregister:slaveregister_inst|Mux_317_rtl_461_rtl_688~74
--operation mode is normal

Z1L323 = B1L11Q & !B1L01Q;


--Z1L491 is slaveregister:slaveregister_inst|i~768
--operation mode is normal

Z1L491 = B1L9Q & (Z1L391 # Z1_command_3_local[24] & Z1L323);


--Z1L781 is slaveregister:slaveregister_inst|i~727
--operation mode is normal

Z1L781 = Z1L881 # !B1L8Q & (Z1L681 # Z1L491);


--Z1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

Z1_command_2_local[25]_lut_out = RB1_MASTERHWDATA[25];
Z1_command_2_local[25] = DFFE(Z1_command_2_local[25]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

Z1_com_ctrl_local[25]_lut_out = RB1_MASTERHWDATA[25];
Z1_com_ctrl_local[25] = DFFE(Z1_com_ctrl_local[25]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L042 is slaveregister:slaveregister_inst|Mux_301_rtl_413_rtl_579~38
--operation mode is normal

Z1L042 = Z1L972 & (B1L9Q & Z1_command_2_local[25] # !B1L9Q & Z1_com_ctrl_local[25]);


--Z1L242 is slaveregister:slaveregister_inst|Mux_301_rtl_413_rtl_579~43
--operation mode is normal

Z1L242 = B1L21Q & HB31_sload_path[25] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

Z1_command_3_local[25]_lut_out = RB1_MASTERHWDATA[25];
Z1_command_3_local[25] = DFFE(Z1_command_3_local[25]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L832 is slaveregister:slaveregister_inst|Mux_301_rtl_413_rtl_579~12
--operation mode is normal

Z1L832 = Z1_command_3_local[25] & B1L9Q & B1L11Q;


--Z1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

Z1_command_1_local[25]_lut_out = RB1_MASTERHWDATA[25];
Z1_command_1_local[25] = DFFE(Z1_command_1_local[25]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

Z1_command_0_local[25]_lut_out = RB1_MASTERHWDATA[25];
Z1_command_0_local[25] = DFFE(Z1_command_0_local[25]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L932 is slaveregister:slaveregister_inst|Mux_301_rtl_413_rtl_579~28
--operation mode is normal

Z1L932 = !B1L11Q & (B1L9Q & Z1_command_1_local[25] # !B1L9Q & Z1_command_0_local[25]);


--Z1L142 is slaveregister:slaveregister_inst|Mux_301_rtl_413_rtl_579~42
--operation mode is normal

Z1L142 = Z1L242 # !B1L21Q & (Z1L832 # Z1L932);


--Z1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

Z1_com_ctrl_local[26]_lut_out = RB1_MASTERHWDATA[26];
Z1_com_ctrl_local[26] = DFFE(Z1_com_ctrl_local[26]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L532 is slaveregister:slaveregister_inst|Mux_300_rtl_416_rtl_584~38
--operation mode is normal

Z1L532 = Z1L972 & (B1L9Q & Z1_command_2_local[26] # !B1L9Q & Z1_com_ctrl_local[26]);


--Z1L732 is slaveregister:slaveregister_inst|Mux_300_rtl_416_rtl_584~43
--operation mode is normal

Z1L732 = B1L21Q & HB31_sload_path[26] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

Z1_command_3_local[26]_lut_out = RB1_MASTERHWDATA[26];
Z1_command_3_local[26] = DFFE(Z1_command_3_local[26]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L332 is slaveregister:slaveregister_inst|Mux_300_rtl_416_rtl_584~12
--operation mode is normal

Z1L332 = Z1_command_3_local[26] & B1L9Q & B1L11Q;


--Z1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

Z1_command_1_local[26]_lut_out = RB1_MASTERHWDATA[26];
Z1_command_1_local[26] = DFFE(Z1_command_1_local[26]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

Z1_command_0_local[26]_lut_out = RB1_MASTERHWDATA[26];
Z1_command_0_local[26] = DFFE(Z1_command_0_local[26]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L432 is slaveregister:slaveregister_inst|Mux_300_rtl_416_rtl_584~28
--operation mode is normal

Z1L432 = !B1L11Q & (B1L9Q & Z1_command_1_local[26] # !B1L9Q & Z1_command_0_local[26]);


--Z1L632 is slaveregister:slaveregister_inst|Mux_300_rtl_416_rtl_584~42
--operation mode is normal

Z1L632 = Z1L732 # !B1L21Q & (Z1L332 # Z1L432);


--Z1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

Z1_command_2_local[27]_lut_out = RB1_MASTERHWDATA[27];
Z1_command_2_local[27] = DFFE(Z1_command_2_local[27]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

Z1_com_ctrl_local[27]_lut_out = RB1_MASTERHWDATA[27];
Z1_com_ctrl_local[27] = DFFE(Z1_com_ctrl_local[27]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L032 is slaveregister:slaveregister_inst|Mux_299_rtl_419_rtl_589~38
--operation mode is normal

Z1L032 = Z1L972 & (B1L9Q & Z1_command_2_local[27] # !B1L9Q & Z1_com_ctrl_local[27]);


--Z1L232 is slaveregister:slaveregister_inst|Mux_299_rtl_419_rtl_589~43
--operation mode is normal

Z1L232 = B1L21Q & HB31_sload_path[27] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

Z1_command_3_local[27]_lut_out = RB1_MASTERHWDATA[27];
Z1_command_3_local[27] = DFFE(Z1_command_3_local[27]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L822 is slaveregister:slaveregister_inst|Mux_299_rtl_419_rtl_589~12
--operation mode is normal

Z1L822 = Z1_command_3_local[27] & B1L9Q & B1L11Q;


--Z1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

Z1_command_1_local[27]_lut_out = RB1_MASTERHWDATA[27];
Z1_command_1_local[27] = DFFE(Z1_command_1_local[27]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

Z1_command_0_local[27]_lut_out = RB1_MASTERHWDATA[27];
Z1_command_0_local[27] = DFFE(Z1_command_0_local[27]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L922 is slaveregister:slaveregister_inst|Mux_299_rtl_419_rtl_589~28
--operation mode is normal

Z1L922 = !B1L11Q & (B1L9Q & Z1_command_1_local[27] # !B1L9Q & Z1_command_0_local[27]);


--Z1L132 is slaveregister:slaveregister_inst|Mux_299_rtl_419_rtl_589~42
--operation mode is normal

Z1L132 = Z1L232 # !B1L21Q & (Z1L822 # Z1L922);


--Z1L581 is slaveregister:slaveregister_inst|i~694
--operation mode is normal

Z1L581 = Z1L96 & B1L21Q & Z1L991 & HB31_sload_path[28];


--Z1L091 is slaveregister:slaveregister_inst|i~745
--operation mode is normal

Z1L091 = FL_TDO & Z1L342 & B1L8Q & B1L9Q;


--Z1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

Z1_command_1_local[28]_lut_out = RB1_MASTERHWDATA[28];
Z1_command_1_local[28] = DFFE(Z1_command_1_local[28]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1L591 is slaveregister:slaveregister_inst|i~775
--operation mode is normal

Z1L591 = !B1L11Q & (B1L01Q & Z1_command_2_local[28] # !B1L01Q & Z1_command_1_local[28]);


--Z1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

Z1_command_3_local[28]_lut_out = RB1_MASTERHWDATA[28];
Z1_command_3_local[28] = DFFE(Z1_command_3_local[28]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L691 is slaveregister:slaveregister_inst|i~779
--operation mode is normal

Z1L691 = B1L9Q & (Z1L591 # Z1_command_3_local[28] & Z1L323);


--Z1L981 is slaveregister:slaveregister_inst|i~744
--operation mode is normal

Z1L981 = Z1L091 # !B1L8Q & (Z1L702 # Z1L691);


--Z1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

Z1_com_ctrl_local[29]_lut_out = RB1_MASTERHWDATA[29];
Z1_com_ctrl_local[29] = DFFE(Z1_com_ctrl_local[29]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L522 is slaveregister:slaveregister_inst|Mux_297_rtl_425_rtl_599~38
--operation mode is normal

Z1L522 = Z1L972 & (B1L9Q & Z1_command_2_local[29] # !B1L9Q & Z1_com_ctrl_local[29]);


--Z1L722 is slaveregister:slaveregister_inst|Mux_297_rtl_425_rtl_599~43
--operation mode is normal

Z1L722 = B1L21Q & HB31_sload_path[29] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

Z1_command_3_local[29]_lut_out = RB1_MASTERHWDATA[29];
Z1_command_3_local[29] = DFFE(Z1_command_3_local[29]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L322 is slaveregister:slaveregister_inst|Mux_297_rtl_425_rtl_599~12
--operation mode is normal

Z1L322 = Z1_command_3_local[29] & B1L9Q & B1L11Q;


--Z1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

Z1_command_1_local[29]_lut_out = RB1_MASTERHWDATA[29];
Z1_command_1_local[29] = DFFE(Z1_command_1_local[29]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

Z1_command_0_local[29]_lut_out = RB1_MASTERHWDATA[29];
Z1_command_0_local[29] = DFFE(Z1_command_0_local[29]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L422 is slaveregister:slaveregister_inst|Mux_297_rtl_425_rtl_599~28
--operation mode is normal

Z1L422 = !B1L11Q & (B1L9Q & Z1_command_1_local[29] # !B1L9Q & Z1_command_0_local[29]);


--Z1L622 is slaveregister:slaveregister_inst|Mux_297_rtl_425_rtl_599~42
--operation mode is normal

Z1L622 = Z1L722 # !B1L21Q & (Z1L322 # Z1L422);


--Z1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

Z1_com_ctrl_local[30]_lut_out = RB1_MASTERHWDATA[30];
Z1_com_ctrl_local[30] = DFFE(Z1_com_ctrl_local[30]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L022 is slaveregister:slaveregister_inst|Mux_296_rtl_428_rtl_604~38
--operation mode is normal

Z1L022 = Z1L972 & (B1L9Q & Z1_command_2_local[30] # !B1L9Q & Z1_com_ctrl_local[30]);


--Z1L222 is slaveregister:slaveregister_inst|Mux_296_rtl_428_rtl_604~43
--operation mode is normal

Z1L222 = B1L21Q & HB31_sload_path[30] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

Z1_command_3_local[30]_lut_out = RB1_MASTERHWDATA[30];
Z1_command_3_local[30] = DFFE(Z1_command_3_local[30]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L812 is slaveregister:slaveregister_inst|Mux_296_rtl_428_rtl_604~12
--operation mode is normal

Z1L812 = Z1_command_3_local[30] & B1L9Q & B1L11Q;


--Z1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

Z1_command_1_local[30]_lut_out = RB1_MASTERHWDATA[30];
Z1_command_1_local[30] = DFFE(Z1_command_1_local[30]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

Z1_command_0_local[30]_lut_out = RB1_MASTERHWDATA[30];
Z1_command_0_local[30] = DFFE(Z1_command_0_local[30]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L912 is slaveregister:slaveregister_inst|Mux_296_rtl_428_rtl_604~28
--operation mode is normal

Z1L912 = !B1L11Q & (B1L9Q & Z1_command_1_local[30] # !B1L9Q & Z1_command_0_local[30]);


--Z1L122 is slaveregister:slaveregister_inst|Mux_296_rtl_428_rtl_604~42
--operation mode is normal

Z1L122 = Z1L222 # !B1L21Q & (Z1L812 # Z1L912);


--Z1L612 is slaveregister:slaveregister_inst|Mux_295_rtl_431_rtl_609~43
--operation mode is normal

Z1L612 = B1L21Q & HB31_sload_path[31] & !B1L9Q & !B1L11Q;


--Z1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

Z1_command_3_local[31]_lut_out = RB1_MASTERHWDATA[31];
Z1_command_3_local[31] = DFFE(Z1_command_3_local[31]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L312 is slaveregister:slaveregister_inst|Mux_295_rtl_431_rtl_609~12
--operation mode is normal

Z1L312 = Z1_command_3_local[31] & B1L9Q & B1L11Q;


--Z1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

Z1_command_1_local[31]_lut_out = RB1_MASTERHWDATA[31];
Z1_command_1_local[31] = DFFE(Z1_command_1_local[31]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

Z1_command_0_local[31]_lut_out = RB1_MASTERHWDATA[31];
Z1_command_0_local[31] = DFFE(Z1_command_0_local[31]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L412 is slaveregister:slaveregister_inst|Mux_295_rtl_431_rtl_609~28
--operation mode is normal

Z1L412 = !B1L11Q & (B1L9Q & Z1_command_1_local[31] # !B1L9Q & Z1_command_0_local[31]);


--Z1L512 is slaveregister:slaveregister_inst|Mux_295_rtl_431_rtl_609~42
--operation mode is normal

Z1L512 = Z1L612 # !B1L21Q & (Z1L312 # Z1L412);


--B1L4Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0
--operation mode is normal

B1L4Q_lut_out = B1L55Q # B1L43 & (B1L04 # !B1L1);
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--W1L3Q is roc:inst_ROC|RST_state~6
--operation mode is normal

W1L3Q_lut_out = W1L2Q # W1L3Q;
W1L3Q = DFFE(W1L3Q_lut_out, GLOBAL(LB1_outclock0), , , );


--E1L411 is com_dac_tx:com_DAC_TX_inst|up~0
--operation mode is normal

E1L411 = Z1_command_1_local[0] & !E1L85 & !E1L95;


--E1L06 is com_dac_tx:com_DAC_TX_inst|i~271
--operation mode is normal

E1L06 = Z1_command_1_local[0] & (E1L85 # E1L95) # !Z1_command_1_local[0] & !Z1_command_1_local[1];


--E1_wait_cnt[0] is com_dac_tx:com_DAC_TX_inst|wait_cnt[0]
--operation mode is normal

E1_wait_cnt[0]_lut_out = Z1_command_1_local[1] & (E1L18 # E1L69 & E1_wait_cnt[0]);
E1_wait_cnt[0] = DFFE(E1_wait_cnt[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , !Z1_command_1_local[0]);


--E1_wait_cnt[1] is com_dac_tx:com_DAC_TX_inst|wait_cnt[1]
--operation mode is normal

E1_wait_cnt[1]_lut_out = !E1L08 & Z1_command_1_local[1] & (!E1L901Q # !E1L67);
E1_wait_cnt[1] = DFFE(E1_wait_cnt[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , !Z1_command_1_local[0]);


--E1_wait_cnt[2] is com_dac_tx:com_DAC_TX_inst|wait_cnt[2]
--operation mode is normal

E1_wait_cnt[2]_lut_out = !E1L17 & E1L77 & (!E1L901Q # !E1L57);
E1_wait_cnt[2] = DFFE(E1_wait_cnt[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , !Z1_command_1_local[0]);


--E1_wait_cnt[3] is com_dac_tx:com_DAC_TX_inst|wait_cnt[3]
--operation mode is normal

E1_wait_cnt[3]_lut_out = !E1L07 & E1L77 & (!E1L901Q # !E1L47);
E1_wait_cnt[3] = DFFE(E1_wait_cnt[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , !Z1_command_1_local[0]);


--E1_reduce_nor_65 is com_dac_tx:com_DAC_TX_inst|reduce_nor_65
--operation mode is normal

E1_reduce_nor_65 = E1_wait_cnt[0] # !E1_wait_cnt[3] # !E1_wait_cnt[2] # !E1_wait_cnt[1];

--E1L19 is com_dac_tx:com_DAC_TX_inst|reduce_nor_65~43
--operation mode is normal

E1L19 = E1_wait_cnt[0] # !E1_wait_cnt[3] # !E1_wait_cnt[2] # !E1_wait_cnt[1];


--E1L211 is com_dac_tx:com_DAC_TX_inst|state~133
--operation mode is normal

E1L211 = E1L011Q & (Z1_command_1_local[0] # E1_reduce_nor_65 & Z1_command_1_local[1]);


--E1_wait_cnt_l[7] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[7]
--operation mode is normal

E1_wait_cnt_l[7]_lut_out = E1L101 # E1L59 & E1L23 & E1L901Q;
E1_wait_cnt_l[7] = DFFE(E1_wait_cnt_l[7]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[8] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[8]
--operation mode is normal

E1_wait_cnt_l[8]_lut_out = E1L001 # E1L59 & E1L43 & E1L901Q;
E1_wait_cnt_l[8] = DFFE(E1_wait_cnt_l[8]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[9] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[9]
--operation mode is normal

E1_wait_cnt_l[9]_lut_out = E1L99 # E1L59 & E1L63 & E1L901Q;
E1_wait_cnt_l[9] = DFFE(E1_wait_cnt_l[9]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[10] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[10]
--operation mode is normal

E1_wait_cnt_l[10]_lut_out = E1L89 # E1L59 & E1L83 & E1L901Q;
E1_wait_cnt_l[10] = DFFE(E1_wait_cnt_l[10]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1L29 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~47
--operation mode is normal

E1L29 = E1_wait_cnt_l[7] # E1_wait_cnt_l[8] # E1_wait_cnt_l[9] # E1_wait_cnt_l[10];


--E1_wait_cnt_l[3] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[3]
--operation mode is normal

E1_wait_cnt_l[3]_lut_out = E1L501 # E1L69 & E1L42;
E1_wait_cnt_l[3] = DFFE(E1_wait_cnt_l[3]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[4] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[4]
--operation mode is normal

E1_wait_cnt_l[4]_lut_out = E1L401 # E1L69 & E1L62;
E1_wait_cnt_l[4] = DFFE(E1_wait_cnt_l[4]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[5] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[5]
--operation mode is normal

E1_wait_cnt_l[5]_lut_out = E1L301 # E1L69 & E1L82;
E1_wait_cnt_l[5] = DFFE(E1_wait_cnt_l[5]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[6] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[6]
--operation mode is normal

E1_wait_cnt_l[6]_lut_out = E1L201 # E1L69 & E1L03;
E1_wait_cnt_l[6] = DFFE(E1_wait_cnt_l[6]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1L39 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~52
--operation mode is normal

E1L39 = E1_wait_cnt_l[3] # E1_wait_cnt_l[4] # E1_wait_cnt_l[5] # E1_wait_cnt_l[6];


--E1_wait_cnt_l[0] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[0]
--operation mode is normal

E1_wait_cnt_l[0]_lut_out = E1L69 & (E1L81 # E1L96 & E1_wait_cnt_l[0]) # !E1L69 & E1L96 & E1_wait_cnt_l[0];
E1_wait_cnt_l[0] = DFFE(E1_wait_cnt_l[0]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[1] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[1]
--operation mode is normal

E1_wait_cnt_l[1]_lut_out = E1L701 # E1L69 & E1L02;
E1_wait_cnt_l[1] = DFFE(E1_wait_cnt_l[1]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1_wait_cnt_l[2] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[2]
--operation mode is normal

E1_wait_cnt_l[2]_lut_out = E1L601 # E1L69 & E1L22;
E1_wait_cnt_l[2] = DFFE(E1_wait_cnt_l[2]_lut_out, GLOBAL(LB1_outclock0), , , E1L231);


--E1L49 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~61
--operation mode is normal

E1L49 = E1_wait_cnt_l[0] # E1_wait_cnt_l[1] # E1_wait_cnt_l[2];


--E1L59 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~77
--operation mode is normal

E1L59 = E1L29 # E1L39 # E1L49;


--E1L38 is com_dac_tx:com_DAC_TX_inst|normal~0
--operation mode is normal

E1L38 = Z1_command_1_local[1] & E1L901Q & !E1L59 & !Z1_command_1_local[0];


--E1L09 is com_dac_tx:com_DAC_TX_inst|reduce_nor_65~39
--operation mode is normal

E1L09 = E1_wait_cnt[1] & E1_wait_cnt[2] & !E1_wait_cnt[0];


--E1L86 is com_dac_tx:com_DAC_TX_inst|i~545
--operation mode is normal

E1L86 = !E1L801Q & (Z1_command_1_local[0] # !E1_wait_cnt[3] # !E1L09);


--E1L48 is com_dac_tx:com_DAC_TX_inst|normal~10
--operation mode is normal

E1L48 = E1L901Q & !E1L29 & !E1L39 & !E1L49;


--E1L37 is com_dac_tx:com_DAC_TX_inst|i~601
--operation mode is normal

E1L37 = E1L86 # !Z1_command_1_local[0] & (E1L48 # !Z1_command_1_local[1]);


--Z1L68 is slaveregister:slaveregister_inst|command_1_local[11]~32
--operation mode is normal

Z1L68 = Z1L441 & Z1L741 & Z1L96 & B1L9Q;


--X1L37 is rs486:inst_rs486|reduce_nor_3~95
--operation mode is normal

X1L37 = X1_count[3] # X1_count[1] # X1_count[0] # !X1_count[2];


--X1L47 is rs486:inst_rs486|reduce_nor_3~100
--operation mode is normal

X1L47 = X1_count[7] # X1_count[6] # X1_count[5] # X1_count[4];


--X1L57 is rs486:inst_rs486|reduce_nor_3~109
--operation mode is normal

X1L57 = X1_count[11] # X1_count[10] # X1_count[9] # X1_count[8];


--X1L67 is rs486:inst_rs486|reduce_nor_3~122
--operation mode is normal

X1L67 = X1_count[15] # X1_count[14] # X1_count[13] # X1_count[12];


--X1L18 is rs486:inst_rs486|reduce_nor_3~263
--operation mode is normal

X1L18 = X1L37 # X1L47 # X1L57 # X1L67;


--X1L77 is rs486:inst_rs486|reduce_nor_3~139
--operation mode is normal

X1L77 = X1_count[19] # X1_count[18] # X1_count[17] # X1_count[16];


--X1L87 is rs486:inst_rs486|reduce_nor_3~160
--operation mode is normal

X1L87 = X1_count[23] # X1_count[22] # X1_count[21] # X1_count[20];


--X1L97 is rs486:inst_rs486|reduce_nor_3~185
--operation mode is normal

X1L97 = X1_count[27] # X1_count[26] # X1_count[25] # X1_count[24];


--X1L08 is rs486:inst_rs486|reduce_nor_3~214
--operation mode is normal

X1L08 = X1_count[31] # X1_count[30] # X1_count[29] # X1_count[28];


--X1L28 is rs486:inst_rs486|reduce_nor_3~268
--operation mode is normal

X1L28 = X1L77 # X1L87 # X1L97 # X1L08;


--X1_reduce_nor_3 is rs486:inst_rs486|reduce_nor_3
--operation mode is normal

X1_reduce_nor_3 = !X1L18 & !X1L28;


--X1L17 is rs486:inst_rs486|pulse~11
--operation mode is normal

X1L17 = X1L68Q & Z1_command_1_local[11] & !X1L18 & !X1L28;


--EB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

EB1_enable_old_lut_out = Z1_command_0_local[0];
EB1_enable_old = DFFE(EB1_enable_old_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--EB1L8 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~137
--operation mode is normal

EB1L8 = Z1_command_0_local[0] & !EB1_enable_old;


--CB1L821Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

CB1L821Q_lut_out = CB1L562Q # CB1_reduce_or_165 & CB1L821Q # !CB1L452Q;
CB1L821Q = DFFE(CB1L821Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L902Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

CB1L902Q_lut_out = CB1L362Q # CB1L902Q & (CB1L852Q # !CB1L102);
CB1L902Q = DFFE(CB1L902Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--EB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

EB1_enable_disc_sig_lut_out = H1L1 & EB1_enable_disc_sig & !EB1_ATWDTrigger_sig # !H1L1 & (EB1_enable_disc_sig & !EB1_ATWDTrigger_sig # !EB1_enable_disc_old);
EB1_enable_disc_sig = DFFE(EB1_enable_disc_sig_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--EB1L7 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~41
--operation mode is normal

EB1L7 = EB1_enable_disc_sig # Z1_command_0_local[0] & !EB1_enable_old;


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L5Q # H1L6Q & H1_atwd0_pong_enable;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--H1L1 is atwd_ping_pong:inst_atwd_ping_pong|atwd0_enable_disc_sig~2
--operation mode is normal

H1L1 = H1_atwd0_pong_enable & !Z1_command_0_local[1] & !Z1_command_0_local[15] # !H1_atwd0_pong_enable & (Z1_command_0_local[15] # !Z1_command_0_local[1]);


--DB1L831Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

DB1L831Q_lut_out = DB1L871Q # DB1L831Q & (DB1L571Q # !DB1L451);
DB1L831Q = DFFE(DB1L831Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|Select_129_rtl_33_rtl_354~1
--operation mode is normal

CB1L012 = CB1L162Q & !DB1L831Q;


--CB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

CB1_digitize_cnt[28]_lut_out = CB1L802 & (CB1_digitize_cnt[28] # CB1L021 & CB1L552Q) # !CB1L802 & CB1L021 & CB1L552Q;
CB1_digitize_cnt[28] = DFFE(CB1_digitize_cnt[28]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

CB1_digitize_cnt[29]_lut_out = CB1L802 & (CB1_digitize_cnt[29] # CB1L221 & CB1L552Q) # !CB1L802 & CB1L221 & CB1L552Q;
CB1_digitize_cnt[29] = DFFE(CB1_digitize_cnt[29]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

CB1_digitize_cnt[30]_lut_out = CB1L802 & (CB1_digitize_cnt[30] # CB1L421 & CB1L552Q) # !CB1L802 & CB1L421 & CB1L552Q;
CB1_digitize_cnt[30] = DFFE(CB1_digitize_cnt[30]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

CB1_digitize_cnt[31]_lut_out = CB1L802 & (CB1_digitize_cnt[31] # CB1L621 & CB1L552Q) # !CB1L802 & CB1L621 & CB1L552Q;
CB1_digitize_cnt[31] = DFFE(CB1_digitize_cnt[31]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~95
--operation mode is normal

CB1L681 = CB1_digitize_cnt[28] # CB1_digitize_cnt[29] # CB1_digitize_cnt[30] # CB1_digitize_cnt[31];


--CB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

CB1_digitize_cnt[24]_lut_out = CB1L802 & (CB1_digitize_cnt[24] # CB1L211 & CB1L552Q) # !CB1L802 & CB1L211 & CB1L552Q;
CB1_digitize_cnt[24] = DFFE(CB1_digitize_cnt[24]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

CB1_digitize_cnt[25]_lut_out = CB1L802 & (CB1_digitize_cnt[25] # CB1L411 & CB1L552Q) # !CB1L802 & CB1L411 & CB1L552Q;
CB1_digitize_cnt[25] = DFFE(CB1_digitize_cnt[25]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

CB1_digitize_cnt[26]_lut_out = CB1L802 & (CB1_digitize_cnt[26] # CB1L611 & CB1L552Q) # !CB1L802 & CB1L611 & CB1L552Q;
CB1_digitize_cnt[26] = DFFE(CB1_digitize_cnt[26]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

CB1_digitize_cnt[27]_lut_out = CB1L802 & (CB1_digitize_cnt[27] # CB1L811 & CB1L552Q) # !CB1L802 & CB1L811 & CB1L552Q;
CB1_digitize_cnt[27] = DFFE(CB1_digitize_cnt[27]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

CB1L781 = CB1_digitize_cnt[24] # CB1_digitize_cnt[25] # CB1_digitize_cnt[26] # CB1_digitize_cnt[27];


--CB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

CB1_digitize_cnt[20]_lut_out = CB1L802 & (CB1_digitize_cnt[20] # CB1L401 & CB1L552Q) # !CB1L802 & CB1L401 & CB1L552Q;
CB1_digitize_cnt[20] = DFFE(CB1_digitize_cnt[20]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

CB1_digitize_cnt[21]_lut_out = CB1L802 & (CB1_digitize_cnt[21] # CB1L601 & CB1L552Q) # !CB1L802 & CB1L601 & CB1L552Q;
CB1_digitize_cnt[21] = DFFE(CB1_digitize_cnt[21]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

CB1_digitize_cnt[22]_lut_out = CB1L802 & (CB1_digitize_cnt[22] # CB1L801 & CB1L552Q) # !CB1L802 & CB1L801 & CB1L552Q;
CB1_digitize_cnt[22] = DFFE(CB1_digitize_cnt[22]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

CB1_digitize_cnt[23]_lut_out = CB1L802 & (CB1_digitize_cnt[23] # CB1L011 & CB1L552Q) # !CB1L802 & CB1L011 & CB1L552Q;
CB1_digitize_cnt[23] = DFFE(CB1_digitize_cnt[23]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~109
--operation mode is normal

CB1L881 = CB1_digitize_cnt[20] # CB1_digitize_cnt[21] # CB1_digitize_cnt[22] # CB1_digitize_cnt[23];


--CB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

CB1_digitize_cnt[16]_lut_out = CB1L802 & (CB1_digitize_cnt[16] # CB1L69 & CB1L552Q) # !CB1L802 & CB1L69 & CB1L552Q;
CB1_digitize_cnt[16] = DFFE(CB1_digitize_cnt[16]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

CB1_digitize_cnt[17]_lut_out = CB1L802 & (CB1_digitize_cnt[17] # CB1L89 & CB1L552Q) # !CB1L802 & CB1L89 & CB1L552Q;
CB1_digitize_cnt[17] = DFFE(CB1_digitize_cnt[17]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

CB1_digitize_cnt[18]_lut_out = CB1L802 & (CB1_digitize_cnt[18] # CB1L001 & CB1L552Q) # !CB1L802 & CB1L001 & CB1L552Q;
CB1_digitize_cnt[18] = DFFE(CB1_digitize_cnt[18]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

CB1_digitize_cnt[19]_lut_out = CB1L802 & (CB1_digitize_cnt[19] # CB1L201 & CB1L552Q) # !CB1L802 & CB1L201 & CB1L552Q;
CB1_digitize_cnt[19] = DFFE(CB1_digitize_cnt[19]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

CB1L981 = CB1_digitize_cnt[16] # CB1_digitize_cnt[17] # CB1_digitize_cnt[18] # CB1_digitize_cnt[19];


--CB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~263
--operation mode is normal

CB1L491 = CB1L681 # CB1L781 # CB1L881 # CB1L981;


--CB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

CB1_digitize_cnt[12]_lut_out = CB1L802 & (CB1_digitize_cnt[12] # CB1L88 & CB1L552Q) # !CB1L802 & CB1L88 & CB1L552Q;
CB1_digitize_cnt[12] = DFFE(CB1_digitize_cnt[12]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

CB1_digitize_cnt[13]_lut_out = CB1L802 & (CB1_digitize_cnt[13] # CB1L09 & CB1L552Q) # !CB1L802 & CB1L09 & CB1L552Q;
CB1_digitize_cnt[13] = DFFE(CB1_digitize_cnt[13]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

CB1_digitize_cnt[14]_lut_out = CB1L802 & (CB1_digitize_cnt[14] # CB1L29 & CB1L552Q) # !CB1L802 & CB1L29 & CB1L552Q;
CB1_digitize_cnt[14] = DFFE(CB1_digitize_cnt[14]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

CB1_digitize_cnt[15]_lut_out = CB1L802 & (CB1_digitize_cnt[15] # CB1L49 & CB1L552Q) # !CB1L802 & CB1L49 & CB1L552Q;
CB1_digitize_cnt[15] = DFFE(CB1_digitize_cnt[15]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~139
--operation mode is normal

CB1L091 = CB1_digitize_cnt[12] # CB1_digitize_cnt[13] # CB1_digitize_cnt[14] # CB1_digitize_cnt[15];


--CB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

CB1_digitize_cnt[8]_lut_out = CB1L802 & (CB1_digitize_cnt[8] # CB1L08 & CB1L552Q) # !CB1L802 & CB1L08 & CB1L552Q;
CB1_digitize_cnt[8] = DFFE(CB1_digitize_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

CB1_digitize_cnt[10]_lut_out = CB1L802 & (CB1_digitize_cnt[10] # CB1L48 & CB1L552Q) # !CB1L802 & CB1L48 & CB1L552Q;
CB1_digitize_cnt[10] = DFFE(CB1_digitize_cnt[10]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

CB1_digitize_cnt[11]_lut_out = CB1L802 & (CB1_digitize_cnt[11] # CB1L68 & CB1L552Q) # !CB1L802 & CB1L68 & CB1L552Q;
CB1_digitize_cnt[11] = DFFE(CB1_digitize_cnt[11]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

CB1_digitize_cnt[9]_lut_out = CB1L802 & (CB1_digitize_cnt[9] # CB1L28 & CB1L552Q) # !CB1L802 & CB1L28 & CB1L552Q;
CB1_digitize_cnt[9] = DFFE(CB1_digitize_cnt[9]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

CB1L191 = CB1_digitize_cnt[8] # CB1_digitize_cnt[10] # CB1_digitize_cnt[11] # !CB1_digitize_cnt[9];


--CB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

CB1_digitize_cnt[4]_lut_out = CB1L802 & (CB1_digitize_cnt[4] # CB1L27 & CB1L552Q) # !CB1L802 & CB1L27 & CB1L552Q;
CB1_digitize_cnt[4] = DFFE(CB1_digitize_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

CB1_digitize_cnt[5]_lut_out = CB1L802 & (CB1_digitize_cnt[5] # CB1L47 & CB1L552Q) # !CB1L802 & CB1L47 & CB1L552Q;
CB1_digitize_cnt[5] = DFFE(CB1_digitize_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

CB1_digitize_cnt[6]_lut_out = CB1L802 & (CB1_digitize_cnt[6] # CB1L67 & CB1L552Q) # !CB1L802 & CB1L67 & CB1L552Q;
CB1_digitize_cnt[6] = DFFE(CB1_digitize_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

CB1_digitize_cnt[7]_lut_out = CB1L802 & (CB1_digitize_cnt[7] # CB1L87 & CB1L552Q) # !CB1L802 & CB1L87 & CB1L552Q;
CB1_digitize_cnt[7] = DFFE(CB1_digitize_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~185
--operation mode is normal

CB1L291 = CB1_digitize_cnt[4] # CB1_digitize_cnt[5] # CB1_digitize_cnt[6] # CB1_digitize_cnt[7];


--CB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

CB1_digitize_cnt[0]_lut_out = CB1L46 & (CB1L552Q # CB1L802 & CB1_digitize_cnt[0]) # !CB1L46 & CB1L802 & CB1_digitize_cnt[0];
CB1_digitize_cnt[0] = DFFE(CB1_digitize_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

CB1_digitize_cnt[1]_lut_out = CB1L802 & (CB1_digitize_cnt[1] # CB1L66 & CB1L552Q) # !CB1L802 & CB1L66 & CB1L552Q;
CB1_digitize_cnt[1] = DFFE(CB1_digitize_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

CB1_digitize_cnt[2]_lut_out = CB1L802 & (CB1_digitize_cnt[2] # CB1L86 & CB1L552Q) # !CB1L802 & CB1L86 & CB1L552Q;
CB1_digitize_cnt[2] = DFFE(CB1_digitize_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

CB1_digitize_cnt[3]_lut_out = CB1L802 & (CB1_digitize_cnt[3] # CB1L07 & CB1L552Q) # !CB1L802 & CB1L07 & CB1L552Q;
CB1_digitize_cnt[3] = DFFE(CB1_digitize_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

CB1L391 = CB1_digitize_cnt[0] # CB1_digitize_cnt[1] # CB1_digitize_cnt[2] # CB1_digitize_cnt[3];


--CB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~268
--operation mode is normal

CB1L591 = CB1L091 # CB1L191 # CB1L291 # CB1L391;


--EB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

EB1_TriggerComplete_in_sync_lut_out = EB1_TriggerComplete_in_0;
EB1_TriggerComplete_in_sync = DFFE(EB1_TriggerComplete_in_sync_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1_reduce_nor_45 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

CB1_reduce_nor_45 = CB1L491 # CB1L591;


--CB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

CB1_settle_cnt[28]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[28] # CB1L75 & CB1L462Q) # !CB1_reduce_or_180 & CB1L75 & CB1L462Q;
CB1_settle_cnt[28] = DFFE(CB1_settle_cnt[28]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

CB1_settle_cnt[29]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[29] # CB1L95 & CB1L462Q) # !CB1_reduce_or_180 & CB1L95 & CB1L462Q;
CB1_settle_cnt[29] = DFFE(CB1_settle_cnt[29]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

CB1_settle_cnt[30]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[30] # CB1L16 & CB1L462Q) # !CB1_reduce_or_180 & CB1L16 & CB1L462Q;
CB1_settle_cnt[30] = DFFE(CB1_settle_cnt[30]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

CB1_settle_cnt[31]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[31] # CB1L36 & CB1L462Q) # !CB1_reduce_or_180 & CB1L36 & CB1L462Q;
CB1_settle_cnt[31] = DFFE(CB1_settle_cnt[31]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~95
--operation mode is normal

CB1L571 = CB1_settle_cnt[28] # CB1_settle_cnt[29] # CB1_settle_cnt[30] # CB1_settle_cnt[31];


--CB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

CB1_settle_cnt[24]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[24] # CB1L94 & CB1L462Q) # !CB1_reduce_or_180 & CB1L94 & CB1L462Q;
CB1_settle_cnt[24] = DFFE(CB1_settle_cnt[24]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

CB1_settle_cnt[25]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[25] # CB1L15 & CB1L462Q) # !CB1_reduce_or_180 & CB1L15 & CB1L462Q;
CB1_settle_cnt[25] = DFFE(CB1_settle_cnt[25]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

CB1_settle_cnt[26]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[26] # CB1L35 & CB1L462Q) # !CB1_reduce_or_180 & CB1L35 & CB1L462Q;
CB1_settle_cnt[26] = DFFE(CB1_settle_cnt[26]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

CB1_settle_cnt[27]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[27] # CB1L55 & CB1L462Q) # !CB1_reduce_or_180 & CB1L55 & CB1L462Q;
CB1_settle_cnt[27] = DFFE(CB1_settle_cnt[27]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

CB1L671 = CB1_settle_cnt[24] # CB1_settle_cnt[25] # CB1_settle_cnt[26] # CB1_settle_cnt[27];


--CB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

CB1_settle_cnt[20]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[20] # CB1L14 & CB1L462Q) # !CB1_reduce_or_180 & CB1L14 & CB1L462Q;
CB1_settle_cnt[20] = DFFE(CB1_settle_cnt[20]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

CB1_settle_cnt[21]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[21] # CB1L34 & CB1L462Q) # !CB1_reduce_or_180 & CB1L34 & CB1L462Q;
CB1_settle_cnt[21] = DFFE(CB1_settle_cnt[21]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

CB1_settle_cnt[22]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[22] # CB1L54 & CB1L462Q) # !CB1_reduce_or_180 & CB1L54 & CB1L462Q;
CB1_settle_cnt[22] = DFFE(CB1_settle_cnt[22]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

CB1_settle_cnt[23]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[23] # CB1L74 & CB1L462Q) # !CB1_reduce_or_180 & CB1L74 & CB1L462Q;
CB1_settle_cnt[23] = DFFE(CB1_settle_cnt[23]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~109
--operation mode is normal

CB1L771 = CB1_settle_cnt[20] # CB1_settle_cnt[21] # CB1_settle_cnt[22] # CB1_settle_cnt[23];


--CB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

CB1_settle_cnt[16]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[16] # CB1L33 & CB1L462Q) # !CB1_reduce_or_180 & CB1L33 & CB1L462Q;
CB1_settle_cnt[16] = DFFE(CB1_settle_cnt[16]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

CB1_settle_cnt[17]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[17] # CB1L53 & CB1L462Q) # !CB1_reduce_or_180 & CB1L53 & CB1L462Q;
CB1_settle_cnt[17] = DFFE(CB1_settle_cnt[17]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

CB1_settle_cnt[18]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[18] # CB1L73 & CB1L462Q) # !CB1_reduce_or_180 & CB1L73 & CB1L462Q;
CB1_settle_cnt[18] = DFFE(CB1_settle_cnt[18]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

CB1_settle_cnt[19]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[19] # CB1L93 & CB1L462Q) # !CB1_reduce_or_180 & CB1L93 & CB1L462Q;
CB1_settle_cnt[19] = DFFE(CB1_settle_cnt[19]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

CB1L871 = CB1_settle_cnt[16] # CB1_settle_cnt[17] # CB1_settle_cnt[18] # CB1_settle_cnt[19];


--CB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~263
--operation mode is normal

CB1L381 = CB1L571 # CB1L671 # CB1L771 # CB1L871;


--CB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

CB1_settle_cnt[12]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[12] # CB1L52 & CB1L462Q) # !CB1_reduce_or_180 & CB1L52 & CB1L462Q;
CB1_settle_cnt[12] = DFFE(CB1_settle_cnt[12]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

CB1_settle_cnt[13]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[13] # CB1L72 & CB1L462Q) # !CB1_reduce_or_180 & CB1L72 & CB1L462Q;
CB1_settle_cnt[13] = DFFE(CB1_settle_cnt[13]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

CB1_settle_cnt[14]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[14] # CB1L92 & CB1L462Q) # !CB1_reduce_or_180 & CB1L92 & CB1L462Q;
CB1_settle_cnt[14] = DFFE(CB1_settle_cnt[14]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

CB1_settle_cnt[15]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[15] # CB1L13 & CB1L462Q) # !CB1_reduce_or_180 & CB1L13 & CB1L462Q;
CB1_settle_cnt[15] = DFFE(CB1_settle_cnt[15]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~139
--operation mode is normal

CB1L971 = CB1_settle_cnt[12] # CB1_settle_cnt[13] # CB1_settle_cnt[14] # CB1_settle_cnt[15];


--CB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

CB1_settle_cnt[8]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[8] # CB1L71 & CB1L462Q) # !CB1_reduce_or_180 & CB1L71 & CB1L462Q;
CB1_settle_cnt[8] = DFFE(CB1_settle_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

CB1_settle_cnt[9]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[9] # CB1L91 & CB1L462Q) # !CB1_reduce_or_180 & CB1L91 & CB1L462Q;
CB1_settle_cnt[9] = DFFE(CB1_settle_cnt[9]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

CB1_settle_cnt[10]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[10] # CB1L12 & CB1L462Q) # !CB1_reduce_or_180 & CB1L12 & CB1L462Q;
CB1_settle_cnt[10] = DFFE(CB1_settle_cnt[10]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

CB1_settle_cnt[11]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[11] # CB1L32 & CB1L462Q) # !CB1_reduce_or_180 & CB1L32 & CB1L462Q;
CB1_settle_cnt[11] = DFFE(CB1_settle_cnt[11]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

CB1L081 = CB1_settle_cnt[8] # CB1_settle_cnt[9] # CB1_settle_cnt[10] # CB1_settle_cnt[11];


--CB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

CB1_settle_cnt[4]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[4] # CB1L9 & CB1L462Q) # !CB1_reduce_or_180 & CB1L9 & CB1L462Q;
CB1_settle_cnt[4] = DFFE(CB1_settle_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

CB1_settle_cnt[5]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[5] # CB1L11 & CB1L462Q) # !CB1_reduce_or_180 & CB1L11 & CB1L462Q;
CB1_settle_cnt[5] = DFFE(CB1_settle_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

CB1_settle_cnt[6]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[6] # CB1L31 & CB1L462Q) # !CB1_reduce_or_180 & CB1L31 & CB1L462Q;
CB1_settle_cnt[6] = DFFE(CB1_settle_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

CB1_settle_cnt[7]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[7] # CB1L51 & CB1L462Q) # !CB1_reduce_or_180 & CB1L51 & CB1L462Q;
CB1_settle_cnt[7] = DFFE(CB1_settle_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~185
--operation mode is normal

CB1L181 = CB1_settle_cnt[4] # CB1_settle_cnt[5] # CB1_settle_cnt[6] # !CB1_settle_cnt[7];


--CB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

CB1_settle_cnt[0]_lut_out = CB1L1 & (CB1L462Q # CB1_reduce_or_180 & CB1_settle_cnt[0]) # !CB1L1 & CB1_reduce_or_180 & CB1_settle_cnt[0];
CB1_settle_cnt[0] = DFFE(CB1_settle_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

CB1_settle_cnt[1]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[1] # CB1L3 & CB1L462Q) # !CB1_reduce_or_180 & CB1L3 & CB1L462Q;
CB1_settle_cnt[1] = DFFE(CB1_settle_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

CB1_settle_cnt[2]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[2] # CB1L5 & CB1L462Q) # !CB1_reduce_or_180 & CB1L5 & CB1L462Q;
CB1_settle_cnt[2] = DFFE(CB1_settle_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

CB1_settle_cnt[3]_lut_out = CB1_reduce_or_180 & (CB1_settle_cnt[3] # CB1L7 & CB1L462Q) # !CB1_reduce_or_180 & CB1L7 & CB1L462Q;
CB1_settle_cnt[3] = DFFE(CB1_settle_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

CB1L281 = CB1_settle_cnt[0] # CB1_settle_cnt[1] # CB1_settle_cnt[2] # CB1_settle_cnt[3];


--CB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~268
--operation mode is normal

CB1L481 = CB1L971 # CB1L081 # CB1L181 # CB1L281;


--CB1_reduce_nor_29 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

CB1_reduce_nor_29 = CB1L381 # CB1L481;


--CB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|Select_133_rtl_35_rtl_356~4
--operation mode is normal

CB1L112 = CB1_channel[0] & CB1_channel[1];


--CB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

CB1L302 = !CB1L362Q & !CB1L852Q;


--CB1L912 is atwd:atwd0|atwd_control:inst_atwd_control|Select_176_rtl_65~63
--operation mode is normal

CB1L912 = CB1L262Q # CB1L752Q # CB1L652Q # !CB1L452Q;


--DB1L571Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

DB1L571Q_lut_out = CB1L352Q & (DB1L351 & !HB1_sload_path[1] # !DB1L471Q) # !CB1L352Q & DB1L351 & !HB1_sload_path[1];
DB1L571Q = DFFE(DB1L571Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

DB1L871Q_lut_out = DB1L771Q & !DB1L741 & !DB1L841 & !HB1_sload_path[1];
DB1L871Q = DFFE(DB1L871Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--EB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

EB2_enable_old_lut_out = Z1_command_0_local[8];
EB2_enable_old = DFFE(EB2_enable_old_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--EB2L8 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~137
--operation mode is normal

EB2L8 = Z1_command_0_local[8] & !EB2_enable_old;


--CB2L821Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

CB2L821Q_lut_out = CB2L362Q # CB2_reduce_or_165 & CB2L821Q # !CB1L452Q;
CB2L821Q = DFFE(CB2L821Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L902Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

CB2L902Q_lut_out = CB2L162Q # CB2L902Q & (CB2L752Q # !CB2L102);
CB2L902Q = DFFE(CB2L902Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--EB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

EB2_enable_disc_sig_lut_out = H1L8 & EB2_enable_disc_sig & !EB2_ATWDTrigger_sig # !H1L8 & (EB2_enable_disc_sig & !EB2_ATWDTrigger_sig # !EB2_enable_disc_old);
EB2_enable_disc_sig = DFFE(EB2_enable_disc_sig_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--EB2L7 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~41
--operation mode is normal

EB2L7 = EB2_enable_disc_sig # Z1_command_0_local[8] & !EB2_enable_old;


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L11Q # H1L21Q & H1_atwd1_pong_enable;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--H1L8 is atwd_ping_pong:inst_atwd_ping_pong|atwd1_enable_disc_sig~2
--operation mode is normal

H1L8 = H1_atwd1_pong_enable & !Z1_command_0_local[9] & !Z1_command_0_local[15] # !H1_atwd1_pong_enable & (Z1_command_0_local[15] # !Z1_command_0_local[9]);


--DB2L831Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

DB2L831Q_lut_out = DB2L871Q # DB2L831Q & (DB2L571Q # !DB2L451);
DB2L831Q = DFFE(DB2L831Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|Select_129_rtl_14_rtl_337~1
--operation mode is normal

CB2L012 = CB2L952Q & !DB2L831Q;


--CB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

CB2_digitize_cnt[28]_lut_out = CB2L802 & (CB2_digitize_cnt[28] # CB2L021 & CB2L452Q) # !CB2L802 & CB2L021 & CB2L452Q;
CB2_digitize_cnt[28] = DFFE(CB2_digitize_cnt[28]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

CB2_digitize_cnt[29]_lut_out = CB2L802 & (CB2_digitize_cnt[29] # CB2L221 & CB2L452Q) # !CB2L802 & CB2L221 & CB2L452Q;
CB2_digitize_cnt[29] = DFFE(CB2_digitize_cnt[29]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

CB2_digitize_cnt[30]_lut_out = CB2L802 & (CB2_digitize_cnt[30] # CB2L421 & CB2L452Q) # !CB2L802 & CB2L421 & CB2L452Q;
CB2_digitize_cnt[30] = DFFE(CB2_digitize_cnt[30]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

CB2_digitize_cnt[31]_lut_out = CB2L802 & (CB2_digitize_cnt[31] # CB2L621 & CB2L452Q) # !CB2L802 & CB2L621 & CB2L452Q;
CB2_digitize_cnt[31] = DFFE(CB2_digitize_cnt[31]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~95
--operation mode is normal

CB2L681 = CB2_digitize_cnt[28] # CB2_digitize_cnt[29] # CB2_digitize_cnt[30] # CB2_digitize_cnt[31];


--CB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

CB2_digitize_cnt[24]_lut_out = CB2L802 & (CB2_digitize_cnt[24] # CB2L211 & CB2L452Q) # !CB2L802 & CB2L211 & CB2L452Q;
CB2_digitize_cnt[24] = DFFE(CB2_digitize_cnt[24]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

CB2_digitize_cnt[25]_lut_out = CB2L802 & (CB2_digitize_cnt[25] # CB2L411 & CB2L452Q) # !CB2L802 & CB2L411 & CB2L452Q;
CB2_digitize_cnt[25] = DFFE(CB2_digitize_cnt[25]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

CB2_digitize_cnt[26]_lut_out = CB2L802 & (CB2_digitize_cnt[26] # CB2L611 & CB2L452Q) # !CB2L802 & CB2L611 & CB2L452Q;
CB2_digitize_cnt[26] = DFFE(CB2_digitize_cnt[26]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

CB2_digitize_cnt[27]_lut_out = CB2L802 & (CB2_digitize_cnt[27] # CB2L811 & CB2L452Q) # !CB2L802 & CB2L811 & CB2L452Q;
CB2_digitize_cnt[27] = DFFE(CB2_digitize_cnt[27]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

CB2L781 = CB2_digitize_cnt[24] # CB2_digitize_cnt[25] # CB2_digitize_cnt[26] # CB2_digitize_cnt[27];


--CB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

CB2_digitize_cnt[20]_lut_out = CB2L802 & (CB2_digitize_cnt[20] # CB2L401 & CB2L452Q) # !CB2L802 & CB2L401 & CB2L452Q;
CB2_digitize_cnt[20] = DFFE(CB2_digitize_cnt[20]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

CB2_digitize_cnt[21]_lut_out = CB2L802 & (CB2_digitize_cnt[21] # CB2L601 & CB2L452Q) # !CB2L802 & CB2L601 & CB2L452Q;
CB2_digitize_cnt[21] = DFFE(CB2_digitize_cnt[21]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

CB2_digitize_cnt[22]_lut_out = CB2L802 & (CB2_digitize_cnt[22] # CB2L801 & CB2L452Q) # !CB2L802 & CB2L801 & CB2L452Q;
CB2_digitize_cnt[22] = DFFE(CB2_digitize_cnt[22]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

CB2_digitize_cnt[23]_lut_out = CB2L802 & (CB2_digitize_cnt[23] # CB2L011 & CB2L452Q) # !CB2L802 & CB2L011 & CB2L452Q;
CB2_digitize_cnt[23] = DFFE(CB2_digitize_cnt[23]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~109
--operation mode is normal

CB2L881 = CB2_digitize_cnt[20] # CB2_digitize_cnt[21] # CB2_digitize_cnt[22] # CB2_digitize_cnt[23];


--CB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

CB2_digitize_cnt[16]_lut_out = CB2L802 & (CB2_digitize_cnt[16] # CB2L69 & CB2L452Q) # !CB2L802 & CB2L69 & CB2L452Q;
CB2_digitize_cnt[16] = DFFE(CB2_digitize_cnt[16]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

CB2_digitize_cnt[17]_lut_out = CB2L802 & (CB2_digitize_cnt[17] # CB2L89 & CB2L452Q) # !CB2L802 & CB2L89 & CB2L452Q;
CB2_digitize_cnt[17] = DFFE(CB2_digitize_cnt[17]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

CB2_digitize_cnt[18]_lut_out = CB2L802 & (CB2_digitize_cnt[18] # CB2L001 & CB2L452Q) # !CB2L802 & CB2L001 & CB2L452Q;
CB2_digitize_cnt[18] = DFFE(CB2_digitize_cnt[18]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

CB2_digitize_cnt[19]_lut_out = CB2L802 & (CB2_digitize_cnt[19] # CB2L201 & CB2L452Q) # !CB2L802 & CB2L201 & CB2L452Q;
CB2_digitize_cnt[19] = DFFE(CB2_digitize_cnt[19]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

CB2L981 = CB2_digitize_cnt[16] # CB2_digitize_cnt[17] # CB2_digitize_cnt[18] # CB2_digitize_cnt[19];


--CB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~263
--operation mode is normal

CB2L491 = CB2L681 # CB2L781 # CB2L881 # CB2L981;


--CB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

CB2_digitize_cnt[12]_lut_out = CB2L802 & (CB2_digitize_cnt[12] # CB2L88 & CB2L452Q) # !CB2L802 & CB2L88 & CB2L452Q;
CB2_digitize_cnt[12] = DFFE(CB2_digitize_cnt[12]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

CB2_digitize_cnt[13]_lut_out = CB2L802 & (CB2_digitize_cnt[13] # CB2L09 & CB2L452Q) # !CB2L802 & CB2L09 & CB2L452Q;
CB2_digitize_cnt[13] = DFFE(CB2_digitize_cnt[13]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

CB2_digitize_cnt[14]_lut_out = CB2L802 & (CB2_digitize_cnt[14] # CB2L29 & CB2L452Q) # !CB2L802 & CB2L29 & CB2L452Q;
CB2_digitize_cnt[14] = DFFE(CB2_digitize_cnt[14]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

CB2_digitize_cnt[15]_lut_out = CB2L802 & (CB2_digitize_cnt[15] # CB2L49 & CB2L452Q) # !CB2L802 & CB2L49 & CB2L452Q;
CB2_digitize_cnt[15] = DFFE(CB2_digitize_cnt[15]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~139
--operation mode is normal

CB2L091 = CB2_digitize_cnt[12] # CB2_digitize_cnt[13] # CB2_digitize_cnt[14] # CB2_digitize_cnt[15];


--CB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

CB2_digitize_cnt[8]_lut_out = CB2L802 & (CB2_digitize_cnt[8] # CB2L08 & CB2L452Q) # !CB2L802 & CB2L08 & CB2L452Q;
CB2_digitize_cnt[8] = DFFE(CB2_digitize_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

CB2_digitize_cnt[10]_lut_out = CB2L802 & (CB2_digitize_cnt[10] # CB2L48 & CB2L452Q) # !CB2L802 & CB2L48 & CB2L452Q;
CB2_digitize_cnt[10] = DFFE(CB2_digitize_cnt[10]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

CB2_digitize_cnt[11]_lut_out = CB2L802 & (CB2_digitize_cnt[11] # CB2L68 & CB2L452Q) # !CB2L802 & CB2L68 & CB2L452Q;
CB2_digitize_cnt[11] = DFFE(CB2_digitize_cnt[11]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

CB2_digitize_cnt[9]_lut_out = CB2L802 & (CB2_digitize_cnt[9] # CB2L28 & CB2L452Q) # !CB2L802 & CB2L28 & CB2L452Q;
CB2_digitize_cnt[9] = DFFE(CB2_digitize_cnt[9]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

CB2L191 = CB2_digitize_cnt[8] # CB2_digitize_cnt[10] # CB2_digitize_cnt[11] # !CB2_digitize_cnt[9];


--CB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

CB2_digitize_cnt[4]_lut_out = CB2L802 & (CB2_digitize_cnt[4] # CB2L27 & CB2L452Q) # !CB2L802 & CB2L27 & CB2L452Q;
CB2_digitize_cnt[4] = DFFE(CB2_digitize_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

CB2_digitize_cnt[5]_lut_out = CB2L802 & (CB2_digitize_cnt[5] # CB2L47 & CB2L452Q) # !CB2L802 & CB2L47 & CB2L452Q;
CB2_digitize_cnt[5] = DFFE(CB2_digitize_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

CB2_digitize_cnt[6]_lut_out = CB2L802 & (CB2_digitize_cnt[6] # CB2L67 & CB2L452Q) # !CB2L802 & CB2L67 & CB2L452Q;
CB2_digitize_cnt[6] = DFFE(CB2_digitize_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

CB2_digitize_cnt[7]_lut_out = CB2L802 & (CB2_digitize_cnt[7] # CB2L87 & CB2L452Q) # !CB2L802 & CB2L87 & CB2L452Q;
CB2_digitize_cnt[7] = DFFE(CB2_digitize_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~185
--operation mode is normal

CB2L291 = CB2_digitize_cnt[4] # CB2_digitize_cnt[5] # CB2_digitize_cnt[6] # CB2_digitize_cnt[7];


--CB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

CB2_digitize_cnt[0]_lut_out = CB2L46 & (CB2L452Q # CB2L802 & CB2_digitize_cnt[0]) # !CB2L46 & CB2L802 & CB2_digitize_cnt[0];
CB2_digitize_cnt[0] = DFFE(CB2_digitize_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

CB2_digitize_cnt[1]_lut_out = CB2L802 & (CB2_digitize_cnt[1] # CB2L66 & CB2L452Q) # !CB2L802 & CB2L66 & CB2L452Q;
CB2_digitize_cnt[1] = DFFE(CB2_digitize_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

CB2_digitize_cnt[2]_lut_out = CB2L802 & (CB2_digitize_cnt[2] # CB2L86 & CB2L452Q) # !CB2L802 & CB2L86 & CB2L452Q;
CB2_digitize_cnt[2] = DFFE(CB2_digitize_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

CB2_digitize_cnt[3]_lut_out = CB2L802 & (CB2_digitize_cnt[3] # CB2L07 & CB2L452Q) # !CB2L802 & CB2L07 & CB2L452Q;
CB2_digitize_cnt[3] = DFFE(CB2_digitize_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

CB2L391 = CB2_digitize_cnt[0] # CB2_digitize_cnt[1] # CB2_digitize_cnt[2] # CB2_digitize_cnt[3];


--CB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~268
--operation mode is normal

CB2L591 = CB2L091 # CB2L191 # CB2L291 # CB2L391;


--EB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

EB2_TriggerComplete_in_sync_lut_out = EB2_TriggerComplete_in_0;
EB2_TriggerComplete_in_sync = DFFE(EB2_TriggerComplete_in_sync_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2_reduce_nor_45 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

CB2_reduce_nor_45 = CB2L491 # CB2L591;


--CB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

CB2_settle_cnt[28]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[28] # CB2L75 & CB2L262Q) # !CB2_reduce_or_180 & CB2L75 & CB2L262Q;
CB2_settle_cnt[28] = DFFE(CB2_settle_cnt[28]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

CB2_settle_cnt[29]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[29] # CB2L95 & CB2L262Q) # !CB2_reduce_or_180 & CB2L95 & CB2L262Q;
CB2_settle_cnt[29] = DFFE(CB2_settle_cnt[29]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

CB2_settle_cnt[30]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[30] # CB2L16 & CB2L262Q) # !CB2_reduce_or_180 & CB2L16 & CB2L262Q;
CB2_settle_cnt[30] = DFFE(CB2_settle_cnt[30]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

CB2_settle_cnt[31]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[31] # CB2L36 & CB2L262Q) # !CB2_reduce_or_180 & CB2L36 & CB2L262Q;
CB2_settle_cnt[31] = DFFE(CB2_settle_cnt[31]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~95
--operation mode is normal

CB2L571 = CB2_settle_cnt[28] # CB2_settle_cnt[29] # CB2_settle_cnt[30] # CB2_settle_cnt[31];


--CB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

CB2_settle_cnt[24]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[24] # CB2L94 & CB2L262Q) # !CB2_reduce_or_180 & CB2L94 & CB2L262Q;
CB2_settle_cnt[24] = DFFE(CB2_settle_cnt[24]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

CB2_settle_cnt[25]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[25] # CB2L15 & CB2L262Q) # !CB2_reduce_or_180 & CB2L15 & CB2L262Q;
CB2_settle_cnt[25] = DFFE(CB2_settle_cnt[25]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

CB2_settle_cnt[26]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[26] # CB2L35 & CB2L262Q) # !CB2_reduce_or_180 & CB2L35 & CB2L262Q;
CB2_settle_cnt[26] = DFFE(CB2_settle_cnt[26]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

CB2_settle_cnt[27]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[27] # CB2L55 & CB2L262Q) # !CB2_reduce_or_180 & CB2L55 & CB2L262Q;
CB2_settle_cnt[27] = DFFE(CB2_settle_cnt[27]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

CB2L671 = CB2_settle_cnt[24] # CB2_settle_cnt[25] # CB2_settle_cnt[26] # CB2_settle_cnt[27];


--CB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

CB2_settle_cnt[20]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[20] # CB2L14 & CB2L262Q) # !CB2_reduce_or_180 & CB2L14 & CB2L262Q;
CB2_settle_cnt[20] = DFFE(CB2_settle_cnt[20]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

CB2_settle_cnt[21]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[21] # CB2L34 & CB2L262Q) # !CB2_reduce_or_180 & CB2L34 & CB2L262Q;
CB2_settle_cnt[21] = DFFE(CB2_settle_cnt[21]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

CB2_settle_cnt[22]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[22] # CB2L54 & CB2L262Q) # !CB2_reduce_or_180 & CB2L54 & CB2L262Q;
CB2_settle_cnt[22] = DFFE(CB2_settle_cnt[22]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

CB2_settle_cnt[23]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[23] # CB2L74 & CB2L262Q) # !CB2_reduce_or_180 & CB2L74 & CB2L262Q;
CB2_settle_cnt[23] = DFFE(CB2_settle_cnt[23]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~109
--operation mode is normal

CB2L771 = CB2_settle_cnt[20] # CB2_settle_cnt[21] # CB2_settle_cnt[22] # CB2_settle_cnt[23];


--CB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

CB2_settle_cnt[16]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[16] # CB2L33 & CB2L262Q) # !CB2_reduce_or_180 & CB2L33 & CB2L262Q;
CB2_settle_cnt[16] = DFFE(CB2_settle_cnt[16]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

CB2_settle_cnt[17]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[17] # CB2L53 & CB2L262Q) # !CB2_reduce_or_180 & CB2L53 & CB2L262Q;
CB2_settle_cnt[17] = DFFE(CB2_settle_cnt[17]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

CB2_settle_cnt[18]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[18] # CB2L73 & CB2L262Q) # !CB2_reduce_or_180 & CB2L73 & CB2L262Q;
CB2_settle_cnt[18] = DFFE(CB2_settle_cnt[18]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

CB2_settle_cnt[19]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[19] # CB2L93 & CB2L262Q) # !CB2_reduce_or_180 & CB2L93 & CB2L262Q;
CB2_settle_cnt[19] = DFFE(CB2_settle_cnt[19]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

CB2L871 = CB2_settle_cnt[16] # CB2_settle_cnt[17] # CB2_settle_cnt[18] # CB2_settle_cnt[19];


--CB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~263
--operation mode is normal

CB2L381 = CB2L571 # CB2L671 # CB2L771 # CB2L871;


--CB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

CB2_settle_cnt[12]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[12] # CB2L52 & CB2L262Q) # !CB2_reduce_or_180 & CB2L52 & CB2L262Q;
CB2_settle_cnt[12] = DFFE(CB2_settle_cnt[12]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

CB2_settle_cnt[13]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[13] # CB2L72 & CB2L262Q) # !CB2_reduce_or_180 & CB2L72 & CB2L262Q;
CB2_settle_cnt[13] = DFFE(CB2_settle_cnt[13]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

CB2_settle_cnt[14]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[14] # CB2L92 & CB2L262Q) # !CB2_reduce_or_180 & CB2L92 & CB2L262Q;
CB2_settle_cnt[14] = DFFE(CB2_settle_cnt[14]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

CB2_settle_cnt[15]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[15] # CB2L13 & CB2L262Q) # !CB2_reduce_or_180 & CB2L13 & CB2L262Q;
CB2_settle_cnt[15] = DFFE(CB2_settle_cnt[15]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~139
--operation mode is normal

CB2L971 = CB2_settle_cnt[12] # CB2_settle_cnt[13] # CB2_settle_cnt[14] # CB2_settle_cnt[15];


--CB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

CB2_settle_cnt[8]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[8] # CB2L71 & CB2L262Q) # !CB2_reduce_or_180 & CB2L71 & CB2L262Q;
CB2_settle_cnt[8] = DFFE(CB2_settle_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

CB2_settle_cnt[9]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[9] # CB2L91 & CB2L262Q) # !CB2_reduce_or_180 & CB2L91 & CB2L262Q;
CB2_settle_cnt[9] = DFFE(CB2_settle_cnt[9]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

CB2_settle_cnt[10]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[10] # CB2L12 & CB2L262Q) # !CB2_reduce_or_180 & CB2L12 & CB2L262Q;
CB2_settle_cnt[10] = DFFE(CB2_settle_cnt[10]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

CB2_settle_cnt[11]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[11] # CB2L32 & CB2L262Q) # !CB2_reduce_or_180 & CB2L32 & CB2L262Q;
CB2_settle_cnt[11] = DFFE(CB2_settle_cnt[11]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

CB2L081 = CB2_settle_cnt[8] # CB2_settle_cnt[9] # CB2_settle_cnt[10] # CB2_settle_cnt[11];


--CB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

CB2_settle_cnt[4]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[4] # CB2L9 & CB2L262Q) # !CB2_reduce_or_180 & CB2L9 & CB2L262Q;
CB2_settle_cnt[4] = DFFE(CB2_settle_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

CB2_settle_cnt[5]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[5] # CB2L11 & CB2L262Q) # !CB2_reduce_or_180 & CB2L11 & CB2L262Q;
CB2_settle_cnt[5] = DFFE(CB2_settle_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

CB2_settle_cnt[6]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[6] # CB2L31 & CB2L262Q) # !CB2_reduce_or_180 & CB2L31 & CB2L262Q;
CB2_settle_cnt[6] = DFFE(CB2_settle_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

CB2_settle_cnt[7]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[7] # CB2L51 & CB2L262Q) # !CB2_reduce_or_180 & CB2L51 & CB2L262Q;
CB2_settle_cnt[7] = DFFE(CB2_settle_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~185
--operation mode is normal

CB2L181 = CB2_settle_cnt[4] # CB2_settle_cnt[5] # CB2_settle_cnt[6] # !CB2_settle_cnt[7];


--CB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

CB2_settle_cnt[0]_lut_out = CB2L1 & (CB2L262Q # CB2_reduce_or_180 & CB2_settle_cnt[0]) # !CB2L1 & CB2_reduce_or_180 & CB2_settle_cnt[0];
CB2_settle_cnt[0] = DFFE(CB2_settle_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

CB2_settle_cnt[1]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[1] # CB2L3 & CB2L262Q) # !CB2_reduce_or_180 & CB2L3 & CB2L262Q;
CB2_settle_cnt[1] = DFFE(CB2_settle_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

CB2_settle_cnt[2]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[2] # CB2L5 & CB2L262Q) # !CB2_reduce_or_180 & CB2L5 & CB2L262Q;
CB2_settle_cnt[2] = DFFE(CB2_settle_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

CB2_settle_cnt[3]_lut_out = CB2_reduce_or_180 & (CB2_settle_cnt[3] # CB2L7 & CB2L262Q) # !CB2_reduce_or_180 & CB2L7 & CB2L262Q;
CB2_settle_cnt[3] = DFFE(CB2_settle_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

CB2L281 = CB2_settle_cnt[0] # CB2_settle_cnt[1] # CB2_settle_cnt[2] # CB2_settle_cnt[3];


--CB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~268
--operation mode is normal

CB2L481 = CB2L971 # CB2L081 # CB2L181 # CB2L281;


--CB2_reduce_nor_29 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

CB2_reduce_nor_29 = CB2L381 # CB2L481;


--CB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|Select_133_rtl_16_rtl_339~4
--operation mode is normal

CB2L112 = CB2_channel[0] & CB2_channel[1];


--CB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

CB2L302 = !CB2L162Q & !CB2L752Q;


--CB2L912 is atwd:atwd1|atwd_control:inst_atwd_control|Select_176_rtl_67~63
--operation mode is normal

CB2L912 = CB2L062Q # CB2L652Q # CB2L552Q # !CB1L452Q;


--DB2L571Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

DB2L571Q_lut_out = CB2L352Q & (DB2L351 & !HB2_sload_path[1] # !DB2L471Q) # !CB2L352Q & DB2L351 & !HB2_sload_path[1];
DB2L571Q = DFFE(DB2L571Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

DB2L871Q_lut_out = DB2L771Q & !DB2L741 & !DB2L841 & !HB2_sload_path[1];
DB2L871Q = DFFE(DB2L871Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--Q1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0
--operation mode is normal

Q1_MultiSPE0_lut_out = MultiSPE;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--Q1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0
--operation mode is normal

Q1_OneSPE0_lut_out = OneSPE;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--N1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0
--operation mode is normal

N1_tick_old0_lut_out = N1_tick_old;
N1_tick_old0 = DFFE(N1_tick_old0_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--N1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1
--operation mode is normal

N1_tick_old1_lut_out = N1_tick_old0;
N1_tick_old1 = DFFE(N1_tick_old1_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--N1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo
--operation mode is normal

N1_cnt_oo_lut_out = N1_cnt_o;
N1_cnt_oo = DFFE(N1_cnt_oo_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--N1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o
--operation mode is normal

N1_cnt_o_lut_out = N1L5 & (N1L31 # !Z1_command_1_local[19]) # !N1L5 & N1L11 & Z1_command_1_local[19];
N1_cnt_o = DFFE(N1_cnt_o_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--N1L3 is fe_testpulse:inst_fe_testpulse|i~0
--operation mode is normal

N1L3 = N1_cnt_oo $ N1_cnt_o;


--N1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old
--operation mode is normal

N1_tick_old_lut_out = N1_cnt_oo $ N1_cnt_o;
N1_tick_old = DFFE(N1_tick_old_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3]
--operation mode is normal

M1_cntp[3]_lut_out = Z1_command_0_local[30] & (M1L93 # M1L44 & !M1L95Q);
M1_cntp[3] = DFFE(M1_cntp[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2]
--operation mode is normal

M1_cntp[2]_lut_out = Z1_command_0_local[30] & (M1L84 # M1L23 & !M1L95Q);
M1_cntp[2] = DFFE(M1_cntp[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1]
--operation mode is normal

M1_cntp[1]_lut_out = Z1_command_0_local[30] & (M1L94 # M1L33 & !M1L95Q);
M1_cntp[1] = DFFE(M1_cntp[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0]
--operation mode is normal

M1_cntp[0]_lut_out = Z1_command_0_local[30] & (M1L05 # M1L43 & !M1L95Q);
M1_cntp[0] = DFFE(M1_cntp[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3]
--operation mode is normal

M1_cntn[3]_lut_out = Z1_command_0_local[30] & (M1L14 # M1L54 & M1L16Q);
M1_cntn[3] = DFFE(M1_cntn[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2]
--operation mode is normal

M1_cntn[2]_lut_out = Z1_command_0_local[30] & (M1L15 # M1L16Q & M1L53);
M1_cntn[2] = DFFE(M1_cntn[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1]
--operation mode is normal

M1_cntn[1]_lut_out = Z1_command_0_local[30] & (M1L25 # M1L16Q & M1L63);
M1_cntn[1] = DFFE(M1_cntn[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0]
--operation mode is normal

M1_cntn[0]_lut_out = Z1_command_0_local[30] & (M1L35 # M1L16Q & M1L73);
M1_cntn[0] = DFFE(M1_cntn[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--V1L32 is r2r:inst_r2r|i~211
--operation mode is normal

V1L32 = !V1_cnt[4] # !V1_cnt[3] # !V1_cnt[2] # !V1_cnt[1];


--V1L42 is r2r:inst_r2r|i~225
--operation mode is normal

V1L42 = V1_cnt[1] # V1_cnt[2] # V1_cnt[3] # V1_cnt[4];


--V1L72 is r2r:inst_r2r|i~241
--operation mode is normal

V1L72 = V1L32 & (V1L42 & !V1_cnt[0] # !V1_cnt[6]) # !V1L32 & V1L42 & !V1_cnt[0];


--V1_up is r2r:inst_r2r|up
--operation mode is normal

V1_up_lut_out = !V1_up;
V1_up = DFFE(V1_up_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , V1L63);


--V1L62 is r2r:inst_r2r|i~240
--operation mode is normal

V1L62 = V1_up & (V1_cnt[6] # V1_cnt[0] & !V1_cnt[5]) # !V1_up & V1_cnt[0] & !V1_cnt[5];


--V1L22 is r2r:inst_r2r|i~109
--operation mode is normal

V1L22 = V1L72 # V1L62 # V1_cnt[5] & !V1_up;


--Z1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

Z1_command_0_local[28]_lut_out = RB1_MASTERHWDATA[28];
Z1_command_0_local[28] = DFFE(Z1_command_0_local[28]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--K1L261 is coinc:inst_coinc|i~5
--operation mode is normal

K1L261 = Z1_command_2_local[1] # Z1_command_2_local[0];


--K1L112Q is coinc:inst_coinc|state~9
--operation mode is normal

K1L112Q_lut_out = K1L312 # K1L261 & !K1_reduce_nor_22 & !K1L012Q;
K1L112Q = DFFE(K1L112Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L271);


--K1L761 is coinc:inst_coinc|i~629
--operation mode is normal

K1L761 = !Z1_command_2_local[1] & !Z1_command_2_local[0] & (Z1_command_2_local[9] # Z1_command_2_local[8]);


--K1_last_down is coinc:inst_coinc|last_down
--operation mode is normal

K1_last_down_lut_out = K1L561 $ (!K1L791 & !K1L891 & K1L212Q);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L861 is coinc:inst_coinc|i~1106
--operation mode is normal

K1L861 = Z1_command_2_local[1] & (!Z1_command_2_local[0] # !K1_last_down);


--K1L212Q is coinc:inst_coinc|state~10
--operation mode is normal

K1L212Q_lut_out = K1L261 & (K1_reduce_nor_96 & K1L212Q # !K1_reduce_nor_96 & K1L112Q) # !K1L261 & K1L212Q;
K1L212Q = DFFE(K1L212Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--K1_last_up_pol is coinc:inst_coinc|last_up_pol
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L571);


--K1L012Q is coinc:inst_coinc|state~8
--operation mode is normal

K1L012Q_lut_out = !K1L212Q & K1L012Q # !K1L661;
K1L012Q = DFFE(K1L012Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--K1L961 is coinc:inst_coinc|i~1112
--operation mode is normal

K1L961 = K1L012Q & Z1_command_2_local[0] & (K1_last_down # !Z1_command_2_local[1]);


--B1_reduce_nor_10 is ahb_slave:ahb_slave_inst|reduce_nor_10
--operation mode is normal

B1_reduce_nor_10 = RB1_MASTERHTRANS[1] & !RB1_MASTERHTRANS[0];

--B1L7 is ahb_slave:ahb_slave_inst|reduce_nor_10~17
--operation mode is normal

B1L7 = RB1_MASTERHTRANS[1] & !RB1_MASTERHTRANS[0];


--B1L64 is ahb_slave:ahb_slave_inst|Select_575~16
--operation mode is normal

B1L64 = B1L1 & B1_reduce_nor_4 & B1_reduce_nor_10 & !B1L25Q;


--B1L14 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~3
--operation mode is normal

B1L14 = B1L45Q & RB1_MASTERHTRANS[1];


--B1L13 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~151
--operation mode is normal

B1L13 = RB1_MASTERHBURST[0] & !RB1_MASTERHBURST[1] & !RB1_MASTERHBURST[2];

--B1L33 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~174
--operation mode is normal

B1L33 = RB1_MASTERHBURST[0] & !RB1_MASTERHBURST[1] & !RB1_MASTERHBURST[2];


--B1L54 is ahb_slave:ahb_slave_inst|Select_575~14
--operation mode is normal

B1L54 = B1L13 & B1L35Q & RB1_MASTERHTRANS[1];


--B1L94 is ahb_slave:ahb_slave_inst|Select_583~40
--operation mode is normal

B1L94 = RB1_MASTERHWRITE & (B1L64 # B1L14 # B1L54);


--B1L15 is ahb_slave:ahb_slave_inst|Select_583~385
--operation mode is normal

B1L15 = !B1L55Q & (RB1_MASTERHTRANS[1] # !B1L45Q);


--B1L84 is ahb_slave:ahb_slave_inst|Select_583~19
--operation mode is normal

B1L84 = !B1L25Q & (!B1_reduce_nor_10 # !B1_reduce_nor_4 # !B1L1);


--B1L05 is ahb_slave:ahb_slave_inst|Select_583~377
--operation mode is normal

B1L05 = B1L15 & !B1L84 & (B1L2 # !B1L35Q);


--B1L44 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~161
--operation mode is normal

B1L44 = B1L65Q # B1L45Q & RB1_MASTERHTRANS[1];


--B1L24 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~30
--operation mode is normal

B1L24 = B1L1 & !B1L25Q & (B1_reduce_nor_10 # B1L32Q);


--B1L34 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~31
--operation mode is normal

B1L34 = B1L35Q & (B1L13 # RB1_MASTERHTRANS[0] & !RB1_MASTERHTRANS[1]);


--B1L74 is ahb_slave:ahb_slave_inst|Select_576~12
--operation mode is normal

B1L74 = B1L64 # B1L14 # B1L54 # B1L65Q;


--B1L23 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~153
--operation mode is normal

B1L23 = RB1_MASTERHTRANS[1] & (B1L45Q # B1L13 & B1L35Q);


--B1L53 is ahb_slave:ahb_slave_inst|Select_543_rtl_44~96
--operation mode is normal

B1L53 = B1L1 & !B1L25Q & (RB1_MASTERHTRANS[0] # RB1_MASTERHTRANS[1]);


--B1L72 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~234
--operation mode is normal

B1L72 = !B1L45Q & !B1L35Q;


--B1L82 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~248
--operation mode is normal

B1L82 = B1L55Q # !B1_reduce_nor_4 & (!B1L25Q # !B1L72);


--B1L62 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~233
--operation mode is normal

B1L62 = B1L1 & !B1L25Q;


--B1L52 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~20
--operation mode is normal

B1L52 = B1L35Q & !B1L13 & (RB1_MASTERHTRANS[1] # !RB1_MASTERHTRANS[0]);


--B1L03 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~121
--operation mode is normal

B1L03 = RB1_MASTERHTRANS[0] & !RB1_MASTERHTRANS[1] & (B1L45Q # B1L35Q);


--S1_data[0] is master_data_source:inst_master_data_source|data[0]
--operation mode is normal

S1_data[0]_lut_out = S1L79 & !S1L111 & !S1L211;
S1_data[0] = DFFE(S1_data[0]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L79 is master_data_source:inst_master_data_source|i~420
--operation mode is normal

S1L79 = S1L1 & (S1_data[0] # RB1_SLAVEHREADYO) # !S1L1 & S1_data[0] & !RB1_SLAVEHREADYO;


--S1_data[28] is master_data_source:inst_master_data_source|data[28]
--operation mode is normal

S1_data[28]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L75 # !RB1_SLAVEHREADYO & S1_data[28]);
S1_data[28] = DFFE(S1_data[28]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[29] is master_data_source:inst_master_data_source|data[29]
--operation mode is normal

S1_data[29]_lut_out = !S1L111 & !S1L211 & S1L95 & RB1_SLAVEHREADYO;
S1_data[29] = DFFE(S1_data[29]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[30] is master_data_source:inst_master_data_source|data[30]
--operation mode is normal

S1_data[30]_lut_out = !S1L111 & !S1L211 & S1L16 & RB1_SLAVEHREADYO;
S1_data[30] = DFFE(S1_data[30]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[31] is master_data_source:inst_master_data_source|data[31]
--operation mode is normal

S1_data[31]_lut_out = !S1L111 & !S1L211 & S1L36 & RB1_SLAVEHREADYO;
S1_data[31] = DFFE(S1_data[31]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L501 is master_data_source:inst_master_data_source|LessThan_12~199
--operation mode is normal

S1L501 = S1_data[28] # S1_data[29] # S1_data[30] # S1_data[31];


--S1_data[24] is master_data_source:inst_master_data_source|data[24]
--operation mode is normal

S1_data[24]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L94 # !RB1_SLAVEHREADYO & S1_data[24]);
S1_data[24] = DFFE(S1_data[24]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[25] is master_data_source:inst_master_data_source|data[25]
--operation mode is normal

S1_data[25]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L15 # !RB1_SLAVEHREADYO & S1_data[25]);
S1_data[25] = DFFE(S1_data[25]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[26] is master_data_source:inst_master_data_source|data[26]
--operation mode is normal

S1_data[26]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L35 # !RB1_SLAVEHREADYO & S1_data[26]);
S1_data[26] = DFFE(S1_data[26]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[27] is master_data_source:inst_master_data_source|data[27]
--operation mode is normal

S1_data[27]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L55 # !RB1_SLAVEHREADYO & S1_data[27]);
S1_data[27] = DFFE(S1_data[27]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L601 is master_data_source:inst_master_data_source|LessThan_12~204
--operation mode is normal

S1L601 = S1_data[24] # S1_data[25] # S1_data[26] # S1_data[27];


--S1_data[20] is master_data_source:inst_master_data_source|data[20]
--operation mode is normal

S1_data[20]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L14 # !RB1_SLAVEHREADYO & S1_data[20]);
S1_data[20] = DFFE(S1_data[20]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[21] is master_data_source:inst_master_data_source|data[21]
--operation mode is normal

S1_data[21]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L34 # !RB1_SLAVEHREADYO & S1_data[21]);
S1_data[21] = DFFE(S1_data[21]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[22] is master_data_source:inst_master_data_source|data[22]
--operation mode is normal

S1_data[22]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L54 # !RB1_SLAVEHREADYO & S1_data[22]);
S1_data[22] = DFFE(S1_data[22]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[23] is master_data_source:inst_master_data_source|data[23]
--operation mode is normal

S1_data[23]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L74 # !RB1_SLAVEHREADYO & S1_data[23]);
S1_data[23] = DFFE(S1_data[23]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L701 is master_data_source:inst_master_data_source|LessThan_12~213
--operation mode is normal

S1L701 = S1_data[20] # S1_data[21] # S1_data[22] # S1_data[23];


--S1_data[16] is master_data_source:inst_master_data_source|data[16]
--operation mode is normal

S1_data[16]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L33 # !RB1_SLAVEHREADYO & S1_data[16]);
S1_data[16] = DFFE(S1_data[16]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[17] is master_data_source:inst_master_data_source|data[17]
--operation mode is normal

S1_data[17]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L53 # !RB1_SLAVEHREADYO & S1_data[17]);
S1_data[17] = DFFE(S1_data[17]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[18] is master_data_source:inst_master_data_source|data[18]
--operation mode is normal

S1_data[18]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L73 # !RB1_SLAVEHREADYO & S1_data[18]);
S1_data[18] = DFFE(S1_data[18]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[19] is master_data_source:inst_master_data_source|data[19]
--operation mode is normal

S1_data[19]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L93 # !RB1_SLAVEHREADYO & S1_data[19]);
S1_data[19] = DFFE(S1_data[19]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L801 is master_data_source:inst_master_data_source|LessThan_12~226
--operation mode is normal

S1L801 = S1_data[16] # S1_data[17] # S1_data[18] # S1_data[19];


--S1L111 is master_data_source:inst_master_data_source|LessThan_12~301
--operation mode is normal

S1L111 = S1L501 # S1L601 # S1L701 # S1L801;


--S1_data[14] is master_data_source:inst_master_data_source|data[14]
--operation mode is normal

S1_data[14]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L92 # !RB1_SLAVEHREADYO & S1_data[14]);
S1_data[14] = DFFE(S1_data[14]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[15] is master_data_source:inst_master_data_source|data[15]
--operation mode is normal

S1_data[15]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L13 # !RB1_SLAVEHREADYO & S1_data[15]);
S1_data[15] = DFFE(S1_data[15]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L011 is master_data_source:inst_master_data_source|LessThan_12~296
--operation mode is normal

S1L011 = S1_data[14] # S1_data[15];


--S1_data[9] is master_data_source:inst_master_data_source|data[9]
--operation mode is normal

S1_data[9]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L91 # !RB1_SLAVEHREADYO & S1_data[9]);
S1_data[9] = DFFE(S1_data[9]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[8] is master_data_source:inst_master_data_source|data[8]
--operation mode is normal

S1_data[8]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L71 # !RB1_SLAVEHREADYO & S1_data[8]);
S1_data[8] = DFFE(S1_data[8]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[10] is master_data_source:inst_master_data_source|data[10]
--operation mode is normal

S1_data[10]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L12 # !RB1_SLAVEHREADYO & S1_data[10]);
S1_data[10] = DFFE(S1_data[10]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[11] is master_data_source:inst_master_data_source|data[11]
--operation mode is normal

S1_data[11]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L32 # !RB1_SLAVEHREADYO & S1_data[11]);
S1_data[11] = DFFE(S1_data[11]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L901 is master_data_source:inst_master_data_source|LessThan_12~264
--operation mode is normal

S1L901 = S1_data[9] # S1_data[8] # S1_data[10] # S1_data[11];


--S1_data[12] is master_data_source:inst_master_data_source|data[12]
--operation mode is normal

S1_data[12]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L52 # !RB1_SLAVEHREADYO & S1_data[12]);
S1_data[12] = DFFE(S1_data[12]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1_data[13] is master_data_source:inst_master_data_source|data[13]
--operation mode is normal

S1_data[13]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L72 # !RB1_SLAVEHREADYO & S1_data[13]);
S1_data[13] = DFFE(S1_data[13]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L211 is master_data_source:inst_master_data_source|LessThan_12~306
--operation mode is normal

S1L211 = S1L011 # S1L901 # S1_data[12] # S1_data[13];


--S1_data[1] is master_data_source:inst_master_data_source|data[1]
--operation mode is normal

S1_data[1]_lut_out = S1L89 & !S1L111 & !S1L211;
S1_data[1] = DFFE(S1_data[1]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L89 is master_data_source:inst_master_data_source|i~427
--operation mode is normal

S1L89 = S1L3 & (S1_data[1] # RB1_SLAVEHREADYO) # !S1L3 & S1_data[1] & !RB1_SLAVEHREADYO;


--S1_data[2] is master_data_source:inst_master_data_source|data[2]
--operation mode is normal

S1_data[2]_lut_out = S1L99 & !S1L111 & !S1L211;
S1_data[2] = DFFE(S1_data[2]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L99 is master_data_source:inst_master_data_source|i~434
--operation mode is normal

S1L99 = S1L5 & (S1_data[2] # RB1_SLAVEHREADYO) # !S1L5 & S1_data[2] & !RB1_SLAVEHREADYO;


--S1_data[3] is master_data_source:inst_master_data_source|data[3]
--operation mode is normal

S1_data[3]_lut_out = S1L001 & !S1L111 & !S1L211;
S1_data[3] = DFFE(S1_data[3]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L001 is master_data_source:inst_master_data_source|i~441
--operation mode is normal

S1L001 = S1L7 & (S1_data[3] # RB1_SLAVEHREADYO) # !S1L7 & S1_data[3] & !RB1_SLAVEHREADYO;


--S1_data[4] is master_data_source:inst_master_data_source|data[4]
--operation mode is normal

S1_data[4]_lut_out = S1L101 & !S1L111 & !S1L211;
S1_data[4] = DFFE(S1_data[4]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L101 is master_data_source:inst_master_data_source|i~448
--operation mode is normal

S1L101 = S1L9 & (S1_data[4] # RB1_SLAVEHREADYO) # !S1L9 & S1_data[4] & !RB1_SLAVEHREADYO;


--S1_data[5] is master_data_source:inst_master_data_source|data[5]
--operation mode is normal

S1_data[5]_lut_out = S1L201 & !S1L111 & !S1L211;
S1_data[5] = DFFE(S1_data[5]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L201 is master_data_source:inst_master_data_source|i~455
--operation mode is normal

S1L201 = S1L11 & (S1_data[5] # RB1_SLAVEHREADYO) # !S1L11 & S1_data[5] & !RB1_SLAVEHREADYO;


--S1_data[6] is master_data_source:inst_master_data_source|data[6]
--operation mode is normal

S1_data[6]_lut_out = S1L301 & !S1L111 & !S1L211;
S1_data[6] = DFFE(S1_data[6]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L301 is master_data_source:inst_master_data_source|i~462
--operation mode is normal

S1L301 = S1L31 & (S1_data[6] # RB1_SLAVEHREADYO) # !S1L31 & S1_data[6] & !RB1_SLAVEHREADYO;


--S1_data[7] is master_data_source:inst_master_data_source|data[7]
--operation mode is normal

S1_data[7]_lut_out = !S1L401 & (RB1_SLAVEHREADYO & S1L51 # !RB1_SLAVEHREADYO & S1_data[7]);
S1_data[7] = DFFE(S1_data[7]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--S1L401 is master_data_source:inst_master_data_source|LessThan_12~127
--operation mode is normal

S1L401 = S1L111 # S1L211;


--Z1L602 is slaveregister:slaveregister_inst|i~6058
--operation mode is normal

Z1L602 = B1L42Q & B1L32Q & !B1L02Q;


--Z1L381 is slaveregister:slaveregister_inst|i~548
--operation mode is normal

Z1L381 = Z1L602 & B1L71Q & B1L91Q & !B1L81Q;


--DB2L49Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

DB2L49Q_lut_out = ATWD1_D[0];
DB2L49Q = DFFE(DB2L49Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L79Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

DB2L79Q_lut_out = ATWD1_D[3];
DB2L79Q = DFFE(DB2L79Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L69Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

DB2L69Q_lut_out = ATWD1_D[2];
DB2L69Q = DFFE(DB2L69Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L59Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

DB2L59Q_lut_out = ATWD1_D[1];
DB2L59Q = DFFE(DB2L59Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L99Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

DB2L99Q_lut_out = ATWD1_D[5];
DB2L99Q = DFFE(DB2L99Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L89Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

DB2L89Q_lut_out = ATWD1_D[4];
DB2L89Q = DFFE(DB2L89Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L201Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

DB2L201Q_lut_out = ATWD1_D[8];
DB2L201Q = DFFE(DB2L201Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L301Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

DB2L301Q_lut_out = ATWD1_D[9];
DB2L301Q = DFFE(DB2L301Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L101Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

DB2L101Q_lut_out = ATWD1_D[7];
DB2L101Q = DFFE(DB2L101Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--DB2L001Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

DB2L001Q_lut_out = ATWD1_D[6];
DB2L001Q = DFFE(DB2L001Q_lut_out, GLOBAL(LB1_outclock1), , , DB2L39);


--GB2_bin_sig[6] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

GB2_bin_sig[6] = DB2L201Q $ DB2L301Q $ DB2L101Q $ DB2L001Q;


--GB2_bin_sig[4] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

GB2_bin_sig[4] = DB2L99Q $ DB2L89Q $ GB2_bin_sig[6];


--GB2_bin_sig[1] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

GB2_bin_sig[1] = DB2L79Q $ DB2L69Q $ DB2L59Q $ GB2_bin_sig[4];


--C2L1 is atwd:atwd1|data_sig[0]~8
--operation mode is normal

C2L1 = Z1L381 & RB1_MASTERHWDATA[0] # !Z1L381 & (DB2L49Q $ GB2_bin_sig[1]);


--DB2L401Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

DB2L401Q_lut_out = DB2L771Q # DB2L401Q & (DB2L671Q # !DB2L051);
DB2L401Q = DFFE(DB2L401Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--A1L422 is rtl~12
--operation mode is normal

A1L422 = DB2L401Q # Z1L602 & B1L71Q & Z1L002;


--DB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

DB2_addr_cnt[0]_lut_out = DB2L271 # DB2L66 & DB2L671Q;
DB2_addr_cnt[0] = DFFE(DB2_addr_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--Z1L502 is slaveregister:slaveregister_inst|i~6041
--operation mode is normal

Z1L502 = B1L42Q & B1L32Q & Z1L002 & !B1L02Q;


--C2L71 is atwd:atwd1|wraddress_sig[0]~2
--operation mode is normal

C2L71 = B1L71Q & (Z1L502 & B1L8Q # !Z1L502 & DB2_addr_cnt[0]) # !B1L71Q & DB2_addr_cnt[0];


--DB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

DB2_addr_cnt[1]_lut_out = DB2L071 # DB2L86 & DB2L671Q;
DB2_addr_cnt[1] = DFFE(DB2_addr_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L81 is atwd:atwd1|wraddress_sig[1]~5
--operation mode is normal

C2L81 = B1L71Q & (Z1L502 & B1L9Q # !Z1L502 & DB2_addr_cnt[1]) # !B1L71Q & DB2_addr_cnt[1];


--DB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

DB2_addr_cnt[2]_lut_out = DB2L861 # DB2L07 & DB2L671Q;
DB2_addr_cnt[2] = DFFE(DB2_addr_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L91 is atwd:atwd1|wraddress_sig[2]~8
--operation mode is normal

C2L91 = B1L71Q & (Z1L502 & B1L01Q # !Z1L502 & DB2_addr_cnt[2]) # !B1L71Q & DB2_addr_cnt[2];


--DB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

DB2_addr_cnt[3]_lut_out = DB2L661 # DB2L27 & DB2L671Q;
DB2_addr_cnt[3] = DFFE(DB2_addr_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L02 is atwd:atwd1|wraddress_sig[3]~11
--operation mode is normal

C2L02 = B1L71Q & (Z1L502 & B1L11Q # !Z1L502 & DB2_addr_cnt[3]) # !B1L71Q & DB2_addr_cnt[3];


--DB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

DB2_addr_cnt[4]_lut_out = DB2L461 # DB2L47 & DB2L671Q;
DB2_addr_cnt[4] = DFFE(DB2_addr_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L12 is atwd:atwd1|wraddress_sig[4]~14
--operation mode is normal

C2L12 = B1L71Q & (Z1L502 & B1L21Q # !Z1L502 & DB2_addr_cnt[4]) # !B1L71Q & DB2_addr_cnt[4];


--B1L31Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0
--operation mode is normal

B1L31Q_lut_out = B1L74 & (RB1_MASTERHADDR[7] # B1L31Q & !B1L05) # !B1L74 & B1L31Q & !B1L05;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--DB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

DB2_addr_cnt[5]_lut_out = DB2L261 # DB2L67 & DB2L671Q;
DB2_addr_cnt[5] = DFFE(DB2_addr_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L22 is atwd:atwd1|wraddress_sig[5]~17
--operation mode is normal

C2L22 = B1L71Q & (Z1L502 & B1L31Q # !Z1L502 & DB2_addr_cnt[5]) # !B1L71Q & DB2_addr_cnt[5];


--B1L41Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0
--operation mode is normal

B1L41Q_lut_out = B1L74 & (RB1_MASTERHADDR[8] # B1L41Q & !B1L05) # !B1L74 & B1L41Q & !B1L05;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--DB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

DB2_addr_cnt[6]_lut_out = DB2L061 # DB2L87 & DB2L671Q;
DB2_addr_cnt[6] = DFFE(DB2_addr_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L32 is atwd:atwd1|wraddress_sig[6]~20
--operation mode is normal

C2L32 = B1L71Q & (Z1L502 & B1L41Q # !Z1L502 & DB2_addr_cnt[6]) # !B1L71Q & DB2_addr_cnt[6];


--B1L51Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0
--operation mode is normal

B1L51Q_lut_out = B1L74 & (RB1_MASTERHADDR[9] # B1L51Q & !B1L05) # !B1L74 & B1L51Q & !B1L05;
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--DB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

DB2_addr_cnt[7]_lut_out = DB2L851 # DB2L08 & DB2L671Q;
DB2_addr_cnt[7] = DFFE(DB2_addr_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L42 is atwd:atwd1|wraddress_sig[7]~23
--operation mode is normal

C2L42 = B1L71Q & (Z1L502 & B1L51Q # !Z1L502 & DB2_addr_cnt[7]) # !B1L71Q & DB2_addr_cnt[7];


--B1L61Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0
--operation mode is normal

B1L61Q_lut_out = B1L74 & (RB1_MASTERHADDR[10] # B1L61Q & !B1L05) # !B1L74 & B1L61Q & !B1L05;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--DB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

DB2_addr_cnt[8]_lut_out = DB2L651 # DB2L28 & DB2L671Q;
DB2_addr_cnt[8] = DFFE(DB2_addr_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C2L52 is atwd:atwd1|wraddress_sig[8]~26
--operation mode is normal

C2L52 = B1L71Q & (Z1L502 & B1L61Q # !Z1L502 & DB2_addr_cnt[8]) # !B1L71Q & DB2_addr_cnt[8];


--Z1L281 is slaveregister:slaveregister_inst|i~545
--operation mode is normal

Z1L281 = Z1L602 & B1L91Q & !B1L71Q & !B1L81Q;


--DB1L49Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

DB1L49Q_lut_out = ATWD0_D[0];
DB1L49Q = DFFE(DB1L49Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L79Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

DB1L79Q_lut_out = ATWD0_D[3];
DB1L79Q = DFFE(DB1L79Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L69Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

DB1L69Q_lut_out = ATWD0_D[2];
DB1L69Q = DFFE(DB1L69Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L59Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

DB1L59Q_lut_out = ATWD0_D[1];
DB1L59Q = DFFE(DB1L59Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L99Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

DB1L99Q_lut_out = ATWD0_D[5];
DB1L99Q = DFFE(DB1L99Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L89Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

DB1L89Q_lut_out = ATWD0_D[4];
DB1L89Q = DFFE(DB1L89Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L201Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

DB1L201Q_lut_out = ATWD0_D[8];
DB1L201Q = DFFE(DB1L201Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L301Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

DB1L301Q_lut_out = ATWD0_D[9];
DB1L301Q = DFFE(DB1L301Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L101Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

DB1L101Q_lut_out = ATWD0_D[7];
DB1L101Q = DFFE(DB1L101Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--DB1L001Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

DB1L001Q_lut_out = ATWD0_D[6];
DB1L001Q = DFFE(DB1L001Q_lut_out, GLOBAL(LB1_outclock1), , , DB1L39);


--GB1_bin_sig[6] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

GB1_bin_sig[6] = DB1L201Q $ DB1L301Q $ DB1L101Q $ DB1L001Q;


--GB1_bin_sig[4] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

GB1_bin_sig[4] = DB1L99Q $ DB1L89Q $ GB1_bin_sig[6];


--GB1_bin_sig[1] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

GB1_bin_sig[1] = DB1L79Q $ DB1L69Q $ DB1L59Q $ GB1_bin_sig[4];


--C1L1 is atwd:atwd0|data_sig[0]~8
--operation mode is normal

C1L1 = Z1L281 & RB1_MASTERHWDATA[0] # !Z1L281 & (DB1L49Q $ GB1_bin_sig[1]);


--DB1L401Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

DB1L401Q_lut_out = DB1L771Q # DB1L401Q & (DB1L671Q # !DB1L051);
DB1L401Q = DFFE(DB1L401Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--A1L322 is rtl~11
--operation mode is normal

A1L322 = DB1L401Q # Z1L602 & Z1L002 & !B1L71Q;


--DB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

DB1_addr_cnt[0]_lut_out = DB1L271 # DB1L66 & DB1L671Q;
DB1_addr_cnt[0] = DFFE(DB1_addr_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L71 is atwd:atwd0|wraddress_sig[0]~2
--operation mode is normal

C1L71 = Z1L502 & (B1L71Q & DB1_addr_cnt[0] # !B1L71Q & B1L8Q) # !Z1L502 & DB1_addr_cnt[0];


--DB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

DB1_addr_cnt[1]_lut_out = DB1L071 # DB1L86 & DB1L671Q;
DB1_addr_cnt[1] = DFFE(DB1_addr_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L81 is atwd:atwd0|wraddress_sig[1]~5
--operation mode is normal

C1L81 = Z1L502 & (B1L71Q & DB1_addr_cnt[1] # !B1L71Q & B1L9Q) # !Z1L502 & DB1_addr_cnt[1];


--DB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

DB1_addr_cnt[2]_lut_out = DB1L861 # DB1L07 & DB1L671Q;
DB1_addr_cnt[2] = DFFE(DB1_addr_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L91 is atwd:atwd0|wraddress_sig[2]~8
--operation mode is normal

C1L91 = Z1L502 & (B1L71Q & DB1_addr_cnt[2] # !B1L71Q & B1L01Q) # !Z1L502 & DB1_addr_cnt[2];


--DB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

DB1_addr_cnt[3]_lut_out = DB1L661 # DB1L27 & DB1L671Q;
DB1_addr_cnt[3] = DFFE(DB1_addr_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L02 is atwd:atwd0|wraddress_sig[3]~11
--operation mode is normal

C1L02 = Z1L502 & (B1L71Q & DB1_addr_cnt[3] # !B1L71Q & B1L11Q) # !Z1L502 & DB1_addr_cnt[3];


--DB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

DB1_addr_cnt[4]_lut_out = DB1L461 # DB1L47 & DB1L671Q;
DB1_addr_cnt[4] = DFFE(DB1_addr_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L12 is atwd:atwd0|wraddress_sig[4]~14
--operation mode is normal

C1L12 = Z1L502 & (B1L71Q & DB1_addr_cnt[4] # !B1L71Q & B1L21Q) # !Z1L502 & DB1_addr_cnt[4];


--DB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

DB1_addr_cnt[5]_lut_out = DB1L261 # DB1L67 & DB1L671Q;
DB1_addr_cnt[5] = DFFE(DB1_addr_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L22 is atwd:atwd0|wraddress_sig[5]~17
--operation mode is normal

C1L22 = Z1L502 & (B1L71Q & DB1_addr_cnt[5] # !B1L71Q & B1L31Q) # !Z1L502 & DB1_addr_cnt[5];


--DB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

DB1_addr_cnt[6]_lut_out = DB1L061 # DB1L87 & DB1L671Q;
DB1_addr_cnt[6] = DFFE(DB1_addr_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L32 is atwd:atwd0|wraddress_sig[6]~20
--operation mode is normal

C1L32 = Z1L502 & (B1L71Q & DB1_addr_cnt[6] # !B1L71Q & B1L41Q) # !Z1L502 & DB1_addr_cnt[6];


--DB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

DB1_addr_cnt[7]_lut_out = DB1L851 # DB1L08 & DB1L671Q;
DB1_addr_cnt[7] = DFFE(DB1_addr_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L42 is atwd:atwd0|wraddress_sig[7]~23
--operation mode is normal

C1L42 = Z1L502 & (B1L71Q & DB1_addr_cnt[7] # !B1L71Q & B1L51Q) # !Z1L502 & DB1_addr_cnt[7];


--DB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

DB1_addr_cnt[8]_lut_out = DB1L651 # DB1L28 & DB1L671Q;
DB1_addr_cnt[8] = DFFE(DB1_addr_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--C1L52 is atwd:atwd0|wraddress_sig[8]~26
--operation mode is normal

C1L52 = Z1L502 & (B1L71Q & DB1_addr_cnt[8] # !B1L71Q & B1L61Q) # !Z1L502 & DB1_addr_cnt[8];


--L1_COM_AD_D_int[0] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[0]
--operation mode is normal

L1_COM_AD_D_int[0]_lut_out = COM_AD_D[0];
L1_COM_AD_D_int[0] = DFFE(L1_COM_AD_D_int[0]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--Z1L102 is slaveregister:slaveregister_inst|i~6034
--operation mode is normal

Z1L102 = Z1L602 & B1L81Q & !B1L91Q;


--L1L31 is com_adc_rc:inst_com_ADC_RC|data_sig[0]~7
--operation mode is normal

L1L31 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[0] # !B1L71Q & RB1_MASTERHWDATA[0]) # !Z1L102 & L1_COM_AD_D_int[0];


--L1_wren is com_adc_rc:inst_com_ADC_RC|wren
--operation mode is normal

L1_wren_lut_out = !L1_MEM_write_addr[9] & Z1_command_1_local[4];
L1_wren = DFFE(L1_wren_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--A1L122 is rtl~9
--operation mode is normal

A1L122 = L1_wren # Z1L441 & B1L81Q & !B1L71Q;


--L1_wraddress[0] is com_adc_rc:inst_com_ADC_RC|wraddress[0]
--operation mode is normal

L1_wraddress[0]_lut_out = L1_MEM_write_addr[0];
L1_wraddress[0] = DFFE(L1_wraddress[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L06 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[0]~2
--operation mode is normal

L1L06 = Z1L102 & (B1L71Q & L1_wraddress[0] # !B1L71Q & B1L8Q) # !Z1L102 & L1_wraddress[0];


--L1_wraddress[1] is com_adc_rc:inst_com_ADC_RC|wraddress[1]
--operation mode is normal

L1_wraddress[1]_lut_out = L1_MEM_write_addr[1];
L1_wraddress[1] = DFFE(L1_wraddress[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L16 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[1]~5
--operation mode is normal

L1L16 = Z1L102 & (B1L71Q & L1_wraddress[1] # !B1L71Q & B1L9Q) # !Z1L102 & L1_wraddress[1];


--L1_wraddress[2] is com_adc_rc:inst_com_ADC_RC|wraddress[2]
--operation mode is normal

L1_wraddress[2]_lut_out = L1_MEM_write_addr[2];
L1_wraddress[2] = DFFE(L1_wraddress[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L26 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[2]~8
--operation mode is normal

L1L26 = Z1L102 & (B1L71Q & L1_wraddress[2] # !B1L71Q & B1L01Q) # !Z1L102 & L1_wraddress[2];


--L1_wraddress[3] is com_adc_rc:inst_com_ADC_RC|wraddress[3]
--operation mode is normal

L1_wraddress[3]_lut_out = L1_MEM_write_addr[3];
L1_wraddress[3] = DFFE(L1_wraddress[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L36 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[3]~11
--operation mode is normal

L1L36 = Z1L102 & (B1L71Q & L1_wraddress[3] # !B1L71Q & B1L11Q) # !Z1L102 & L1_wraddress[3];


--L1_wraddress[4] is com_adc_rc:inst_com_ADC_RC|wraddress[4]
--operation mode is normal

L1_wraddress[4]_lut_out = L1_MEM_write_addr[4];
L1_wraddress[4] = DFFE(L1_wraddress[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L46 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[4]~14
--operation mode is normal

L1L46 = Z1L102 & (B1L71Q & L1_wraddress[4] # !B1L71Q & B1L21Q) # !Z1L102 & L1_wraddress[4];


--L1_wraddress[5] is com_adc_rc:inst_com_ADC_RC|wraddress[5]
--operation mode is normal

L1_wraddress[5]_lut_out = L1_MEM_write_addr[5];
L1_wraddress[5] = DFFE(L1_wraddress[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L56 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[5]~17
--operation mode is normal

L1L56 = Z1L102 & (B1L71Q & L1_wraddress[5] # !B1L71Q & B1L31Q) # !Z1L102 & L1_wraddress[5];


--L1_wraddress[6] is com_adc_rc:inst_com_ADC_RC|wraddress[6]
--operation mode is normal

L1_wraddress[6]_lut_out = L1_MEM_write_addr[6];
L1_wraddress[6] = DFFE(L1_wraddress[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L66 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[6]~20
--operation mode is normal

L1L66 = Z1L102 & (B1L71Q & L1_wraddress[6] # !B1L71Q & B1L41Q) # !Z1L102 & L1_wraddress[6];


--L1_wraddress[7] is com_adc_rc:inst_com_ADC_RC|wraddress[7]
--operation mode is normal

L1_wraddress[7]_lut_out = L1_MEM_write_addr[7];
L1_wraddress[7] = DFFE(L1_wraddress[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L76 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[7]~23
--operation mode is normal

L1L76 = Z1L102 & (B1L71Q & L1_wraddress[7] # !B1L71Q & B1L51Q) # !Z1L102 & L1_wraddress[7];


--L1_wraddress[8] is com_adc_rc:inst_com_ADC_RC|wraddress[8]
--operation mode is normal

L1_wraddress[8]_lut_out = L1_MEM_write_addr[8];
L1_wraddress[8] = DFFE(L1_wraddress[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , L1L92);


--L1L86 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[8]~26
--operation mode is normal

L1L86 = Z1L102 & (B1L71Q & L1_wraddress[8] # !B1L71Q & B1L61Q) # !Z1L102 & L1_wraddress[8];


--R1L901 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~102
--operation mode is normal

R1L901 = R1_cnt100ms[3] # R1_cnt100ms[2] # R1_cnt100ms[1] # R1_cnt100ms[0];


--R1L011 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~107
--operation mode is normal

R1L011 = R1_cnt100ms[6] # R1_cnt100ms[5] # R1_cnt100ms[4] # !R1_cnt100ms[7];


--R1L111 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~116
--operation mode is normal

R1L111 = R1_cnt100ms[11] # R1_cnt100ms[9] # R1_cnt100ms[8] # !R1_cnt100ms[10];


--R1L211 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~129
--operation mode is normal

R1L211 = R1_cnt100ms[14] # R1_cnt100ms[13] # R1_cnt100ms[12] # !R1_cnt100ms[15];


--R1L711 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~270
--operation mode is normal

R1L711 = R1L901 # R1L011 # R1L111 # R1L211;


--R1L311 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~146
--operation mode is normal

R1L311 = R1_cnt100ms[16] # !R1_cnt100ms[17] # !R1_cnt100ms[18] # !R1_cnt100ms[19];


--R1L411 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~167
--operation mode is normal

R1L411 = R1_cnt100ms[23] # R1_cnt100ms[22] # R1_cnt100ms[21] # !R1_cnt100ms[20];


--R1L511 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~192
--operation mode is normal

R1L511 = R1_cnt100ms[27] # R1_cnt100ms[26] # R1_cnt100ms[25] # R1_cnt100ms[24];


--R1L611 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~221
--operation mode is normal

R1L611 = R1_cnt100ms[31] # R1_cnt100ms[30] # R1_cnt100ms[29] # R1_cnt100ms[28];


--R1L811 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~275
--operation mode is normal

R1L811 = R1L311 # R1L411 # R1L511 # R1L611;


--R1L67 is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~19
--operation mode is normal

R1L67 = !R1L711 & !R1L811 & !W1L4Q;


--Q1L901 is hit_counter:inst_hit_counter|reduce_nor_3~102
--operation mode is normal

Q1L901 = Q1_cnt100ms[3] # Q1_cnt100ms[2] # Q1_cnt100ms[1] # Q1_cnt100ms[0];


--Q1L011 is hit_counter:inst_hit_counter|reduce_nor_3~107
--operation mode is normal

Q1L011 = Q1_cnt100ms[6] # Q1_cnt100ms[5] # Q1_cnt100ms[4] # !Q1_cnt100ms[7];


--Q1L111 is hit_counter:inst_hit_counter|reduce_nor_3~116
--operation mode is normal

Q1L111 = Q1_cnt100ms[11] # Q1_cnt100ms[9] # Q1_cnt100ms[8] # !Q1_cnt100ms[10];


--Q1L211 is hit_counter:inst_hit_counter|reduce_nor_3~129
--operation mode is normal

Q1L211 = Q1_cnt100ms[14] # Q1_cnt100ms[13] # Q1_cnt100ms[12] # !Q1_cnt100ms[15];


--Q1L711 is hit_counter:inst_hit_counter|reduce_nor_3~270
--operation mode is normal

Q1L711 = Q1L901 # Q1L011 # Q1L111 # Q1L211;


--Q1L311 is hit_counter:inst_hit_counter|reduce_nor_3~146
--operation mode is normal

Q1L311 = Q1_cnt100ms[16] # !Q1_cnt100ms[17] # !Q1_cnt100ms[18] # !Q1_cnt100ms[19];


--Q1L411 is hit_counter:inst_hit_counter|reduce_nor_3~167
--operation mode is normal

Q1L411 = Q1_cnt100ms[23] # Q1_cnt100ms[22] # Q1_cnt100ms[21] # !Q1_cnt100ms[20];


--Q1L511 is hit_counter:inst_hit_counter|reduce_nor_3~192
--operation mode is normal

Q1L511 = Q1_cnt100ms[27] # Q1_cnt100ms[26] # Q1_cnt100ms[25] # Q1_cnt100ms[24];


--Q1L611 is hit_counter:inst_hit_counter|reduce_nor_3~221
--operation mode is normal

Q1L611 = Q1_cnt100ms[31] # Q1_cnt100ms[30] # Q1_cnt100ms[29] # Q1_cnt100ms[28];


--Q1L811 is hit_counter:inst_hit_counter|reduce_nor_3~275
--operation mode is normal

Q1L811 = Q1L311 # Q1L411 # Q1L511 # Q1L611;


--Q1L101 is hit_counter:inst_hit_counter|oneSPEcnt[10]~11
--operation mode is normal

Q1L101 = !Q1L711 & !Q1L811 & !W1L4Q;


--Z1L86 is slaveregister:slaveregister_inst|command_0_local[30]~32
--operation mode is normal

Z1L86 = Z1L441 & Z1L741 & Z1L96 & !B1L9Q;


--Z1L4 is slaveregister:slaveregister_inst|com_ctrl_local[0]~82
--operation mode is normal

Z1L4 = B1L01Q & B1L11Q & !B1L9Q;


--Z1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~32
--operation mode is normal

Z1L3 = Z1L602 & Z1L741 & Z1L4 & !B1L91Q;


--P1L1 is flash_adc:inst_flash_ADC|data_sig[0]~7
--operation mode is normal

P1L1 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[0] # !Z1L102 & FLASH_AD_D[0]) # !B1L71Q & FLASH_AD_D[0];


--P1_wren is flash_adc:inst_flash_ADC|wren
--operation mode is normal

P1_wren_lut_out = !P1L91 & (P1L32 # P1_wren & !P1L02);
P1_wren = DFFE(P1_wren_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--A1L222 is rtl~10
--operation mode is normal

A1L222 = P1_wren # Z1L441 & B1L71Q & B1L81Q;


--P1_wraddress[0] is flash_adc:inst_flash_ADC|wraddress[0]
--operation mode is normal

P1_wraddress[0]_lut_out = HB6_sload_path[0];
P1_wraddress[0] = DFFE(P1_wraddress[0]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L23 is flash_adc:inst_flash_ADC|wraddress_sig[0]~2
--operation mode is normal

P1L23 = B1L71Q & (Z1L102 & B1L8Q # !Z1L102 & P1_wraddress[0]) # !B1L71Q & P1_wraddress[0];


--P1_wraddress[1] is flash_adc:inst_flash_ADC|wraddress[1]
--operation mode is normal

P1_wraddress[1]_lut_out = HB6_sload_path[1];
P1_wraddress[1] = DFFE(P1_wraddress[1]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L33 is flash_adc:inst_flash_ADC|wraddress_sig[1]~5
--operation mode is normal

P1L33 = B1L71Q & (Z1L102 & B1L9Q # !Z1L102 & P1_wraddress[1]) # !B1L71Q & P1_wraddress[1];


--P1_wraddress[2] is flash_adc:inst_flash_ADC|wraddress[2]
--operation mode is normal

P1_wraddress[2]_lut_out = HB6_sload_path[2];
P1_wraddress[2] = DFFE(P1_wraddress[2]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L43 is flash_adc:inst_flash_ADC|wraddress_sig[2]~8
--operation mode is normal

P1L43 = B1L71Q & (Z1L102 & B1L01Q # !Z1L102 & P1_wraddress[2]) # !B1L71Q & P1_wraddress[2];


--P1_wraddress[3] is flash_adc:inst_flash_ADC|wraddress[3]
--operation mode is normal

P1_wraddress[3]_lut_out = HB6_sload_path[3];
P1_wraddress[3] = DFFE(P1_wraddress[3]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L53 is flash_adc:inst_flash_ADC|wraddress_sig[3]~11
--operation mode is normal

P1L53 = B1L71Q & (Z1L102 & B1L11Q # !Z1L102 & P1_wraddress[3]) # !B1L71Q & P1_wraddress[3];


--P1_wraddress[4] is flash_adc:inst_flash_ADC|wraddress[4]
--operation mode is normal

P1_wraddress[4]_lut_out = HB6_sload_path[4];
P1_wraddress[4] = DFFE(P1_wraddress[4]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L63 is flash_adc:inst_flash_ADC|wraddress_sig[4]~14
--operation mode is normal

P1L63 = B1L71Q & (Z1L102 & B1L21Q # !Z1L102 & P1_wraddress[4]) # !B1L71Q & P1_wraddress[4];


--P1_wraddress[5] is flash_adc:inst_flash_ADC|wraddress[5]
--operation mode is normal

P1_wraddress[5]_lut_out = HB6_sload_path[5];
P1_wraddress[5] = DFFE(P1_wraddress[5]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L73 is flash_adc:inst_flash_ADC|wraddress_sig[5]~17
--operation mode is normal

P1L73 = B1L71Q & (Z1L102 & B1L31Q # !Z1L102 & P1_wraddress[5]) # !B1L71Q & P1_wraddress[5];


--P1_wraddress[6] is flash_adc:inst_flash_ADC|wraddress[6]
--operation mode is normal

P1_wraddress[6]_lut_out = HB6_sload_path[6];
P1_wraddress[6] = DFFE(P1_wraddress[6]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L83 is flash_adc:inst_flash_ADC|wraddress_sig[6]~20
--operation mode is normal

P1L83 = B1L71Q & (Z1L102 & B1L41Q # !Z1L102 & P1_wraddress[6]) # !B1L71Q & P1_wraddress[6];


--P1_wraddress[7] is flash_adc:inst_flash_ADC|wraddress[7]
--operation mode is normal

P1_wraddress[7]_lut_out = HB6_sload_path[7];
P1_wraddress[7] = DFFE(P1_wraddress[7]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L93 is flash_adc:inst_flash_ADC|wraddress_sig[7]~23
--operation mode is normal

P1L93 = B1L71Q & (Z1L102 & B1L51Q # !Z1L102 & P1_wraddress[7]) # !B1L71Q & P1_wraddress[7];


--P1_wraddress[8] is flash_adc:inst_flash_ADC|wraddress[8]
--operation mode is normal

P1_wraddress[8]_lut_out = HB6_sload_path[8];
P1_wraddress[8] = DFFE(P1_wraddress[8]_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , P1L32);


--P1L04 is flash_adc:inst_flash_ADC|wraddress_sig[8]~26
--operation mode is normal

P1L04 = B1L71Q & (Z1L102 & B1L61Q # !Z1L102 & P1_wraddress[8]) # !B1L71Q & P1_wraddress[8];


--L1_COM_AD_D_int[1] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[1]
--operation mode is normal

L1_COM_AD_D_int[1]_lut_out = COM_AD_D[1];
L1_COM_AD_D_int[1] = DFFE(L1_COM_AD_D_int[1]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L41 is com_adc_rc:inst_com_ADC_RC|data_sig[1]~10
--operation mode is normal

L1L41 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[1] # !B1L71Q & RB1_MASTERHWDATA[1]) # !Z1L102 & L1_COM_AD_D_int[1];


--P1L2 is flash_adc:inst_flash_ADC|data_sig[1]~10
--operation mode is normal

P1L2 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[1] # !Z1L102 & FLASH_AD_D[1]) # !B1L71Q & FLASH_AD_D[1];


--C2L2 is atwd:atwd1|data_sig[1]~11
--operation mode is normal

C2L2 = B1L71Q & (Z1L502 & RB1_MASTERHWDATA[1] # !Z1L502 & GB2_bin_sig[1]) # !B1L71Q & GB2_bin_sig[1];


--C1L2 is atwd:atwd0|data_sig[1]~11
--operation mode is normal

C1L2 = Z1L502 & (B1L71Q & GB1_bin_sig[1] # !B1L71Q & RB1_MASTERHWDATA[1]) # !Z1L502 & GB1_bin_sig[1];


--GB2_bin_sig[3] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

GB2_bin_sig[3] = DB2L99Q $ DB2L89Q $ DB2L79Q $ GB2_bin_sig[6];


--C2L3 is atwd:atwd1|data_sig[2]~14
--operation mode is normal

C2L3 = Z1L381 & RB1_MASTERHWDATA[2] # !Z1L381 & (DB2L69Q $ GB2_bin_sig[3]);


--GB1_bin_sig[3] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

GB1_bin_sig[3] = DB1L99Q $ DB1L89Q $ DB1L79Q $ GB1_bin_sig[6];


--C1L3 is atwd:atwd0|data_sig[2]~14
--operation mode is normal

C1L3 = Z1L281 & RB1_MASTERHWDATA[2] # !Z1L281 & (DB1L69Q $ GB1_bin_sig[3]);


--L1_COM_AD_D_int[2] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[2]
--operation mode is normal

L1_COM_AD_D_int[2]_lut_out = COM_AD_D[2];
L1_COM_AD_D_int[2] = DFFE(L1_COM_AD_D_int[2]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L51 is com_adc_rc:inst_com_ADC_RC|data_sig[2]~13
--operation mode is normal

L1L51 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[2] # !B1L71Q & RB1_MASTERHWDATA[2]) # !Z1L102 & L1_COM_AD_D_int[2];


--P1L3 is flash_adc:inst_flash_ADC|data_sig[2]~13
--operation mode is normal

P1L3 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[2] # !Z1L102 & FLASH_AD_D[2]) # !B1L71Q & FLASH_AD_D[2];


--L1_COM_AD_D_int[3] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[3]
--operation mode is normal

L1_COM_AD_D_int[3]_lut_out = COM_AD_D[3];
L1_COM_AD_D_int[3] = DFFE(L1_COM_AD_D_int[3]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L61 is com_adc_rc:inst_com_ADC_RC|data_sig[3]~16
--operation mode is normal

L1L61 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[3] # !B1L71Q & RB1_MASTERHWDATA[3]) # !Z1L102 & L1_COM_AD_D_int[3];


--P1L4 is flash_adc:inst_flash_ADC|data_sig[3]~16
--operation mode is normal

P1L4 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[3] # !Z1L102 & FLASH_AD_D[3]) # !B1L71Q & FLASH_AD_D[3];


--C2L4 is atwd:atwd1|data_sig[3]~17
--operation mode is normal

C2L4 = B1L71Q & (Z1L502 & RB1_MASTERHWDATA[3] # !Z1L502 & GB2_bin_sig[3]) # !B1L71Q & GB2_bin_sig[3];


--C1L4 is atwd:atwd0|data_sig[3]~17
--operation mode is normal

C1L4 = Z1L502 & (B1L71Q & GB1_bin_sig[3] # !B1L71Q & RB1_MASTERHWDATA[3]) # !Z1L502 & GB1_bin_sig[3];


--C2L5 is atwd:atwd1|data_sig[4]~20
--operation mode is normal

C2L5 = B1L71Q & (Z1L502 & RB1_MASTERHWDATA[4] # !Z1L502 & GB2_bin_sig[4]) # !B1L71Q & GB2_bin_sig[4];


--C1L5 is atwd:atwd0|data_sig[4]~20
--operation mode is normal

C1L5 = Z1L502 & (B1L71Q & GB1_bin_sig[4] # !B1L71Q & RB1_MASTERHWDATA[4]) # !Z1L502 & GB1_bin_sig[4];


--L1_COM_AD_D_int[4] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[4]
--operation mode is normal

L1_COM_AD_D_int[4]_lut_out = COM_AD_D[4];
L1_COM_AD_D_int[4] = DFFE(L1_COM_AD_D_int[4]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L71 is com_adc_rc:inst_com_ADC_RC|data_sig[4]~19
--operation mode is normal

L1L71 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[4] # !B1L71Q & RB1_MASTERHWDATA[4]) # !Z1L102 & L1_COM_AD_D_int[4];


--P1L5 is flash_adc:inst_flash_ADC|data_sig[4]~19
--operation mode is normal

P1L5 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[4] # !Z1L102 & FLASH_AD_D[4]) # !B1L71Q & FLASH_AD_D[4];


--L1_COM_AD_D_int[5] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[5]
--operation mode is normal

L1_COM_AD_D_int[5]_lut_out = COM_AD_D[5];
L1_COM_AD_D_int[5] = DFFE(L1_COM_AD_D_int[5]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L81 is com_adc_rc:inst_com_ADC_RC|data_sig[5]~22
--operation mode is normal

L1L81 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[5] # !B1L71Q & RB1_MASTERHWDATA[5]) # !Z1L102 & L1_COM_AD_D_int[5];


--P1L6 is flash_adc:inst_flash_ADC|data_sig[5]~22
--operation mode is normal

P1L6 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[5] # !Z1L102 & FLASH_AD_D[5]) # !B1L71Q & FLASH_AD_D[5];


--C2L6 is atwd:atwd1|data_sig[5]~23
--operation mode is normal

C2L6 = Z1L381 & RB1_MASTERHWDATA[5] # !Z1L381 & (DB2L99Q $ GB2_bin_sig[6]);


--C1L6 is atwd:atwd0|data_sig[5]~23
--operation mode is normal

C1L6 = Z1L281 & RB1_MASTERHWDATA[5] # !Z1L281 & (DB1L99Q $ GB1_bin_sig[6]);


--C2L7 is atwd:atwd1|data_sig[6]~26
--operation mode is normal

C2L7 = B1L71Q & (Z1L502 & RB1_MASTERHWDATA[6] # !Z1L502 & GB2_bin_sig[6]) # !B1L71Q & GB2_bin_sig[6];


--C1L7 is atwd:atwd0|data_sig[6]~26
--operation mode is normal

C1L7 = Z1L502 & (B1L71Q & GB1_bin_sig[6] # !B1L71Q & RB1_MASTERHWDATA[6]) # !Z1L502 & GB1_bin_sig[6];


--L1_COM_AD_D_int[6] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[6]
--operation mode is normal

L1_COM_AD_D_int[6]_lut_out = COM_AD_D[6];
L1_COM_AD_D_int[6] = DFFE(L1_COM_AD_D_int[6]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L91 is com_adc_rc:inst_com_ADC_RC|data_sig[6]~25
--operation mode is normal

L1L91 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[6] # !B1L71Q & RB1_MASTERHWDATA[6]) # !Z1L102 & L1_COM_AD_D_int[6];


--P1L7 is flash_adc:inst_flash_ADC|data_sig[6]~25
--operation mode is normal

P1L7 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[6] # !Z1L102 & FLASH_AD_D[6]) # !B1L71Q & FLASH_AD_D[6];


--L1_COM_AD_D_int[7] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[7]
--operation mode is normal

L1_COM_AD_D_int[7]_lut_out = COM_AD_D[7];
L1_COM_AD_D_int[7] = DFFE(L1_COM_AD_D_int[7]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L02 is com_adc_rc:inst_com_ADC_RC|data_sig[7]~28
--operation mode is normal

L1L02 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[7] # !B1L71Q & RB1_MASTERHWDATA[7]) # !Z1L102 & L1_COM_AD_D_int[7];


--P1L8 is flash_adc:inst_flash_ADC|data_sig[7]~28
--operation mode is normal

P1L8 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[7] # !Z1L102 & FLASH_AD_D[7]) # !B1L71Q & FLASH_AD_D[7];


--C2L9 is atwd:atwd1|data_sig[8]~32
--operation mode is normal

C2L9 = Z1L381 & RB1_MASTERHWDATA[8] # !Z1L381 & (DB2L201Q $ DB2L301Q);


--C1L9 is atwd:atwd0|data_sig[8]~32
--operation mode is normal

C1L9 = Z1L281 & RB1_MASTERHWDATA[8] # !Z1L281 & (DB1L201Q $ DB1L301Q);


--L1_COM_AD_D_int[8] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[8]
--operation mode is normal

L1_COM_AD_D_int[8]_lut_out = COM_AD_D[8];
L1_COM_AD_D_int[8] = DFFE(L1_COM_AD_D_int[8]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L12 is com_adc_rc:inst_com_ADC_RC|data_sig[8]~31
--operation mode is normal

L1L12 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[8] # !B1L71Q & RB1_MASTERHWDATA[8]) # !Z1L102 & L1_COM_AD_D_int[8];


--P1L9 is flash_adc:inst_flash_ADC|data_sig[8]~31
--operation mode is normal

P1L9 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[8] # !Z1L102 & FLASH_AD_D[8]) # !B1L71Q & FLASH_AD_D[8];


--C2L01 is atwd:atwd1|data_sig[9]~35
--operation mode is normal

C2L01 = B1L71Q & (Z1L502 & RB1_MASTERHWDATA[9] # !Z1L502 & DB2L301Q) # !B1L71Q & DB2L301Q;


--C1L01 is atwd:atwd0|data_sig[9]~35
--operation mode is normal

C1L01 = Z1L502 & (B1L71Q & DB1L301Q # !B1L71Q & RB1_MASTERHWDATA[9]) # !Z1L502 & DB1L301Q;


--L1_COM_AD_D_int[9] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[9]
--operation mode is normal

L1_COM_AD_D_int[9]_lut_out = COM_AD_D[9];
L1_COM_AD_D_int[9] = DFFE(L1_COM_AD_D_int[9]_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L22 is com_adc_rc:inst_com_ADC_RC|data_sig[9]~34
--operation mode is normal

L1L22 = Z1L102 & (B1L71Q & L1_COM_AD_D_int[9] # !B1L71Q & RB1_MASTERHWDATA[9]) # !Z1L102 & L1_COM_AD_D_int[9];


--P1L01 is flash_adc:inst_flash_ADC|data_sig[9]~34
--operation mode is normal

P1L01 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[9] # !Z1L102 & FLASH_AD_D[9]) # !B1L71Q & FLASH_AD_D[9];


--C2L11 is atwd:atwd1|data_sig[10]~0
--operation mode is normal

C2L11 = Z1L602 & B1L71Q & Z1L002 & RB1_MASTERHWDATA[10];


--C1L11 is atwd:atwd0|data_sig[10]~0
--operation mode is normal

C1L11 = Z1L602 & Z1L002 & RB1_MASTERHWDATA[10] & !B1L71Q;


--L1_COM_AD_OTR_int is com_adc_rc:inst_com_ADC_RC|COM_AD_OTR_int
--operation mode is normal

L1_COM_AD_OTR_int_lut_out = COM_AD_OTR;
L1_COM_AD_OTR_int = DFFE(L1_COM_AD_OTR_int_lut_out, !GLOBAL(LB1_outclock0), !W1L4Q, , );


--L1L32 is com_adc_rc:inst_com_ADC_RC|data_sig[10]~37
--operation mode is normal

L1L32 = Z1L102 & (B1L71Q & L1_COM_AD_OTR_int # !B1L71Q & RB1_MASTERHWDATA[10]) # !Z1L102 & L1_COM_AD_OTR_int;


--P1L11 is flash_adc:inst_flash_ADC|data_sig[10]~37
--operation mode is normal

P1L11 = B1L71Q & (Z1L102 & RB1_MASTERHWDATA[10] # !Z1L102 & FLASH_NCO) # !B1L71Q & FLASH_NCO;


--C2L21 is atwd:atwd1|data_sig[11]~1
--operation mode is normal

C2L21 = Z1L602 & B1L71Q & Z1L002 & RB1_MASTERHWDATA[11];


--C1L21 is atwd:atwd0|data_sig[11]~1
--operation mode is normal

C1L21 = Z1L602 & Z1L002 & RB1_MASTERHWDATA[11] & !B1L71Q;


--L1L42 is com_adc_rc:inst_com_ADC_RC|data_sig[11]~0
--operation mode is normal

L1L42 = Z1L441 & B1L81Q & RB1_MASTERHWDATA[11] & !B1L71Q;


--P1L21 is flash_adc:inst_flash_ADC|data_sig[11]~0
--operation mode is normal

P1L21 = Z1L441 & B1L71Q & B1L81Q & RB1_MASTERHWDATA[11];


--C2L31 is atwd:atwd1|data_sig[12]~2
--operation mode is normal

C2L31 = Z1L602 & B1L71Q & Z1L002 & RB1_MASTERHWDATA[12];


--C1L31 is atwd:atwd0|data_sig[12]~2
--operation mode is normal

C1L31 = Z1L602 & Z1L002 & RB1_MASTERHWDATA[12] & !B1L71Q;


--L1L52 is com_adc_rc:inst_com_ADC_RC|data_sig[12]~1
--operation mode is normal

L1L52 = Z1L441 & B1L81Q & RB1_MASTERHWDATA[12] & !B1L71Q;


--P1L31 is flash_adc:inst_flash_ADC|data_sig[12]~1
--operation mode is normal

P1L31 = Z1L441 & B1L71Q & B1L81Q & RB1_MASTERHWDATA[12];


--C2L41 is atwd:atwd1|data_sig[13]~3
--operation mode is normal

C2L41 = Z1L602 & B1L71Q & Z1L002 & RB1_MASTERHWDATA[13];


--C1L41 is atwd:atwd0|data_sig[13]~3
--operation mode is normal

C1L41 = Z1L602 & Z1L002 & RB1_MASTERHWDATA[13] & !B1L71Q;


--L1L62 is com_adc_rc:inst_com_ADC_RC|data_sig[13]~2
--operation mode is normal

L1L62 = Z1L441 & B1L81Q & RB1_MASTERHWDATA[13] & !B1L71Q;


--P1L41 is flash_adc:inst_flash_ADC|data_sig[13]~2
--operation mode is normal

P1L41 = Z1L441 & B1L71Q & B1L81Q & RB1_MASTERHWDATA[13];


--C2L51 is atwd:atwd1|data_sig[14]~4
--operation mode is normal

C2L51 = Z1L602 & B1L71Q & Z1L002 & RB1_MASTERHWDATA[14];


--C1L51 is atwd:atwd0|data_sig[14]~4
--operation mode is normal

C1L51 = Z1L602 & Z1L002 & RB1_MASTERHWDATA[14] & !B1L71Q;


--L1L72 is com_adc_rc:inst_com_ADC_RC|data_sig[14]~3
--operation mode is normal

L1L72 = Z1L441 & B1L81Q & RB1_MASTERHWDATA[14] & !B1L71Q;


--P1L51 is flash_adc:inst_flash_ADC|data_sig[14]~3
--operation mode is normal

P1L51 = Z1L441 & B1L71Q & B1L81Q & RB1_MASTERHWDATA[14];


--L1L82 is com_adc_rc:inst_com_ADC_RC|data_sig[15]~4
--operation mode is normal

L1L82 = Z1L441 & B1L81Q & RB1_MASTERHWDATA[15] & !B1L71Q;


--P1L61 is flash_adc:inst_flash_ADC|data_sig[15]~4
--operation mode is normal

P1L61 = Z1L441 & B1L71Q & B1L81Q & RB1_MASTERHWDATA[15];


--Z1L302 is slaveregister:slaveregister_inst|i~6038
--operation mode is normal

Z1L302 = !B1L8Q & !B1L21Q;


--Z1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

Z1_command_1_local[16]_lut_out = RB1_MASTERHWDATA[16];
Z1_command_1_local[16] = DFFE(Z1_command_1_local[16]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L68);


--Z1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

Z1_command_0_local[16]_lut_out = RB1_MASTERHWDATA[16];
Z1_command_0_local[16] = DFFE(Z1_command_0_local[16]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L86);


--Z1L191 is slaveregister:slaveregister_inst|i~753
--operation mode is normal

Z1L191 = !B1L11Q & (B1L9Q & Z1_command_1_local[16] # !B1L9Q & Z1_command_0_local[16]);


--Z1L341 is slaveregister:slaveregister_inst|command_3_local[0]~73
--operation mode is normal

Z1L341 = B1L9Q & B1L11Q;


--Z1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

Z1_command_3_local[16]_lut_out = RB1_MASTERHWDATA[16];
Z1_command_3_local[16] = DFFE(Z1_command_3_local[16]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L841);


--Z1L291 is slaveregister:slaveregister_inst|i~757
--operation mode is normal

Z1L291 = !B1L01Q & (Z1L191 # Z1L341 & Z1_command_3_local[16]);


--B1L43 is ahb_slave:ahb_slave_inst|Select_541_rtl_43_rtl_289~38
--operation mode is normal

B1L43 = !B1L25Q & (RB1_MASTERHTRANS[0] # RB1_MASTERHTRANS[1]);


--B1L04 is ahb_slave:ahb_slave_inst|Select_548_rtl_71_rtl_290~7
--operation mode is normal

B1L04 = B1L4Q & (RB1_MASTERHTRANS[0] # !RB1_MASTERHTRANS[1]);


--W1L2Q is roc:inst_ROC|RST_state~5
--operation mode is normal

W1L2Q_lut_out = !W1L1Q;
W1L2Q = DFFE(W1L2Q_lut_out, GLOBAL(LB1_outclock0), , , );


--E1L111 is com_dac_tx:com_DAC_TX_inst|state~28
--operation mode is normal

E1L111 = E1L011Q # E1L901Q # !E1L801Q;


--E1L75 is com_dac_tx:com_DAC_TX_inst|i~212
--operation mode is normal

E1L75 = E1L901Q & Z1_command_1_local[0];


--E1L69 is com_dac_tx:com_DAC_TX_inst|Select_126_rtl_367~49
--operation mode is normal

E1L69 = E1L901Q & (E1L29 # E1L39 # E1L49);


--E1L79 is com_dac_tx:com_DAC_TX_inst|Select_133~5
--operation mode is normal

E1L79 = E1L09 & E1_wait_cnt[3] & E1L011Q;


--E1L61 is com_dac_tx:com_DAC_TX_inst|add_49_rtl_287~5
--operation mode is normal

E1L61 = E1_wait_cnt[0] $ !E1_wait_cnt[1];


--E1L08 is com_dac_tx:com_DAC_TX_inst|i~4120
--operation mode is normal

E1L08 = E1_reduce_nor_65 & !E1L61 & (E1L011Q # !E1L801Q) # !E1_reduce_nor_65 & !E1L801Q;


--E1L67 is com_dac_tx:com_DAC_TX_inst|i~624
--operation mode is normal

E1L67 = !E1L29 & !E1L39 & !E1L49 # !E1_wait_cnt[1];


--E1L71 is com_dac_tx:com_DAC_TX_inst|add_49_rtl_287~10
--operation mode is normal

E1L71 = E1_wait_cnt[2] $ (!E1_wait_cnt[0] & E1_wait_cnt[1]);


--E1L17 is com_dac_tx:com_DAC_TX_inst|i~564
--operation mode is normal

E1L17 = !E1L71 & (E1_reduce_nor_65 & E1L011Q # !E1L801Q);


--E1L57 is com_dac_tx:com_DAC_TX_inst|i~615
--operation mode is normal

E1L57 = !E1L29 & !E1L39 & !E1L49 # !E1_wait_cnt[2];


--E1L77 is com_dac_tx:com_DAC_TX_inst|i~4062
--operation mode is normal

E1L77 = Z1_command_1_local[1] & (E1_reduce_nor_65 # E1L801Q);


--E1L07 is com_dac_tx:com_DAC_TX_inst|i~554
--operation mode is normal

E1L07 = E1L09 & E1_wait_cnt[3] & !E1L801Q # !E1L09 & !E1_wait_cnt[3] & (E1L011Q # !E1L801Q);


--E1L47 is com_dac_tx:com_DAC_TX_inst|i~606
--operation mode is normal

E1L47 = !E1L29 & !E1L39 & !E1L49 # !E1_wait_cnt[3];


--E1L101 is com_dac_tx:com_DAC_TX_inst|Select_136~104
--operation mode is normal

E1L101 = E1L011Q & (E1_wait_cnt_l[7] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[7] & !E1L801Q;


--E1L231 is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[10]~0
--operation mode is normal

E1L231 = Z1_command_1_local[1] & !Z1_command_1_local[0] & !W1L4Q;


--E1L001 is com_dac_tx:com_DAC_TX_inst|Select_135~104
--operation mode is normal

E1L001 = E1L011Q & (E1_wait_cnt_l[8] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[8] & !E1L801Q;


--E1L99 is com_dac_tx:com_DAC_TX_inst|Select_134~104
--operation mode is normal

E1L99 = E1L011Q & (E1_wait_cnt_l[9] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[9] & !E1L801Q;


--E1L89 is com_dac_tx:com_DAC_TX_inst|Select_133~105
--operation mode is normal

E1L89 = E1L011Q & (E1_wait_cnt_l[10] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[10] & !E1L801Q;


--E1L501 is com_dac_tx:com_DAC_TX_inst|Select_140~104
--operation mode is normal

E1L501 = E1L011Q & (E1_wait_cnt_l[3] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[3] & !E1L801Q;


--E1L401 is com_dac_tx:com_DAC_TX_inst|Select_139~104
--operation mode is normal

E1L401 = E1L011Q & (E1_wait_cnt_l[4] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[4] & !E1L801Q;


--E1L301 is com_dac_tx:com_DAC_TX_inst|Select_138~104
--operation mode is normal

E1L301 = E1L011Q & (E1_wait_cnt_l[5] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[5] & !E1L801Q;


--E1L201 is com_dac_tx:com_DAC_TX_inst|Select_137~104
--operation mode is normal

E1L201 = E1L011Q & (E1_wait_cnt_l[6] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[6] & !E1L801Q;


--E1L96 is com_dac_tx:com_DAC_TX_inst|i~548
--operation mode is normal

E1L96 = E1L011Q & (!E1_wait_cnt[3] # !E1L09) # !E1L801Q;


--E1L701 is com_dac_tx:com_DAC_TX_inst|Select_142~104
--operation mode is normal

E1L701 = E1L011Q & (E1_wait_cnt_l[1] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[1] & !E1L801Q;


--E1L601 is com_dac_tx:com_DAC_TX_inst|Select_141~104
--operation mode is normal

E1L601 = E1L011Q & (E1_wait_cnt_l[2] # !E1_reduce_nor_65) # !E1L011Q & E1_wait_cnt_l[2] & !E1L801Q;


--X1L38 is rs486:inst_rs486|Select_164_rtl_313_rtl_320~0
--operation mode is normal

X1L38 = !X1L68Q & X1L48Q;


--CB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~12
--operation mode is normal

CB1L402 = CB1L462Q # CB1L752Q;


--CB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150~7
--operation mode is normal

CB1L991 = !CB1L262Q & !CB1L952Q & !CB1L062Q & !CB1L162Q;


--CB1_reduce_or_165 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

CB1_reduce_or_165 = CB1L402 # CB1L552Q # !CB1L991 # !CB1L302;


--EB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

EB1_enable_disc_old_lut_out = H1_atwd0_pong_enable & (Z1_command_0_local[1] # Z1_command_0_local[15]) # !H1_atwd0_pong_enable & Z1_command_0_local[1] & !Z1_command_0_local[15];
EB1_enable_disc_old = DFFE(EB1_enable_disc_old_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~9
--operation mode is normal

H1L5Q_lut_out = Z1_command_0_local[15] & (H1L7Q # !H1L4Q);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~10
--operation mode is normal

H1L6Q_lut_out = Z1_command_0_local[15] & (H1L5Q # H1L6Q & !H1L41);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB1L451 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_70_rtl_267~20
--operation mode is normal

DB1L451 = !DB1L081Q & !DB1L971Q & !DB1L771Q & !DB1L671Q;


--CB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

CB1L802 = !CB1L452Q # !CB1L002 # !CB1L691 # !CB1L791;


--EB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

EB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
EB1_TriggerComplete_in_0 = DFFE(EB1_TriggerComplete_in_0_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB1_reduce_or_180 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

CB1_reduce_or_180 = CB1L562Q # CB1L552Q # !CB1L702 # !CB1L991;


--CB1L352Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

CB1L352Q_lut_out = CB1L162Q # CB1_reduce_or_168 & CB1L352Q;
CB1L352Q = DFFE(CB1L352Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

DB1_readout_cnt[28]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[28] # DB1L95 & DB1L671Q) # !DB1_reduce_or_143 & DB1L95 & DB1L671Q;
DB1_readout_cnt[28] = DFFE(DB1_readout_cnt[28]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

DB1_readout_cnt[29]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[29] # DB1L16 & DB1L671Q) # !DB1_reduce_or_143 & DB1L16 & DB1L671Q;
DB1_readout_cnt[29] = DFFE(DB1_readout_cnt[29]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

DB1_readout_cnt[30]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[30] # DB1L36 & DB1L671Q) # !DB1_reduce_or_143 & DB1L36 & DB1L671Q;
DB1_readout_cnt[30] = DFFE(DB1_readout_cnt[30]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

DB1_readout_cnt[31]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[31] # DB1L56 & DB1L671Q) # !DB1_reduce_or_143 & DB1L56 & DB1L671Q;
DB1_readout_cnt[31] = DFFE(DB1_readout_cnt[31]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~95
--operation mode is normal

DB1L931 = DB1_readout_cnt[28] # DB1_readout_cnt[29] # DB1_readout_cnt[30] # DB1_readout_cnt[31];


--DB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

DB1_readout_cnt[24]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[24] # DB1L15 & DB1L671Q) # !DB1_reduce_or_143 & DB1L15 & DB1L671Q;
DB1_readout_cnt[24] = DFFE(DB1_readout_cnt[24]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

DB1_readout_cnt[25]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[25] # DB1L35 & DB1L671Q) # !DB1_reduce_or_143 & DB1L35 & DB1L671Q;
DB1_readout_cnt[25] = DFFE(DB1_readout_cnt[25]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

DB1_readout_cnt[26]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[26] # DB1L55 & DB1L671Q) # !DB1_reduce_or_143 & DB1L55 & DB1L671Q;
DB1_readout_cnt[26] = DFFE(DB1_readout_cnt[26]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

DB1_readout_cnt[27]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[27] # DB1L75 & DB1L671Q) # !DB1_reduce_or_143 & DB1L75 & DB1L671Q;
DB1_readout_cnt[27] = DFFE(DB1_readout_cnt[27]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

DB1L041 = DB1_readout_cnt[24] # DB1_readout_cnt[25] # DB1_readout_cnt[26] # DB1_readout_cnt[27];


--DB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

DB1_readout_cnt[20]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[20] # DB1L34 & DB1L671Q) # !DB1_reduce_or_143 & DB1L34 & DB1L671Q;
DB1_readout_cnt[20] = DFFE(DB1_readout_cnt[20]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

DB1_readout_cnt[21]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[21] # DB1L54 & DB1L671Q) # !DB1_reduce_or_143 & DB1L54 & DB1L671Q;
DB1_readout_cnt[21] = DFFE(DB1_readout_cnt[21]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

DB1_readout_cnt[22]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[22] # DB1L74 & DB1L671Q) # !DB1_reduce_or_143 & DB1L74 & DB1L671Q;
DB1_readout_cnt[22] = DFFE(DB1_readout_cnt[22]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

DB1_readout_cnt[23]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[23] # DB1L94 & DB1L671Q) # !DB1_reduce_or_143 & DB1L94 & DB1L671Q;
DB1_readout_cnt[23] = DFFE(DB1_readout_cnt[23]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L141 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~109
--operation mode is normal

DB1L141 = DB1_readout_cnt[20] # DB1_readout_cnt[21] # DB1_readout_cnt[22] # DB1_readout_cnt[23];


--DB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

DB1_readout_cnt[16]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[16] # DB1L53 & DB1L671Q) # !DB1_reduce_or_143 & DB1L53 & DB1L671Q;
DB1_readout_cnt[16] = DFFE(DB1_readout_cnt[16]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

DB1_readout_cnt[17]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[17] # DB1L73 & DB1L671Q) # !DB1_reduce_or_143 & DB1L73 & DB1L671Q;
DB1_readout_cnt[17] = DFFE(DB1_readout_cnt[17]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

DB1_readout_cnt[18]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[18] # DB1L93 & DB1L671Q) # !DB1_reduce_or_143 & DB1L93 & DB1L671Q;
DB1_readout_cnt[18] = DFFE(DB1_readout_cnt[18]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

DB1_readout_cnt[19]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[19] # DB1L14 & DB1L671Q) # !DB1_reduce_or_143 & DB1L14 & DB1L671Q;
DB1_readout_cnt[19] = DFFE(DB1_readout_cnt[19]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L241 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

DB1L241 = DB1_readout_cnt[16] # DB1_readout_cnt[17] # DB1_readout_cnt[18] # DB1_readout_cnt[19];


--DB1L741 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~263
--operation mode is normal

DB1L741 = DB1L931 # DB1L041 # DB1L141 # DB1L241;


--DB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

DB1_readout_cnt[12]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[12] # DB1L72 & DB1L671Q) # !DB1_reduce_or_143 & DB1L72 & DB1L671Q;
DB1_readout_cnt[12] = DFFE(DB1_readout_cnt[12]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

DB1_readout_cnt[13]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[13] # DB1L92 & DB1L671Q) # !DB1_reduce_or_143 & DB1L92 & DB1L671Q;
DB1_readout_cnt[13] = DFFE(DB1_readout_cnt[13]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

DB1_readout_cnt[14]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[14] # DB1L13 & DB1L671Q) # !DB1_reduce_or_143 & DB1L13 & DB1L671Q;
DB1_readout_cnt[14] = DFFE(DB1_readout_cnt[14]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

DB1_readout_cnt[15]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[15] # DB1L33 & DB1L671Q) # !DB1_reduce_or_143 & DB1L33 & DB1L671Q;
DB1_readout_cnt[15] = DFFE(DB1_readout_cnt[15]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L341 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~139
--operation mode is normal

DB1L341 = DB1_readout_cnt[12] # DB1_readout_cnt[13] # DB1_readout_cnt[14] # DB1_readout_cnt[15];


--DB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

DB1_readout_cnt[8]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[8] # DB1L91 & DB1L671Q) # !DB1_reduce_or_143 & DB1L91 & DB1L671Q;
DB1_readout_cnt[8] = DFFE(DB1_readout_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

DB1_readout_cnt[9]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[9] # DB1L12 & DB1L671Q) # !DB1_reduce_or_143 & DB1L12 & DB1L671Q;
DB1_readout_cnt[9] = DFFE(DB1_readout_cnt[9]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

DB1_readout_cnt[10]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[10] # DB1L32 & DB1L671Q) # !DB1_reduce_or_143 & DB1L32 & DB1L671Q;
DB1_readout_cnt[10] = DFFE(DB1_readout_cnt[10]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

DB1_readout_cnt[11]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[11] # DB1L52 & DB1L671Q) # !DB1_reduce_or_143 & DB1L52 & DB1L671Q;
DB1_readout_cnt[11] = DFFE(DB1_readout_cnt[11]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L441 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

DB1L441 = DB1_readout_cnt[8] # DB1_readout_cnt[9] # DB1_readout_cnt[10] # DB1_readout_cnt[11];


--DB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

DB1_readout_cnt[4]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[4] # DB1L11 & DB1L671Q) # !DB1_reduce_or_143 & DB1L11 & DB1L671Q;
DB1_readout_cnt[4] = DFFE(DB1_readout_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

DB1_readout_cnt[5]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[5] # DB1L31 & DB1L671Q) # !DB1_reduce_or_143 & DB1L31 & DB1L671Q;
DB1_readout_cnt[5] = DFFE(DB1_readout_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

DB1_readout_cnt[6]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[6] # DB1L51 & DB1L671Q) # !DB1_reduce_or_143 & DB1L51 & DB1L671Q;
DB1_readout_cnt[6] = DFFE(DB1_readout_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

DB1_readout_cnt[7]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[7] # DB1L71 & DB1L671Q) # !DB1_reduce_or_143 & DB1L71 & DB1L671Q;
DB1_readout_cnt[7] = DFFE(DB1_readout_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L541 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~185
--operation mode is normal

DB1L541 = DB1_readout_cnt[4] # DB1_readout_cnt[5] # DB1_readout_cnt[6] # !DB1_readout_cnt[7];


--DB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

DB1_readout_cnt[0]_lut_out = DB1L2 # DB1_readout_cnt[0] & (DB1L151 # DB1L871Q);
DB1_readout_cnt[0] = DFFE(DB1_readout_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

DB1_readout_cnt[1]_lut_out = DB1L1 # DB1_readout_cnt[1] & (DB1L151 # DB1L871Q);
DB1_readout_cnt[1] = DFFE(DB1_readout_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

DB1_readout_cnt[2]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[2] # DB1L7 & DB1L671Q) # !DB1_reduce_or_143 & DB1L7 & DB1L671Q;
DB1_readout_cnt[2] = DFFE(DB1_readout_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

DB1_readout_cnt[3]_lut_out = DB1_reduce_or_143 & (DB1_readout_cnt[3] # DB1L9 & DB1L671Q) # !DB1_reduce_or_143 & DB1L9 & DB1L671Q;
DB1_readout_cnt[3] = DFFE(DB1_readout_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB1L641 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

DB1L641 = DB1_readout_cnt[0] # DB1_readout_cnt[1] # DB1_readout_cnt[2] # DB1_readout_cnt[3];


--DB1L841 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~268
--operation mode is normal

DB1L841 = DB1L341 # DB1L441 # DB1L541 # DB1L641;


--DB1L351 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_58_rtl_20~4
--operation mode is normal

DB1L351 = DB1L571Q # DB1L771Q & (DB1L741 # DB1L841);


--DB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

DB1L471Q_lut_out = !DB1L081Q & (DB1L471Q # CB1L352Q);
DB1L471Q = DFFE(DB1L471Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

DB1_rst_divide_lut_out = DB1_rst_divide & (DB1L871Q # !DB1L451) # !DB1L471Q;
DB1_rst_divide = DFFE(DB1_rst_divide_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--CB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~12
--operation mode is normal

CB2L402 = CB2L262Q # CB2L652Q;


--CB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150~7
--operation mode is normal

CB2L991 = !CB2L062Q & !CB2L852Q & !CB2L952Q & !CB1L062Q;


--CB2_reduce_or_165 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

CB2_reduce_or_165 = CB2L402 # CB2L452Q # !CB2L991 # !CB2L302;


--EB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

EB2_enable_disc_old_lut_out = H1_atwd1_pong_enable & (Z1_command_0_local[9] # Z1_command_0_local[15]) # !H1_atwd1_pong_enable & Z1_command_0_local[9] & !Z1_command_0_local[15];
EB2_enable_disc_old = DFFE(EB2_enable_disc_old_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~9
--operation mode is normal

H1L11Q_lut_out = H1L31Q & Z1_command_0_local[15];
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--H1L21Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~10
--operation mode is normal

H1L21Q_lut_out = Z1_command_0_local[15] & (H1L11Q # H1L21Q & !H1L51);
H1L21Q = DFFE(H1L21Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB2L451 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_70_rtl_169~20
--operation mode is normal

DB2L451 = !DB2L081Q & !DB2L971Q & !DB2L771Q & !DB2L671Q;


--CB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

CB2L802 = !CB1L452Q # !CB2L002 # !CB2L691 # !CB2L791;


--EB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

EB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
EB2_TriggerComplete_in_0 = DFFE(EB2_TriggerComplete_in_0_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--CB2_reduce_or_180 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

CB2_reduce_or_180 = CB2L362Q # CB2L452Q # !CB2L702 # !CB2L991;


--CB2L352Q is atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

CB2L352Q_lut_out = CB2L952Q # CB2_reduce_or_168 & CB2L352Q;
CB2L352Q = DFFE(CB2L352Q_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

DB2_readout_cnt[28]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[28] # DB2L95 & DB2L671Q) # !DB2_reduce_or_143 & DB2L95 & DB2L671Q;
DB2_readout_cnt[28] = DFFE(DB2_readout_cnt[28]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

DB2_readout_cnt[29]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[29] # DB2L16 & DB2L671Q) # !DB2_reduce_or_143 & DB2L16 & DB2L671Q;
DB2_readout_cnt[29] = DFFE(DB2_readout_cnt[29]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

DB2_readout_cnt[30]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[30] # DB2L36 & DB2L671Q) # !DB2_reduce_or_143 & DB2L36 & DB2L671Q;
DB2_readout_cnt[30] = DFFE(DB2_readout_cnt[30]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

DB2_readout_cnt[31]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[31] # DB2L56 & DB2L671Q) # !DB2_reduce_or_143 & DB2L56 & DB2L671Q;
DB2_readout_cnt[31] = DFFE(DB2_readout_cnt[31]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~95
--operation mode is normal

DB2L931 = DB2_readout_cnt[28] # DB2_readout_cnt[29] # DB2_readout_cnt[30] # DB2_readout_cnt[31];


--DB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

DB2_readout_cnt[24]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[24] # DB2L15 & DB2L671Q) # !DB2_reduce_or_143 & DB2L15 & DB2L671Q;
DB2_readout_cnt[24] = DFFE(DB2_readout_cnt[24]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

DB2_readout_cnt[25]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[25] # DB2L35 & DB2L671Q) # !DB2_reduce_or_143 & DB2L35 & DB2L671Q;
DB2_readout_cnt[25] = DFFE(DB2_readout_cnt[25]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

DB2_readout_cnt[26]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[26] # DB2L55 & DB2L671Q) # !DB2_reduce_or_143 & DB2L55 & DB2L671Q;
DB2_readout_cnt[26] = DFFE(DB2_readout_cnt[26]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

DB2_readout_cnt[27]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[27] # DB2L75 & DB2L671Q) # !DB2_reduce_or_143 & DB2L75 & DB2L671Q;
DB2_readout_cnt[27] = DFFE(DB2_readout_cnt[27]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

DB2L041 = DB2_readout_cnt[24] # DB2_readout_cnt[25] # DB2_readout_cnt[26] # DB2_readout_cnt[27];


--DB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

DB2_readout_cnt[20]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[20] # DB2L34 & DB2L671Q) # !DB2_reduce_or_143 & DB2L34 & DB2L671Q;
DB2_readout_cnt[20] = DFFE(DB2_readout_cnt[20]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

DB2_readout_cnt[21]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[21] # DB2L54 & DB2L671Q) # !DB2_reduce_or_143 & DB2L54 & DB2L671Q;
DB2_readout_cnt[21] = DFFE(DB2_readout_cnt[21]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

DB2_readout_cnt[22]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[22] # DB2L74 & DB2L671Q) # !DB2_reduce_or_143 & DB2L74 & DB2L671Q;
DB2_readout_cnt[22] = DFFE(DB2_readout_cnt[22]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

DB2_readout_cnt[23]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[23] # DB2L94 & DB2L671Q) # !DB2_reduce_or_143 & DB2L94 & DB2L671Q;
DB2_readout_cnt[23] = DFFE(DB2_readout_cnt[23]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L141 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~109
--operation mode is normal

DB2L141 = DB2_readout_cnt[20] # DB2_readout_cnt[21] # DB2_readout_cnt[22] # DB2_readout_cnt[23];


--DB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

DB2_readout_cnt[16]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[16] # DB2L53 & DB2L671Q) # !DB2_reduce_or_143 & DB2L53 & DB2L671Q;
DB2_readout_cnt[16] = DFFE(DB2_readout_cnt[16]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

DB2_readout_cnt[17]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[17] # DB2L73 & DB2L671Q) # !DB2_reduce_or_143 & DB2L73 & DB2L671Q;
DB2_readout_cnt[17] = DFFE(DB2_readout_cnt[17]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

DB2_readout_cnt[18]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[18] # DB2L93 & DB2L671Q) # !DB2_reduce_or_143 & DB2L93 & DB2L671Q;
DB2_readout_cnt[18] = DFFE(DB2_readout_cnt[18]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

DB2_readout_cnt[19]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[19] # DB2L14 & DB2L671Q) # !DB2_reduce_or_143 & DB2L14 & DB2L671Q;
DB2_readout_cnt[19] = DFFE(DB2_readout_cnt[19]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L241 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

DB2L241 = DB2_readout_cnt[16] # DB2_readout_cnt[17] # DB2_readout_cnt[18] # DB2_readout_cnt[19];


--DB2L741 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~263
--operation mode is normal

DB2L741 = DB2L931 # DB2L041 # DB2L141 # DB2L241;


--DB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

DB2_readout_cnt[12]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[12] # DB2L72 & DB2L671Q) # !DB2_reduce_or_143 & DB2L72 & DB2L671Q;
DB2_readout_cnt[12] = DFFE(DB2_readout_cnt[12]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

DB2_readout_cnt[13]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[13] # DB2L92 & DB2L671Q) # !DB2_reduce_or_143 & DB2L92 & DB2L671Q;
DB2_readout_cnt[13] = DFFE(DB2_readout_cnt[13]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

DB2_readout_cnt[14]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[14] # DB2L13 & DB2L671Q) # !DB2_reduce_or_143 & DB2L13 & DB2L671Q;
DB2_readout_cnt[14] = DFFE(DB2_readout_cnt[14]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

DB2_readout_cnt[15]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[15] # DB2L33 & DB2L671Q) # !DB2_reduce_or_143 & DB2L33 & DB2L671Q;
DB2_readout_cnt[15] = DFFE(DB2_readout_cnt[15]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L341 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~139
--operation mode is normal

DB2L341 = DB2_readout_cnt[12] # DB2_readout_cnt[13] # DB2_readout_cnt[14] # DB2_readout_cnt[15];


--DB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

DB2_readout_cnt[8]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[8] # DB2L91 & DB2L671Q) # !DB2_reduce_or_143 & DB2L91 & DB2L671Q;
DB2_readout_cnt[8] = DFFE(DB2_readout_cnt[8]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

DB2_readout_cnt[9]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[9] # DB2L12 & DB2L671Q) # !DB2_reduce_or_143 & DB2L12 & DB2L671Q;
DB2_readout_cnt[9] = DFFE(DB2_readout_cnt[9]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

DB2_readout_cnt[10]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[10] # DB2L32 & DB2L671Q) # !DB2_reduce_or_143 & DB2L32 & DB2L671Q;
DB2_readout_cnt[10] = DFFE(DB2_readout_cnt[10]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

DB2_readout_cnt[11]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[11] # DB2L52 & DB2L671Q) # !DB2_reduce_or_143 & DB2L52 & DB2L671Q;
DB2_readout_cnt[11] = DFFE(DB2_readout_cnt[11]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L441 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

DB2L441 = DB2_readout_cnt[8] # DB2_readout_cnt[9] # DB2_readout_cnt[10] # DB2_readout_cnt[11];


--DB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

DB2_readout_cnt[4]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[4] # DB2L11 & DB2L671Q) # !DB2_reduce_or_143 & DB2L11 & DB2L671Q;
DB2_readout_cnt[4] = DFFE(DB2_readout_cnt[4]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

DB2_readout_cnt[5]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[5] # DB2L31 & DB2L671Q) # !DB2_reduce_or_143 & DB2L31 & DB2L671Q;
DB2_readout_cnt[5] = DFFE(DB2_readout_cnt[5]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

DB2_readout_cnt[6]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[6] # DB2L51 & DB2L671Q) # !DB2_reduce_or_143 & DB2L51 & DB2L671Q;
DB2_readout_cnt[6] = DFFE(DB2_readout_cnt[6]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

DB2_readout_cnt[7]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[7] # DB2L71 & DB2L671Q) # !DB2_reduce_or_143 & DB2L71 & DB2L671Q;
DB2_readout_cnt[7] = DFFE(DB2_readout_cnt[7]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L541 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~185
--operation mode is normal

DB2L541 = DB2_readout_cnt[4] # DB2_readout_cnt[5] # DB2_readout_cnt[6] # !DB2_readout_cnt[7];


--DB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

DB2_readout_cnt[0]_lut_out = DB2L2 # DB2_readout_cnt[0] & (DB2L151 # DB2L871Q);
DB2_readout_cnt[0] = DFFE(DB2_readout_cnt[0]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

DB2_readout_cnt[1]_lut_out = DB2L1 # DB2_readout_cnt[1] & (DB2L151 # DB2L871Q);
DB2_readout_cnt[1] = DFFE(DB2_readout_cnt[1]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

DB2_readout_cnt[2]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[2] # DB2L7 & DB2L671Q) # !DB2_reduce_or_143 & DB2L7 & DB2L671Q;
DB2_readout_cnt[2] = DFFE(DB2_readout_cnt[2]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

DB2_readout_cnt[3]_lut_out = DB2_reduce_or_143 & (DB2_readout_cnt[3] # DB2L9 & DB2L671Q) # !DB2_reduce_or_143 & DB2L9 & DB2L671Q;
DB2_readout_cnt[3] = DFFE(DB2_readout_cnt[3]_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--DB2L641 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

DB2L641 = DB2_readout_cnt[0] # DB2_readout_cnt[1] # DB2_readout_cnt[2] # DB2_readout_cnt[3];


--DB2L841 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~268
--operation mode is normal

DB2L841 = DB2L341 # DB2L441 # DB2L541 # DB2L641;


--DB2L351 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_58_rtl_1~4
--operation mode is normal

DB2L351 = DB2L571Q # DB2L771Q & (DB2L741 # DB2L841);


--DB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

DB2L471Q_lut_out = !DB2L081Q & (DB2L471Q # CB2L352Q);
DB2L471Q = DFFE(DB2L471Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--DB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

DB2_rst_divide_lut_out = DB2_rst_divide & (DB2L871Q # !DB2L451) # !DB2L471Q;
DB2_rst_divide = DFFE(DB2_rst_divide_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--N1L01 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_532~0
--operation mode is normal

N1L01 = Z1_command_1_local[16] & (Z1_command_1_local[17] # HB5_sload_path[1]) # !Z1_command_1_local[16] & !Z1_command_1_local[17] & HB5_sload_path[0];


--N1L11 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_532~1
--operation mode is normal

N1L11 = N1L01 & (HB5_sload_path[3] # !Z1_command_1_local[17]) # !N1L01 & HB5_sload_path[2] & Z1_command_1_local[17];


--N1L8 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_531~0
--operation mode is normal

N1L8 = Z1_command_1_local[17] & (Z1_command_1_local[16] # HB5_sload_path[14]) # !Z1_command_1_local[17] & !Z1_command_1_local[16] & HB5_sload_path[12];


--N1L9 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_531~1
--operation mode is normal

N1L9 = N1L8 & (HB5_sload_path[15] # !Z1_command_1_local[16]) # !N1L8 & HB5_sload_path[13] & Z1_command_1_local[16];


--N1L6 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_530~0
--operation mode is normal

N1L6 = Z1_command_1_local[16] & (Z1_command_1_local[17] # HB5_sload_path[9]) # !Z1_command_1_local[16] & !Z1_command_1_local[17] & HB5_sload_path[8];


--N1L7 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_530~1
--operation mode is normal

N1L7 = N1L6 & (HB5_sload_path[11] # !Z1_command_1_local[17]) # !N1L6 & HB5_sload_path[10] & Z1_command_1_local[17];


--N1L5 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_529~0
--operation mode is normal

N1L5 = Z1_command_1_local[18] & (Z1_command_1_local[19] # N1L9) # !Z1_command_1_local[18] & !Z1_command_1_local[19] & N1L7;


--N1L21 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_533~0
--operation mode is normal

N1L21 = Z1_command_1_local[17] & (Z1_command_1_local[16] # HB5_sload_path[6]) # !Z1_command_1_local[17] & !Z1_command_1_local[16] & HB5_sload_path[4];


--N1L31 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_533~1
--operation mode is normal

N1L31 = N1L21 & (HB5_sload_path[7] # !Z1_command_1_local[16]) # !N1L21 & HB5_sload_path[5] & Z1_command_1_local[16];


--M1L06Q is fe_r2r:inst_fe_r2r|state~9
--operation mode is normal

M1L06Q_lut_out = Z1_command_0_local[30] & (M1L34 # !M1_reduce_nor_7 & !M1L95Q);
M1L06Q = DFFE(M1L06Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1L83 is fe_r2r:inst_fe_r2r|i~946
--operation mode is normal

M1L83 = M1L06Q & (M1_cntp[0] # M1_cntp[1] # M1_cntp[2]);


--M1L95Q is fe_r2r:inst_fe_r2r|state~8
--operation mode is normal

M1L95Q_lut_out = !M1L85 & Z1_command_0_local[30] & (M1_reduce_nor_43 # !M1L26Q);
M1L95Q = DFFE(M1L95Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1L26Q is fe_r2r:inst_fe_r2r|state~11
--operation mode is normal

M1L26Q_lut_out = Z1_command_0_local[30] & (M1L24 # M1L16Q & !M1_reduce_nor_33);
M1L26Q = DFFE(M1L26Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1L16Q is fe_r2r:inst_fe_r2r|state~10
--operation mode is normal

M1L16Q_lut_out = Z1_command_0_local[30] & (M1L13 # M1_reduce_nor_33 & M1L16Q);
M1L16Q = DFFE(M1L16Q_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--M1L64 is fe_r2r:inst_fe_r2r|i~2835
--operation mode is normal

M1L64 = !M1L26Q & !M1L16Q;


--M1L93 is fe_r2r:inst_fe_r2r|i~951
--operation mode is normal

M1L93 = M1_cntp[3] & (M1L83 # !M1L64 # !M1L95Q);


--M1L44 is fe_r2r:inst_fe_r2r|i~2833
--operation mode is normal

M1L44 = M1_cntp[0] & M1_cntp[1] & M1_cntp[2];


--M1L72 is fe_r2r:inst_fe_r2r|i~169
--operation mode is normal

M1L72 = M1_cntp[2] & (M1L26Q # M1L16Q);


--M1_reduce_nor_17 is fe_r2r:inst_fe_r2r|reduce_nor_17
--operation mode is normal

M1_reduce_nor_17 = M1_cntp[0] # M1_cntp[1] # M1_cntp[2] # M1_cntp[3];


--M1L2 is fe_r2r:inst_fe_r2r|add_19_rtl_280~10
--operation mode is normal

M1L2 = M1_cntp[2] $ (M1_cntp[0] # M1_cntp[1]);


--M1L84 is fe_r2r:inst_fe_r2r|i~2871
--operation mode is normal

M1L84 = M1L72 # M1_reduce_nor_17 & M1L06Q & !M1L2;


--M1L23 is fe_r2r:inst_fe_r2r|i~261
--operation mode is normal

M1L23 = M1_cntp[2] & (M1_cntp[3] # !M1_cntp[1] # !M1_cntp[0]) # !M1_cntp[2] & M1_cntp[0] & M1_cntp[1];


--M1L82 is fe_r2r:inst_fe_r2r|i~178
--operation mode is normal

M1L82 = M1_cntp[1] & (M1L26Q # M1L16Q);


--M1L1 is fe_r2r:inst_fe_r2r|add_19_rtl_280~5
--operation mode is normal

M1L1 = M1_cntp[0] $ M1_cntp[1];


--M1L94 is fe_r2r:inst_fe_r2r|i~2881
--operation mode is normal

M1L94 = M1L82 # M1_reduce_nor_17 & M1L06Q & !M1L1;


--M1L33 is fe_r2r:inst_fe_r2r|i~270
--operation mode is normal

M1L33 = M1_cntp[0] & (M1_cntp[2] & M1_cntp[3] # !M1_cntp[1]) # !M1_cntp[0] & M1_cntp[1];


--M1L05 is fe_r2r:inst_fe_r2r|i~2891
--operation mode is normal

M1L05 = M1_cntp[0] & !M1L64 # !M1_cntp[0] & M1_reduce_nor_17 & M1L06Q;


--M1L43 is fe_r2r:inst_fe_r2r|i~279
--operation mode is normal

M1L43 = M1_cntp[1] & M1_cntp[2] & M1_cntp[3] # !M1_cntp[0];


--M1L04 is fe_r2r:inst_fe_r2r|i~1486
--operation mode is normal

M1L04 = M1L26Q & (M1_cntn[0] # M1_cntn[1] # M1_cntn[2]);


--M1L74 is fe_r2r:inst_fe_r2r|i~2836
--operation mode is normal

M1L74 = M1L95Q & !M1L06Q;


--M1L14 is fe_r2r:inst_fe_r2r|i~1491
--operation mode is normal

M1L14 = M1_cntn[3] & (M1L16Q # M1L04 # !M1L74);


--M1L54 is fe_r2r:inst_fe_r2r|i~2834
--operation mode is normal

M1L54 = M1_cntn[0] & M1_cntn[1] & M1_cntn[2];


--M1L92 is fe_r2r:inst_fe_r2r|i~206
--operation mode is normal

M1L92 = M1_cntn[2] & (M1L06Q # !M1L95Q);


--M1_reduce_nor_43 is fe_r2r:inst_fe_r2r|reduce_nor_43
--operation mode is normal

M1_reduce_nor_43 = M1_cntn[0] # M1_cntn[1] # M1_cntn[2] # M1_cntn[3];


--M1L6 is fe_r2r:inst_fe_r2r|add_45_rtl_281~10
--operation mode is normal

M1L6 = M1_cntn[2] $ (M1_cntn[0] # M1_cntn[1]);


--M1L15 is fe_r2r:inst_fe_r2r|i~2911
--operation mode is normal

M1L15 = M1L92 # M1_reduce_nor_43 & M1L26Q & !M1L6;


--M1L53 is fe_r2r:inst_fe_r2r|i~297
--operation mode is normal

M1L53 = M1_cntn[2] & (M1_cntn[3] # !M1_cntn[1] # !M1_cntn[0]) # !M1_cntn[2] & M1_cntn[0] & M1_cntn[1];


--M1L03 is fe_r2r:inst_fe_r2r|i~215
--operation mode is normal

M1L03 = M1_cntn[1] & (M1L06Q # !M1L95Q);


--M1L5 is fe_r2r:inst_fe_r2r|add_45_rtl_281~5
--operation mode is normal

M1L5 = M1_cntn[0] $ M1_cntn[1];


--M1L25 is fe_r2r:inst_fe_r2r|i~2921
--operation mode is normal

M1L25 = M1L03 # M1_reduce_nor_43 & M1L26Q & !M1L5;


--M1L63 is fe_r2r:inst_fe_r2r|i~306
--operation mode is normal

M1L63 = M1_cntn[0] & (M1_cntn[2] & M1_cntn[3] # !M1_cntn[1]) # !M1_cntn[0] & M1_cntn[1];


--M1L35 is fe_r2r:inst_fe_r2r|i~2931
--operation mode is normal

M1L35 = M1_cntn[0] & !M1L74 # !M1_cntn[0] & M1_reduce_nor_43 & M1L26Q;


--M1L73 is fe_r2r:inst_fe_r2r|i~315
--operation mode is normal

M1L73 = M1_cntn[1] & M1_cntn[2] & M1_cntn[3] # !M1_cntn[0];


--V1L52 is r2r:inst_r2r|i~235
--operation mode is normal

V1L52 = V1_cnt[5] & (V1_cnt[6] # !V1_up) # !V1_cnt[5] & (V1_cnt[0] # V1_cnt[6] & V1_up);


--V1L63 is r2r:inst_r2r|up~0
--operation mode is normal

V1L63 = Z1_command_0_local[28] & !V1L72 & !V1L52;


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28]
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1L991 & (K1_wait_cnt[28] # K1L002 & K1L021) # !K1L991 & K1L002 & K1L021;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29]
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L991 & (K1_wait_cnt[29] # K1L002 & K1L221) # !K1L991 & K1L002 & K1L221;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30]
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1L991 & (K1_wait_cnt[30] # K1L002 & K1L421) # !K1L991 & K1L002 & K1L421;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31]
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L991 & (K1_wait_cnt[31] # K1L002 & K1L621) # !K1L991 & K1L002 & K1L621;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L981 is coinc:inst_coinc|reduce_nor_96~107
--operation mode is normal

K1L981 = K1_wait_cnt[28] # K1_wait_cnt[29] # K1_wait_cnt[30] # K1_wait_cnt[31];


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24]
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1L991 & (K1_wait_cnt[24] # K1L002 & K1L211) # !K1L991 & K1L002 & K1L211;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25]
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1L991 & (K1_wait_cnt[25] # K1L002 & K1L411) # !K1L991 & K1L002 & K1L411;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26]
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1L991 & (K1_wait_cnt[26] # K1L002 & K1L611) # !K1L991 & K1L002 & K1L611;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27]
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1L991 & (K1_wait_cnt[27] # K1L002 & K1L811) # !K1L991 & K1L002 & K1L811;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L091 is coinc:inst_coinc|reduce_nor_96~112
--operation mode is normal

K1L091 = K1_wait_cnt[24] # K1_wait_cnt[25] # K1_wait_cnt[26] # K1_wait_cnt[27];


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20]
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1L991 & (K1_wait_cnt[20] # K1L002 & K1L401) # !K1L991 & K1L002 & K1L401;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21]
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1L991 & (K1_wait_cnt[21] # K1L002 & K1L601) # !K1L991 & K1L002 & K1L601;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22]
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1L991 & (K1_wait_cnt[22] # K1L002 & K1L801) # !K1L991 & K1L002 & K1L801;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23]
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1L991 & (K1_wait_cnt[23] # K1L002 & K1L011) # !K1L991 & K1L002 & K1L011;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L191 is coinc:inst_coinc|reduce_nor_96~121
--operation mode is normal

K1L191 = K1_wait_cnt[20] # K1_wait_cnt[21] # K1_wait_cnt[22] # K1_wait_cnt[23];


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16]
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1L991 & (K1_wait_cnt[16] # K1L002 & K1L69) # !K1L991 & K1L002 & K1L69;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17]
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1L991 & (K1_wait_cnt[17] # K1L002 & K1L89) # !K1L991 & K1L002 & K1L89;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18]
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1L991 & (K1_wait_cnt[18] # K1L002 & K1L001) # !K1L991 & K1L002 & K1L001;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19]
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1L991 & (K1_wait_cnt[19] # K1L002 & K1L201) # !K1L991 & K1L002 & K1L201;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L291 is coinc:inst_coinc|reduce_nor_96~134
--operation mode is normal

K1L291 = K1_wait_cnt[16] # K1_wait_cnt[17] # K1_wait_cnt[18] # K1_wait_cnt[19];


--K1L791 is coinc:inst_coinc|reduce_nor_96~275
--operation mode is normal

K1L791 = K1L981 # K1L091 # K1L191 # K1L291;


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12]
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1L991 & (K1_wait_cnt[12] # K1L002 & K1L88) # !K1L991 & K1L002 & K1L88;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13]
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1L991 & (K1_wait_cnt[13] # K1L002 & K1L09) # !K1L991 & K1L002 & K1L09;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14]
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1L991 & (K1_wait_cnt[14] # K1L002 & K1L29) # !K1L991 & K1L002 & K1L29;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15]
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1L991 & (K1_wait_cnt[15] # K1L002 & K1L49) # !K1L991 & K1L002 & K1L49;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L391 is coinc:inst_coinc|reduce_nor_96~151
--operation mode is normal

K1L391 = K1_wait_cnt[12] # K1_wait_cnt[13] # K1_wait_cnt[14] # K1_wait_cnt[15];


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8]
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1L991 & (K1_wait_cnt[8] # K1L002 & K1L08) # !K1L991 & K1L002 & K1L08;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9]
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1L991 & (K1_wait_cnt[9] # K1L002 & K1L28) # !K1L991 & K1L002 & K1L28;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10]
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1L991 & (K1_wait_cnt[10] # K1L002 & K1L48) # !K1L991 & K1L002 & K1L48;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11]
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1L991 & (K1_wait_cnt[11] # K1L002 & K1L68) # !K1L991 & K1L002 & K1L68;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L491 is coinc:inst_coinc|reduce_nor_96~172
--operation mode is normal

K1L491 = K1_wait_cnt[8] # K1_wait_cnt[9] # K1_wait_cnt[10] # K1_wait_cnt[11];


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4]
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1L991 & (K1_wait_cnt[4] # K1L002 & K1L27) # !K1L991 & K1L002 & K1L27;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5]
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1L991 & (K1_wait_cnt[5] # K1L002 & K1L47) # !K1L991 & K1L002 & K1L47;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6]
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L991 & (K1_wait_cnt[6] # K1L002 & K1L67) # !K1L991 & K1L002 & K1L67;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7]
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1L991 & (K1_wait_cnt[7] # K1L002 & K1L87) # !K1L991 & K1L002 & K1L87;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L591 is coinc:inst_coinc|reduce_nor_96~197
--operation mode is normal

K1L591 = K1_wait_cnt[4] # K1_wait_cnt[5] # K1_wait_cnt[6] # K1_wait_cnt[7];


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0]
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1L991 & (K1_wait_cnt[0] # K1L002 & K1L46) # !K1L991 & K1L002 & K1L46;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1]
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L991 & (K1_wait_cnt[1] # K1L002 & K1L66) # !K1L991 & K1L002 & K1L66;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3]
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1L991 & (K1_wait_cnt[3] # K1L002 & K1L07) # !K1L991 & K1L002 & K1L07;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2]
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L202 # K1L102 # K1L991 & K1_wait_cnt[2];
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(LB1_outclock0), , , K1L742);


--K1L691 is coinc:inst_coinc|reduce_nor_96~226
--operation mode is normal

K1L691 = K1_wait_cnt[0] # K1_wait_cnt[1] # K1_wait_cnt[3] # !K1_wait_cnt[2];


--K1L891 is coinc:inst_coinc|reduce_nor_96~280
--operation mode is normal

K1L891 = K1L391 # K1L491 # K1L591 # K1L691;


--K1L312 is coinc:inst_coinc|state~169
--operation mode is normal

K1L312 = K1L112Q & (K1L791 # K1L891 # !K1L261);


--K1_cnt[28] is coinc:inst_coinc|cnt[28]
--operation mode is normal

K1_cnt[28]_lut_out = K1L991 & (K1L75 # K1L302 & K1_cnt[28]) # !K1L991 & K1L302 & K1_cnt[28];
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[29] is coinc:inst_coinc|cnt[29]
--operation mode is normal

K1_cnt[29]_lut_out = K1L991 & (K1L95 # K1L302 & K1_cnt[29]) # !K1L991 & K1L302 & K1_cnt[29];
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[30] is coinc:inst_coinc|cnt[30]
--operation mode is normal

K1_cnt[30]_lut_out = K1L991 & (K1L16 # K1L302 & K1_cnt[30]) # !K1L991 & K1L302 & K1_cnt[30];
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[31] is coinc:inst_coinc|cnt[31]
--operation mode is normal

K1_cnt[31]_lut_out = K1L991 & (K1L36 # K1L302 & K1_cnt[31]) # !K1L991 & K1L302 & K1_cnt[31];
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L871 is coinc:inst_coinc|reduce_nor_22~125
--operation mode is normal

K1L871 = K1_cnt[28] # K1_cnt[29] # K1_cnt[30] # K1_cnt[31];


--K1_cnt[24] is coinc:inst_coinc|cnt[24]
--operation mode is normal

K1_cnt[24]_lut_out = K1L991 & (K1L94 # K1L302 & K1_cnt[24]) # !K1L991 & K1L302 & K1_cnt[24];
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[25] is coinc:inst_coinc|cnt[25]
--operation mode is normal

K1_cnt[25]_lut_out = K1L991 & (K1L15 # K1L302 & K1_cnt[25]) # !K1L991 & K1L302 & K1_cnt[25];
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[26] is coinc:inst_coinc|cnt[26]
--operation mode is normal

K1_cnt[26]_lut_out = K1L991 & (K1L35 # K1L302 & K1_cnt[26]) # !K1L991 & K1L302 & K1_cnt[26];
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[27] is coinc:inst_coinc|cnt[27]
--operation mode is normal

K1_cnt[27]_lut_out = K1L991 & (K1L55 # K1L302 & K1_cnt[27]) # !K1L991 & K1L302 & K1_cnt[27];
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L971 is coinc:inst_coinc|reduce_nor_22~130
--operation mode is normal

K1L971 = K1_cnt[24] # K1_cnt[25] # K1_cnt[26] # K1_cnt[27];


--K1_cnt[20] is coinc:inst_coinc|cnt[20]
--operation mode is normal

K1_cnt[20]_lut_out = K1L991 & (K1L14 # K1L302 & K1_cnt[20]) # !K1L991 & K1L302 & K1_cnt[20];
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[21] is coinc:inst_coinc|cnt[21]
--operation mode is normal

K1_cnt[21]_lut_out = K1L991 & (K1L34 # K1L302 & K1_cnt[21]) # !K1L991 & K1L302 & K1_cnt[21];
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[22] is coinc:inst_coinc|cnt[22]
--operation mode is normal

K1_cnt[22]_lut_out = K1L991 & (K1L54 # K1L302 & K1_cnt[22]) # !K1L991 & K1L302 & K1_cnt[22];
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[23] is coinc:inst_coinc|cnt[23]
--operation mode is normal

K1_cnt[23]_lut_out = K1L991 & (K1L74 # K1L302 & K1_cnt[23]) # !K1L991 & K1L302 & K1_cnt[23];
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L081 is coinc:inst_coinc|reduce_nor_22~139
--operation mode is normal

K1L081 = K1_cnt[20] # K1_cnt[21] # K1_cnt[22] # K1_cnt[23];


--K1_cnt[16] is coinc:inst_coinc|cnt[16]
--operation mode is normal

K1_cnt[16]_lut_out = K1L991 & (K1L33 # K1L302 & K1_cnt[16]) # !K1L991 & K1L302 & K1_cnt[16];
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[17] is coinc:inst_coinc|cnt[17]
--operation mode is normal

K1_cnt[17]_lut_out = K1L991 & (K1L53 # K1L302 & K1_cnt[17]) # !K1L991 & K1L302 & K1_cnt[17];
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[18] is coinc:inst_coinc|cnt[18]
--operation mode is normal

K1_cnt[18]_lut_out = K1L991 & (K1L73 # K1L302 & K1_cnt[18]) # !K1L991 & K1L302 & K1_cnt[18];
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[19] is coinc:inst_coinc|cnt[19]
--operation mode is normal

K1_cnt[19]_lut_out = K1L991 & (K1L93 # K1L302 & K1_cnt[19]) # !K1L991 & K1L302 & K1_cnt[19];
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L181 is coinc:inst_coinc|reduce_nor_22~152
--operation mode is normal

K1L181 = K1_cnt[16] # K1_cnt[17] # K1_cnt[18] # K1_cnt[19];


--K1L681 is coinc:inst_coinc|reduce_nor_22~293
--operation mode is normal

K1L681 = K1L871 # K1L971 # K1L081 # K1L181;


--K1_cnt[12] is coinc:inst_coinc|cnt[12]
--operation mode is normal

K1_cnt[12]_lut_out = K1L991 & (K1L52 # K1L302 & K1_cnt[12]) # !K1L991 & K1L302 & K1_cnt[12];
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[13] is coinc:inst_coinc|cnt[13]
--operation mode is normal

K1_cnt[13]_lut_out = K1L991 & (K1L72 # K1L302 & K1_cnt[13]) # !K1L991 & K1L302 & K1_cnt[13];
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[14] is coinc:inst_coinc|cnt[14]
--operation mode is normal

K1_cnt[14]_lut_out = K1L991 & (K1L92 # K1L302 & K1_cnt[14]) # !K1L991 & K1L302 & K1_cnt[14];
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[15] is coinc:inst_coinc|cnt[15]
--operation mode is normal

K1_cnt[15]_lut_out = K1L991 & (K1L13 # K1L302 & K1_cnt[15]) # !K1L991 & K1L302 & K1_cnt[15];
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L281 is coinc:inst_coinc|reduce_nor_22~169
--operation mode is normal

K1L281 = K1_cnt[12] # K1_cnt[13] # K1_cnt[14] # K1_cnt[15];


--K1_cnt[11] is coinc:inst_coinc|cnt[11]
--operation mode is normal

K1_cnt[11]_lut_out = K1L991 & (K1L32 # K1L302 & K1_cnt[11]) # !K1L991 & K1L302 & K1_cnt[11];
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[8] is coinc:inst_coinc|cnt[8]
--operation mode is normal

K1_cnt[8]_lut_out = K1L302 & (K1_cnt[8] # K1L602 & !K1L012Q) # !K1L302 & K1L602 & !K1L012Q;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[9] is coinc:inst_coinc|cnt[9]
--operation mode is normal

K1_cnt[9]_lut_out = K1L302 & (K1_cnt[9] # K1L502 & !K1L012Q) # !K1L302 & K1L502 & !K1L012Q;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[10] is coinc:inst_coinc|cnt[10]
--operation mode is normal

K1_cnt[10]_lut_out = K1L302 & (K1_cnt[10] # K1L402 & !K1L012Q) # !K1L302 & K1L402 & !K1L012Q;
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L381 is coinc:inst_coinc|reduce_nor_22~190
--operation mode is normal

K1L381 = K1_cnt[11] # !K1_cnt[10] # !K1_cnt[9] # !K1_cnt[8];


--K1_cnt[5] is coinc:inst_coinc|cnt[5]
--operation mode is normal

K1_cnt[5]_lut_out = K1L991 & (K1L11 # K1L302 & K1_cnt[5]) # !K1L991 & K1L302 & K1_cnt[5];
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[4] is coinc:inst_coinc|cnt[4]
--operation mode is normal

K1_cnt[4]_lut_out = K1L302 & (K1_cnt[4] # K1L902 & !K1L012Q) # !K1L302 & K1L902 & !K1L012Q;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[6] is coinc:inst_coinc|cnt[6]
--operation mode is normal

K1_cnt[6]_lut_out = K1L302 & (K1_cnt[6] # K1L802 & !K1L012Q) # !K1L302 & K1L802 & !K1L012Q;
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[7] is coinc:inst_coinc|cnt[7]
--operation mode is normal

K1_cnt[7]_lut_out = K1L302 & (K1_cnt[7] # K1L702 & !K1L012Q) # !K1L302 & K1L702 & !K1L012Q;
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L481 is coinc:inst_coinc|reduce_nor_22~215
--operation mode is normal

K1L481 = K1_cnt[5] # !K1_cnt[7] # !K1_cnt[6] # !K1_cnt[4];


--K1_cnt[0] is coinc:inst_coinc|cnt[0]
--operation mode is normal

K1_cnt[0]_lut_out = K1L991 & (K1L1 # K1L302 & K1_cnt[0]) # !K1L991 & K1L302 & K1_cnt[0];
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[1] is coinc:inst_coinc|cnt[1]
--operation mode is normal

K1_cnt[1]_lut_out = K1L991 & (K1L3 # K1L302 & K1_cnt[1]) # !K1L991 & K1L302 & K1_cnt[1];
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[2] is coinc:inst_coinc|cnt[2]
--operation mode is normal

K1_cnt[2]_lut_out = K1L991 & (K1L5 # K1L302 & K1_cnt[2]) # !K1L991 & K1L302 & K1_cnt[2];
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1_cnt[3] is coinc:inst_coinc|cnt[3]
--operation mode is normal

K1_cnt[3]_lut_out = K1L991 & (K1L7 # K1L302 & K1_cnt[3]) # !K1L991 & K1L302 & K1_cnt[3];
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , K1L261);


--K1L581 is coinc:inst_coinc|reduce_nor_22~244
--operation mode is normal

K1L581 = K1_cnt[0] # K1_cnt[1] # K1_cnt[2] # K1_cnt[3];


--K1L781 is coinc:inst_coinc|reduce_nor_22~298
--operation mode is normal

K1L781 = K1L281 # K1L381 # K1L481 # K1L581;


--K1_reduce_nor_22 is coinc:inst_coinc|reduce_nor_22
--operation mode is normal

K1_reduce_nor_22 = K1L681 # K1L781;


--K1L561 is coinc:inst_coinc|i~327
--operation mode is normal

K1L561 = K1_last_down & Z1_command_2_local[0] # !Z1_command_2_local[1];


--K1L271 is coinc:inst_coinc|last_down_pol~0
--operation mode is normal

K1L271 = K1L212Q & !K1L791 & !K1L891 & !K1L561;


--K1_reduce_nor_96 is coinc:inst_coinc|reduce_nor_96
--operation mode is normal

K1_reduce_nor_96 = K1L791 # K1L891;


--K1L671 is coinc:inst_coinc|last_up_pol~28
--operation mode is normal

K1L671 = K1L212Q & (K1_last_down & Z1_command_2_local[0] # !Z1_command_2_local[1]);


--K1L571 is coinc:inst_coinc|last_up_pol~0
--operation mode is normal

K1L571 = K1L261 & K1L671 & !K1L791 & !K1L891;


--K1L371 is coinc:inst_coinc|last_down_pol~22
--operation mode is normal

K1L371 = K1L212Q & !K1L791 & !K1L891;


--K1L661 is coinc:inst_coinc|i~618
--operation mode is normal

K1L661 = K1L371 & (K1L261 # !K1L012Q) # !K1L371 & !K1L012Q & (K1_reduce_nor_22 # !K1L261);


--Z1L541 is slaveregister:slaveregister_inst|command_3_local[0]~89
--operation mode is normal

Z1L541 = B1L71Q & !B1L81Q & !B1L8Q & !B1L21Q;

--Z1L941 is slaveregister:slaveregister_inst|command_3_local[0]~117
--operation mode is normal

Z1L941 = B1L71Q & !B1L81Q & !B1L8Q & !B1L21Q;


--Z1L741 is slaveregister:slaveregister_inst|command_3_local[0]~115
--operation mode is normal

Z1L741 = (B1L22Q & !B1L12Q) & CASCADE(Z1L941);


--B1L92 is ahb_slave:ahb_slave_inst|Select_538_rtl_41~98
--operation mode is normal

B1L92 = B1L35Q & (RB1_MASTERHBURST[1] # RB1_MASTERHBURST[2] # !RB1_MASTERHBURST[0]);


--DB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

DB2L39 = DB2L671Q & !W1L4Q;


--DB2L171 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~12
--operation mode is normal

DB2L171 = !DB2L471Q & (DB2_addr_cnt[0] # !CB2L821Q);


--DB2L151 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~10
--operation mode is normal

DB2L151 = DB2L571Q # DB2L081Q # DB2L971Q # DB2L771Q;


--DB2L271 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

DB2L271 = DB2L171 # DB2_addr_cnt[0] & (DB2L151 # DB2L871Q);


--DB2L961 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~12
--operation mode is normal

DB2L961 = !DB2L471Q & (DB2_addr_cnt[1] # !CB2L821Q);


--DB2L071 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

DB2L071 = DB2L961 # DB2_addr_cnt[1] & (DB2L151 # DB2L871Q);


--DB2L761 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~12
--operation mode is normal

DB2L761 = !DB2L471Q & (DB2_addr_cnt[2] # !CB2L821Q);


--DB2L861 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

DB2L861 = DB2L761 # DB2_addr_cnt[2] & (DB2L151 # DB2L871Q);


--DB2L561 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~12
--operation mode is normal

DB2L561 = !DB2L471Q & (DB2_addr_cnt[3] # !CB2L821Q);


--DB2L661 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

DB2L661 = DB2L561 # DB2_addr_cnt[3] & (DB2L151 # DB2L871Q);


--DB2L361 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~12
--operation mode is normal

DB2L361 = !DB2L471Q & (DB2_addr_cnt[4] # !CB2L821Q);


--DB2L461 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

DB2L461 = DB2L361 # DB2_addr_cnt[4] & (DB2L151 # DB2L871Q);


--DB2L161 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~12
--operation mode is normal

DB2L161 = !DB2L471Q & (DB2_addr_cnt[5] # !CB2L821Q);


--DB2L261 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

DB2L261 = DB2L161 # DB2_addr_cnt[5] & (DB2L151 # DB2L871Q);


--DB2L951 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~12
--operation mode is normal

DB2L951 = !DB2L471Q & (DB2_addr_cnt[6] # !CB2L821Q);


--DB2L061 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

DB2L061 = DB2L951 # DB2_addr_cnt[6] & (DB2L151 # DB2L871Q);


--DB2L751 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~12
--operation mode is normal

DB2L751 = !DB2L471Q & (DB2_addr_cnt[7] # !CB2L821Q);


--DB2L851 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

DB2L851 = DB2L751 # DB2_addr_cnt[7] & (DB2L151 # DB2L871Q);


--DB2L551 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~12
--operation mode is normal

DB2L551 = !DB2L471Q & (DB2_addr_cnt[8] # !CB2L821Q);


--DB2L651 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

DB2L651 = DB2L551 # DB2_addr_cnt[8] & (DB2L151 # DB2L871Q);


--DB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

DB1L39 = DB1L671Q & !W1L4Q;


--DB1L171 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~12
--operation mode is normal

DB1L171 = !DB1L471Q & (DB1_addr_cnt[0] # !CB1L821Q);


--DB1L151 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~10
--operation mode is normal

DB1L151 = DB1L571Q # DB1L081Q # DB1L971Q # DB1L771Q;


--DB1L271 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

DB1L271 = DB1L171 # DB1_addr_cnt[0] & (DB1L151 # DB1L871Q);


--DB1L961 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~12
--operation mode is normal

DB1L961 = !DB1L471Q & (DB1_addr_cnt[1] # !CB1L821Q);


--DB1L071 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

DB1L071 = DB1L961 # DB1_addr_cnt[1] & (DB1L151 # DB1L871Q);


--DB1L761 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~12
--operation mode is normal

DB1L761 = !DB1L471Q & (DB1_addr_cnt[2] # !CB1L821Q);


--DB1L861 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

DB1L861 = DB1L761 # DB1_addr_cnt[2] & (DB1L151 # DB1L871Q);


--DB1L561 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~12
--operation mode is normal

DB1L561 = !DB1L471Q & (DB1_addr_cnt[3] # !CB1L821Q);


--DB1L661 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

DB1L661 = DB1L561 # DB1_addr_cnt[3] & (DB1L151 # DB1L871Q);


--DB1L361 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~12
--operation mode is normal

DB1L361 = !DB1L471Q & (DB1_addr_cnt[4] # !CB1L821Q);


--DB1L461 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

DB1L461 = DB1L361 # DB1_addr_cnt[4] & (DB1L151 # DB1L871Q);


--DB1L161 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~12
--operation mode is normal

DB1L161 = !DB1L471Q & (DB1_addr_cnt[5] # !CB1L821Q);


--DB1L261 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

DB1L261 = DB1L161 # DB1_addr_cnt[5] & (DB1L151 # DB1L871Q);


--DB1L951 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~12
--operation mode is normal

DB1L951 = !DB1L471Q & (DB1_addr_cnt[6] # !CB1L821Q);


--DB1L061 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

DB1L061 = DB1L951 # DB1_addr_cnt[6] & (DB1L151 # DB1L871Q);


--DB1L751 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~12
--operation mode is normal

DB1L751 = !DB1L471Q & (DB1_addr_cnt[7] # !CB1L821Q);


--DB1L851 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

DB1L851 = DB1L751 # DB1_addr_cnt[7] & (DB1L151 # DB1L871Q);


--DB1L551 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~12
--operation mode is normal

DB1L551 = !DB1L471Q & (DB1_addr_cnt[8] # !CB1L821Q);


--DB1L651 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

DB1L651 = DB1L551 # DB1_addr_cnt[8] & (DB1L151 # DB1L871Q);


--L1L92 is com_adc_rc:inst_com_ADC_RC|i~22
--operation mode is normal

L1L92 = !L1_MEM_write_addr[9] & Z1_command_1_local[4];


--Z1L641 is slaveregister:slaveregister_inst|command_3_local[0]~101
--operation mode is normal

Z1L641 = Z1L441 & Z1L541 & B1L22Q & !B1L12Q;


--Z1L841 is slaveregister:slaveregister_inst|command_3_local[0]~116
--operation mode is normal

Z1L841 = (B1L9Q & B1L11Q & !B1L01Q) & CASCADE(Z1L641);


--R1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1
--operation mode is normal

R1_MultiSPE1_lut_out = !R1_MultiSPE0;
R1_MultiSPE1 = DFFE(R1_MultiSPE1_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--R1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2
--operation mode is normal

R1_MultiSPE2_lut_out = !R1_MultiSPE1;
R1_MultiSPE2 = DFFE(R1_MultiSPE2_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--R1L56 is hit_counter_ff:inst_hit_counter_ff|i~0
--operation mode is normal

R1L56 = !R1_MultiSPE1 & !R1_MultiSPE2;


--R1_reduce_nor_3 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3
--operation mode is normal

R1_reduce_nor_3 = !R1L711 & !R1L811;


--Q1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2
--operation mode is normal

Q1_MultiSPE2_lut_out = Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--Q1L56 is hit_counter:inst_hit_counter|i~0
--operation mode is normal

Q1L56 = Q1_MultiSPE1 & !Q1_MultiSPE2;


--Q1_reduce_nor_3 is hit_counter:inst_hit_counter|reduce_nor_3
--operation mode is normal

Q1_reduce_nor_3 = !Q1L711 & !Q1L811;


--R1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1
--operation mode is normal

R1_OneSPE1_lut_out = !R1_OneSPE0;
R1_OneSPE1 = DFFE(R1_OneSPE1_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , );


--R1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2
--operation mode is normal

R1_OneSPE2_lut_out = !R1_OneSPE1;
R1_OneSPE2 = DFFE(R1_OneSPE2_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--R1L66 is hit_counter_ff:inst_hit_counter_ff|i~17
--operation mode is normal

R1L66 = !R1_OneSPE1 & !R1_OneSPE2;


--Q1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2
--operation mode is normal

Q1_OneSPE2_lut_out = Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--Q1L66 is hit_counter:inst_hit_counter|i~17
--operation mode is normal

Q1L66 = Q1_OneSPE1 & !Q1_OneSPE2;


--P1L91 is flash_adc:inst_flash_ADC|i~0
--operation mode is normal

P1L91 = !Z1_command_0_local[17] & !Z1_command_0_local[16];


--P1_disc is flash_adc:inst_flash_ADC|disc
--operation mode is normal

P1_disc_lut_out = VCC;
P1_disc = DFFE(P1_disc_lut_out, OneSPE, Z1_command_0_local[17], , );


--P1L02 is flash_adc:inst_flash_ADC|i~2
--operation mode is normal

P1L02 = Z1_command_0_local[16] # P1_disc & Z1_command_0_local[17];


--P1L32 is flash_adc:inst_flash_ADC|wraddress[0]~8
--operation mode is normal

P1L32 = !HB6_sload_path[9] & (Z1_command_0_local[16] # P1_disc & Z1_command_0_local[17]);


--KB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
KB2_q[7]_data_in = C2L8;
KB2_q[7]_write_enable = A1L422;
KB2_q[7]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[7]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[7]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[7] = MEMORY_SEGMENT(KB2_q[7]_data_in, KB2_q[7]_write_enable, KB2_q[7]_clock_0, KB2_q[7]_clock_1, , , , , VCC, KB2_q[7]_write_address, KB2_q[7]_read_address);


--KB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
KB1_q[7]_data_in = C1L8;
KB1_q[7]_write_enable = A1L322;
KB1_q[7]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[7]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[7]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[7] = MEMORY_SEGMENT(KB1_q[7]_data_in, KB1_q[7]_write_enable, KB1_q[7]_clock_0, KB1_q[7]_clock_1, , , , , VCC, KB1_q[7]_write_address, KB1_q[7]_read_address);


--A1L343 is rtl~9746
--operation mode is normal

A1L343 = (KB2_q[7] & (KB1_q[7] # B1L71Q) # !KB2_q[7] & KB1_q[7] & !B1L71Q) & CASCADE(Z1L112);


--Q1L87Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0
--operation mode is normal

Q1L87Q_lut_out = HB7_sload_path[7];
Q1L87Q = DFFE(Q1L87Q_lut_out, GLOBAL(LB1_outclock0), , , Q1L101);


--R1L97Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0
--operation mode is normal

R1L97Q_lut_out = HB9_sload_path[7];
R1L97Q = DFFE(R1L97Q_lut_out, GLOBAL(LB1_outclock0), , , R1L67);


--A1L443 is rtl~9747
--operation mode is normal

A1L443 = (Q1L87Q & (R1L97Q # B1L01Q) # !Q1L87Q & R1L97Q & !B1L01Q) & CASCADE(A1L743);


--KB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
KB2_q[15]_data_in = C2L61;
KB2_q[15]_write_enable = A1L422;
KB2_q[15]_clock_0 = GLOBAL(LB1_outclock1);
KB2_q[15]_clock_1 = GLOBAL(LB1_outclock1);
KB2_q[15]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
KB2_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB2_q[15] = MEMORY_SEGMENT(KB2_q[15]_data_in, KB2_q[15]_write_enable, KB2_q[15]_clock_0, KB2_q[15]_clock_1, , , , , VCC, KB2_q[15]_write_address, KB2_q[15]_read_address);


--KB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
KB1_q[15]_data_in = C1L61;
KB1_q[15]_write_enable = A1L322;
KB1_q[15]_clock_0 = GLOBAL(LB1_outclock1);
KB1_q[15]_clock_1 = GLOBAL(LB1_outclock1);
KB1_q[15]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
KB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
KB1_q[15] = MEMORY_SEGMENT(KB1_q[15]_data_in, KB1_q[15]_write_enable, KB1_q[15]_clock_0, KB1_q[15]_clock_1, , , , , VCC, KB1_q[15]_write_address, KB1_q[15]_read_address);


--A1L543 is rtl~9748
--operation mode is normal

A1L543 = (KB2_q[15] & (KB1_q[15] # B1L71Q) # !KB2_q[15] & KB1_q[15] & !B1L71Q) & CASCADE(A1L843);


--A1L933 is rtl~9391
--operation mode is normal

A1L933 = B1L21Q & !B1L9Q & !B1L01Q & !B1L11Q;


--A1L643 is rtl~9749
--operation mode is normal

A1L643 = (HB31_sload_path[47] & (HB31_sload_path[15] # B1L8Q) # !HB31_sload_path[47] & HB31_sload_path[15] & !B1L8Q) & CASCADE(A1L933);


--Z1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

Z1_com_ctrl_local[28]_lut_out = RB1_MASTERHWDATA[28];
Z1_com_ctrl_local[28] = DFFE(Z1_com_ctrl_local[28]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L702 is slaveregister:slaveregister_inst|i~6115
--operation mode is normal

Z1L702 = (Z1_com_ctrl_local[28] & (Z1_command_0_local[28] # B1L01Q) # !Z1_com_ctrl_local[28] & Z1_command_0_local[28] & !B1L01Q) & CASCADE(Z1L212);


--Z1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

Z1_com_ctrl_local[31]_lut_out = RB1_MASTERHWDATA[31];
Z1_com_ctrl_local[31] = DFFE(Z1_com_ctrl_local[31]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L712 is slaveregister:slaveregister_inst|Mux_295_rtl_431_rtl_609~500
--operation mode is normal

Z1L712 = (Z1_command_2_local[31] & (Z1_com_ctrl_local[31] # B1L9Q) # !Z1_command_2_local[31] & Z1_com_ctrl_local[31] & !B1L9Q) & CASCADE(Z1L082);


--W1L1Q is roc:inst_ROC|RST_state~4
--operation mode is normal

W1L1Q_lut_out = VCC;
W1L1Q = DFFE(W1L1Q_lut_out, GLOBAL(LB1_outclock0), , , );


--H1L7Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~11
--operation mode is normal

H1L7Q_lut_out = H1L6Q & Z1_command_0_local[15] & Z1_command_0_local[2] & !H1_atwd0_read_done_dly;
H1L7Q = DFFE(H1L7Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8
--operation mode is normal

H1L4Q_lut_out = Z1_command_0_local[15];
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Z1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_361~10
--operation mode is normal

H1L41 = Z1_command_0_local[2] & !H1_atwd0_read_done_dly;


--DB1_reduce_or_143 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

DB1_reduce_or_143 = DB1L871Q # DB1L571Q # DB1L771Q # !DB1L051;


--DB1L2 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_941~126
--operation mode is normal

DB1L2 = DB1L3 & DB1L671Q;


--DB1L1 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_941~123
--operation mode is normal

DB1L1 = DB1L5 & DB1L671Q;


--H1L31Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~11
--operation mode is normal

H1L31Q_lut_out = Z1_command_0_local[15] & (H1L51 & H1L21Q # !H1L4Q);
H1L31Q = DFFE(H1L31Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Z1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(LB1_outclock1), , , !W1L4Q);


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|Select_100_rtl_364~14
--operation mode is normal

H1L51 = Z1_command_0_local[10] & !H1_atwd1_read_done_dly;


--DB2_reduce_or_143 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

DB2_reduce_or_143 = DB2L871Q # DB2L571Q # DB2L771Q # !DB2L051;


--DB2L2 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_938~126
--operation mode is normal

DB2L2 = DB2L3 & DB2L671Q;


--DB2L1 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_938~123
--operation mode is normal

DB2L1 = DB2L5 & DB2L671Q;


--M1L4 is fe_r2r:inst_fe_r2r|add_19_rtl_280~60
--operation mode is normal

M1L4 = !M1_cntp[0] & !M1_cntp[1];


--M1L34 is fe_r2r:inst_fe_r2r|i~2832
--operation mode is normal

M1L34 = M1L06Q & (M1_cntp[2] # M1_cntp[3] # !M1L4);


--M1_reduce_nor_7 is fe_r2r:inst_fe_r2r|reduce_nor_7
--operation mode is normal

M1_reduce_nor_7 = !M1_cntp[3] # !M1_cntp[2] # !M1_cntp[1] # !M1_cntp[0];


--M1L3 is fe_r2r:inst_fe_r2r|add_19_rtl_280~59
--operation mode is normal

M1L3 = M1_cntp[0] & M1_cntp[1];


--M1L85 is fe_r2r:inst_fe_r2r|Select_63_rtl_321~2
--operation mode is normal

M1L85 = !M1L95Q & (!M1_cntp[3] # !M1_cntp[2] # !M1L3);


--M1L7 is fe_r2r:inst_fe_r2r|add_45_rtl_281~60
--operation mode is normal

M1L7 = !M1_cntn[0] & !M1_cntn[1];


--M1L24 is fe_r2r:inst_fe_r2r|i~2831
--operation mode is normal

M1L24 = M1L26Q & (M1_cntn[2] # M1_cntn[3] # !M1L7);


--M1_reduce_nor_33 is fe_r2r:inst_fe_r2r|reduce_nor_33
--operation mode is normal

M1_reduce_nor_33 = !M1_cntn[3] # !M1_cntn[2] # !M1_cntn[1] # !M1_cntn[0];


--M1L13 is fe_r2r:inst_fe_r2r|i~233
--operation mode is normal

M1L13 = M1L4 & M1L06Q & !M1_cntp[2] & !M1_cntp[3];


--K1L991 is coinc:inst_coinc|Select_366_rtl_365~17
--operation mode is normal

K1L991 = !K1L012Q & (K1L681 # K1L781);


--K1L002 is coinc:inst_coinc|Select_371~15
--operation mode is normal

K1L002 = K1L791 & (K1L212Q # K1L112Q) # !K1L791 & K1L891 & (K1L212Q # K1L112Q);


--K1L742 is coinc:inst_coinc|wait_cnt[31]~0
--operation mode is normal

K1L742 = !W1L4Q & (Z1_command_2_local[1] # Z1_command_2_local[0]);


--K1L202 is coinc:inst_coinc|Select_400~12
--operation mode is normal

K1L202 = K1L212Q & (K1L86 # !K1L791 & !K1L891);


--K1L102 is coinc:inst_coinc|Select_400~2
--operation mode is normal

K1L102 = K1L86 & K1L112Q & (K1L791 # K1L891);


--K1L302 is coinc:inst_coinc|Select_405~4
--operation mode is normal

K1L302 = K1L112Q # K1L212Q & (K1L791 # K1L891);


--K1L602 is coinc:inst_coinc|Select_427~4
--operation mode is normal

K1L602 = K1L71 # !K1L681 & !K1L781;


--K1L502 is coinc:inst_coinc|Select_426~4
--operation mode is normal

K1L502 = K1L91 # !K1L681 & !K1L781;


--K1L402 is coinc:inst_coinc|Select_425~4
--operation mode is normal

K1L402 = K1L12 # !K1L681 & !K1L781;


--K1L902 is coinc:inst_coinc|Select_431~4
--operation mode is normal

K1L902 = K1L9 # !K1L681 & !K1L781;


--K1L802 is coinc:inst_coinc|Select_429~4
--operation mode is normal

K1L802 = K1L31 # !K1L681 & !K1L781;


--K1L702 is coinc:inst_coinc|Select_428~4
--operation mode is normal

K1L702 = K1L51 # !K1L681 & !K1L781;


--R1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0
--operation mode is normal

R1_MultiSPE0_lut_out = R1_MultiSPE_latch;
R1_MultiSPE0 = DFFE(R1_MultiSPE0_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--R1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0
--operation mode is normal

R1_OneSPE0_lut_out = R1_OneSPE_latch;
R1_OneSPE0 = DFFE(R1_OneSPE0_lut_out, GLOBAL(LB1_outclock0), , , !W1L4Q);


--GB2_bin_sig[7] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

GB2_bin_sig[7] = DB2L201Q $ DB2L301Q $ DB2L101Q;


--C2L8 is atwd:atwd1|data_sig[7]~29
--operation mode is normal

C2L8 = B1L71Q & (Z1L502 & RB1_MASTERHWDATA[7] # !Z1L502 & GB2_bin_sig[7]) # !B1L71Q & GB2_bin_sig[7];


--GB1_bin_sig[7] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

GB1_bin_sig[7] = DB1L201Q $ DB1L301Q $ DB1L101Q;


--C1L8 is atwd:atwd0|data_sig[7]~29
--operation mode is normal

C1L8 = Z1L502 & (B1L71Q & GB1_bin_sig[7] # !B1L71Q & RB1_MASTERHWDATA[7]) # !Z1L502 & GB1_bin_sig[7];


--C2L61 is atwd:atwd1|data_sig[15]~5
--operation mode is normal

C2L61 = Z1L602 & B1L71Q & Z1L002 & RB1_MASTERHWDATA[15];


--C1L61 is atwd:atwd0|data_sig[15]~5
--operation mode is normal

C1L61 = Z1L602 & Z1L002 & RB1_MASTERHWDATA[15] & !B1L71Q;


--P1L81Q is flash_adc:inst_flash_ADC|done~reg0
--operation mode is normal

P1L81Q_lut_out = !P1L91 & (P1L02 & HB6_sload_path[9] # !P1L02 & P1L81Q);
P1L81Q = DFFE(P1L81Q_lut_out, GLOBAL(LB1_outclock1), !W1L4Q, , );


--Z1L802 is slaveregister:slaveregister_inst|i~6116
--operation mode is normal

Z1L802 = (B1L21Q & HB31_sload_path[16] & !B1L8Q # !B1L21Q & P1L81Q & B1L8Q) & CASCADE(Z1L17);


--Z1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

Z1_command_2_local[16]_lut_out = RB1_MASTERHWDATA[16];
Z1_command_2_local[16] = DFFE(Z1_command_2_local[16]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L331);


--Z1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

Z1_com_ctrl_local[16]_lut_out = RB1_MASTERHWDATA[16];
Z1_com_ctrl_local[16] = DFFE(Z1_com_ctrl_local[16]_lut_out, GLOBAL(LB1_outclock0), !W1L4Q, , Z1L3);


--Z1L902 is slaveregister:slaveregister_inst|i~6117
--operation mode is normal

Z1L902 = (Z1_command_2_local[16] & (Z1_com_ctrl_local[16] # B1L9Q) # !Z1_command_2_local[16] & Z1_com_ctrl_local[16] & !B1L9Q) & CASCADE(Z1L202);


--Z1L202 is slaveregister:slaveregister_inst|i~6037
--operation mode is normal

Z1L202 = B1L01Q & (B1L9Q $ B1L11Q);


--E1L18 is com_dac_tx:com_DAC_TX_inst|i~4155
--operation mode is normal

E1L18 = (!E1_wait_cnt[0] & (E1L011Q # !E1L801Q)) & CASCADE(E1L19);


--R1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch
--operation mode is normal

R1_MultiSPE_latch_lut_out = VCC;
R1_MultiSPE_latch = DFFE(R1_MultiSPE_latch_lut_out, MultiSPE, R1_MultiSPE1, , );


--R1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch
--operation mode is normal

R1_OneSPE_latch_lut_out = VCC;
R1_OneSPE_latch = DFFE(R1_OneSPE_latch_lut_out, OneSPE, R1_OneSPE1, , );


--CB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~20
--operation mode is normal

CB1L312 = CB1L412 # CB1L062Q # CB1L952Q # CB1L162Q;


--CB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~24
--operation mode is normal

CB1L412 = CB1L652Q # CB1L752Q # CB1L552Q # CB1L562Q;


--CB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|Select_151_rtl_60~20
--operation mode is normal

CB2L312 = CB2L412 # CB1L062Q # CB2L852Q # CB2L952Q;


--CB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|Select_151_rtl_60~24
--operation mode is normal

CB2L412 = CB2L552Q # CB2L652Q # CB2L452Q # CB2L362Q;


--B1L2 is ahb_slave:ahb_slave_inst|i~1063
--operation mode is normal

B1L2 = (RB1_MASTERHTRANS[1]) & CASCADE(B1L33);


--HB21L3 is lpm_counter:PGM_rtl_372|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is normal

HB21L3 = HB21L3 & HB21L4;


--~GND is ~GND
--operation mode is normal

~GND = GND;


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(LB1_outclock1));


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(!E1L65Q);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(E1L55Q);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(E1L45Q);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(E1L35Q);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(E1L25Q);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(E1L15Q);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(E1L05Q);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(E1L94Q);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(E1L84Q);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(X1L66Q);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(X1L76Q);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(X1L56Q);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(EB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(CB1L171Q);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(CB1L531Q);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(DB1L371Q);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(CB1L271Q);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(CB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(CB1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(CB1L371Q);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(CB1L721Q);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(CB1L631Q);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(CB1L731Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(EB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(CB2L171Q);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(CB2L531Q);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(DB2L371Q);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(CB2L271Q);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(CB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(CB2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(CB2L371Q);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(CB2L721Q);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(CB2L631Q);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(CB2L731Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(!Q1L07Q);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(!Q1L09Q);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE_tri_out = TRI(E1L65Q, !N1L4Q);
FE_TEST_PULSE = OUTPUT(FE_TEST_PULSE_tri_out);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(M1L52Q, !M1L62Q);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(M1L42Q, !M1L62Q);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(M1L32Q, !M1L62Q);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(M1L22Q, !M1L62Q);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(M1L12Q, !M1L62Q);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(M1L02Q, !M1L62Q);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(M1L91Q, !M1L62Q);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(M1L81Q, !M1L62Q);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6] = OUTPUT(V1L43Q);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5] = OUTPUT(V1L33Q);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4] = OUTPUT(V1L23Q);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3] = OUTPUT(V1L13Q);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2] = OUTPUT(V1L03Q);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1] = OUTPUT(V1L92Q);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0] = OUTPUT(V1L82Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(Y1L3Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L061Q, K1L361Q);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Z1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Z1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L161Q, K1L461Q);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Z1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Z1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(Z1_command_2_local[24]);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!Z1_command_2_local[24]);


--FL_PRE_TRIG is FL_PRE_TRIG
--operation mode is output

FL_PRE_TRIG = OUTPUT(Z1_command_2_local[26]);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(Z1_command_2_local[28], Z1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(Z1_command_2_local[29], Z1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(Z1_command_2_local[30], Z1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7]
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6]
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(VCC);


--PDL_FPGA_D[5] is PDL_FPGA_D[5]
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4]
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3]
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2]
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1]
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0]
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(HB21_sload_path[0]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(HB3_sload_path[1]);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(HB3_sload_path[0]);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(COINC_UP_B);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(COINC_UP_BBAR);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(COINC_UP_ABAR);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(COINC_UP_A);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(COINC_DOWN_B);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(COINC_DOWN_BBAR);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(COINC_DOWN_A);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(COINC_DOWN_ABAR);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--VB25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

VB25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(RB1L911, RB1L811);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--VB35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

VB35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(RB1L021, RB1L811);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--VB45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

VB45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(RB1L121, RB1L811);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--VB55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

VB55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(RB1L221, RB1L811);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--VB91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

VB91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(RB1L68, RB1L28);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--VB02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

VB02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(RB1L78, RB1L28);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--VB12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

VB12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(RB1L88, RB1L28);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--VB22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

VB22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(RB1L98, RB1L28);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--VB32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

VB32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(RB1L09, RB1L28);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--VB42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

VB42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(RB1L19, RB1L28);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--VB52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

VB52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(RB1L29, RB1L28);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--VB62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

VB62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(RB1L39, RB1L28);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--VB72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

VB72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(RB1L49, RB1L38);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--VB82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

VB82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(RB1L59, RB1L38);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--VB92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

VB92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(RB1L69, RB1L38);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--VB03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

VB03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(RB1L79, RB1L38);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--VB13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

VB13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(RB1L89, RB1L38);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--VB23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

VB23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(RB1L99, RB1L38);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--VB33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

VB33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(RB1L001, RB1L38);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--VB43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

VB43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(RB1L101, RB1L38);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--VB53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

VB53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(RB1L201, RB1L48);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--VB63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

VB63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(RB1L301, RB1L48);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--VB73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

VB73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(RB1L401, RB1L48);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--VB83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

VB83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(RB1L501, RB1L48);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--VB93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

VB93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(RB1L601, RB1L48);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--VB04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

VB04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(RB1L701, RB1L48);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--VB14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

VB14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(RB1L801, RB1L48);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--VB24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

VB24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(RB1L901, RB1L48);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--VB34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

VB34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(RB1L011, RB1L58);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--VB44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

VB44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(RB1L111, RB1L58);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--VB54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

VB54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(RB1L211, RB1L58);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--VB64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

VB64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(RB1L311, RB1L58);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--VB74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

VB74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(RB1L411, RB1L58);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--VB84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

VB84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(RB1L511, RB1L58);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--VB94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

VB94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(RB1L611, RB1L58);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--VB05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

VB05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(RB1L711, RB1L58);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--VB2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

VB2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(RB1L53, RB1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--VB3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

VB3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(RB1L63, RB1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--VB4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

VB4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(RB1L73, RB1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--VB5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

VB5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(RB1L83, RB1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--VB6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

VB6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(RB1L93, RB1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--VB7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

VB7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(RB1L04, RB1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--VB8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

VB8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(RB1L14, RB1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--VB9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

VB9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(RB1L24, RB1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--VB01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

VB01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(RB1L34, RB1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--VB11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

VB11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(RB1L44, RB1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--VB21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

VB21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(RB1L54, RB1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--VB31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

VB31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(RB1L64, RB1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--VB41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

VB41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(RB1L74, RB1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--VB51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

VB51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(RB1L84, RB1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--VB61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

VB61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(RB1L94, RB1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--VB71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

VB71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(RB1L05, RB1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--VB75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

VB75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(RB1L941, RB1L741);
UARTRIN = BIDIR(UARTRIN_tri_out);


--VB65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

VB65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(RB1L641, RB1L741);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(RB1L841);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(RB1L051);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(RB1L151);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(RB1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(RB1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(RB1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(RB1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(RB1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(RB1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(RB1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(RB1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(RB1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(RB1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(RB1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(RB1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(RB1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(RB1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(RB1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(RB1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(RB1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(RB1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(RB1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(RB1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(RB1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(RB1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(RB1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(RB1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(RB1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(RB1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(RB1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(RB1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(RB1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(RB1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(RB1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(RB1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(RB1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(RB1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(RB1L75);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(RB1L85);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(RB1L95);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(RB1L06);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(RB1L16);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(RB1L26);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(RB1L36);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(RB1L46);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(RB1L56);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(RB1L66);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(RB1L76);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(RB1L86);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(RB1L96);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(RB1L07);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(RB1L17);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(RB1L67);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(RB1L77);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(RB1L87);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(RB1L97);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(RB1L08);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(RB1L18);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(RB1L321);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(RB1L27);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(RB1L421);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(RB1L47);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(RB1L57);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(RB1L37);


--WB1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

WB1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(RB1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


