1522117994 /home/course/logictut/lib/u_aizu/Add/behavioral/verilog.v
1522135291 /home/course/logictut/lib/u_aizu/DataMem/behavioral/verilog.v
867133491 /home/course/logictut/lib/xc4000/verilog/fdce.v
867133539 /home/course/logictut/lib/xc4000/verilog/xgnd.v
1522145848 /home/course/logictut/lib/u_aizu/ALUCtrl/behavioral/verilog.v
867133542 /home/course/logictut/lib/xc4000/verilog/xor2.v
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds8/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds6/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds4/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds14/netlist
1591319246 /home/student/s1260054/CadenceComparch2020/archi/Ex06/behavioral/verilog.v
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds2/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds12/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds0/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds10/netlist
867133497 /home/course/logictut/lib/xc4000/verilog/inv.v
867133524 /home/course/logictut/lib/xc4000/verilog/or3.v
867133526 /home/course/logictut/lib/xc4000/verilog/or4.v
867133523 /home/course/logictut/lib/xc4000/verilog/or2.v
867133462 /home/course/logictut/lib/xc4000/verilog/and2b1.v
867133467 /home/course/logictut/lib/xc4000/verilog/and5.v
867133463 /home/course/logictut/lib/xc4000/verilog/and3.v
867133461 /home/course/logictut/lib/xc4000/verilog/and2.v
867133463 /home/course/logictut/lib/xc4000/verilog/and3b1.v
1522117474 /home/course/logictut/lib/u_aizu/LookAheadGen/behavioral/verilog.v
1591625947 /home/student/s1260054/CadenceComparch2020/Ex05_run1/hdlFilesDir/timescaleF
1522135035 /home/course/logictut/lib/u_aizu/InstMem/behavioral/verilog.v
867133543 /home/course/logictut/lib/xc4000/verilog/xvcc.v
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds9/netlist
867133459 /home/course/logictut/lib/xc4000/verilog/U_FD_P_R_S_NO_I0.v
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds7/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds5/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds3/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds13/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds1/netlist
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/ihnl/cds11/netlist
867133468 /home/course/logictut/lib/xc4000/verilog/and5b4.v
867133468 /home/course/logictut/lib/xc4000/verilog/and5b3.v
867133467 /home/course/logictut/lib/xc4000/verilog/and5b2.v
867133510 /home/course/logictut/lib/xc4000/verilog/nor4.v
867133467 /home/course/logictut/lib/xc4000/verilog/and5b1.v
867133461 /home/course/logictut/lib/xc4000/verilog/U_MUX_2_1.v
1591323952 /home/student/s1260054/CadenceComparch2020/Ex05_run1/testfixture.template
