\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{CMSIS Core Debug Functions }
\hypertarget{group___c_m_s_i_s__core___debug_functions}{}\label{group___c_m_s_i_s__core___debug_functions}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}{APSR\+\_\+\+Type::\+\+\_\+reserved0}}:\+16
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{APSR\+\_\+\+Type::\+\+GE}}:\+4
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13}{APSR\+\_\+\+Type::\+\+\_\+reserved1}}:\+7
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}{APSR\+\_\+\+Type::\+Q}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}{APSR\+\_\+\+Type::\+V}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}{APSR\+\_\+\+Type::\+C}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{APSR\+\_\+\+Type::\+Z}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{APSR\+\_\+\+Type::\+N}}:\+1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}{APSR\_Type::\_reserved0}}:16\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{APSR\_Type::GE}}:4\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13}{APSR\_Type::\_reserved1}}:7\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}{APSR\_Type::Q}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}{APSR\_Type::V}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}{APSR\_Type::C}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{APSR\_Type::Z}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{APSR\_Type::N}}:1\\
\} \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae875cf8337843e7d946063088324d230}{APSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}{APSR\+\_\+\+Type::\+w}}
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{IPSR\+\_\+\+Type::\+\+ISR}}:\+9
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}{IPSR\+\_\+\+Type::\+\+\_\+reserved0}}:\+23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{IPSR\_Type::ISR}}:9\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}{IPSR\_Type::\_reserved0}}:23\\
\} \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac24c5e8dcb0e1cd18f658cbe86066afa}{IPSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879}{IPSR\+\_\+\+Type::\+w}}
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}{x\+PSR\+\_\+\+Type::\+\+ISR}}:\+9
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}{x\+PSR\+\_\+\+Type::\+\+\_\+reserved0}}:\+7
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76}{x\+PSR\+\_\+\+Type::\+\+GE}}:\+4
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6}{x\+PSR\+\_\+\+Type::\+\+\_\+reserved1}}:\+4
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}{x\+PSR\+\_\+\+Type::\+T}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}{x\+PSR\+\_\+\+Type::\+\+IT}}:\+2
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}{x\+PSR\+\_\+\+Type::\+Q}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}{x\+PSR\+\_\+\+Type::\+V}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}{x\+PSR\+\_\+\+Type::\+C}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}{x\+PSR\+\_\+\+Type::\+Z}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}{x\+PSR\+\_\+\+Type::\+N}}:\+1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}{xPSR\_Type::ISR}}:9\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}{xPSR\_Type::\_reserved0}}:7\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76}{xPSR\_Type::GE}}:4\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6}{xPSR\_Type::\_reserved1}}:4\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}{xPSR\_Type::T}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}{xPSR\_Type::IT}}:2\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}{xPSR\_Type::Q}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}{xPSR\_Type::V}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}{xPSR\_Type::C}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}{xPSR\_Type::Z}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}{xPSR\_Type::N}}:1\\
\} \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga51a4f9bcd51d5790525e106f461b8484}{xPSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2}{x\+PSR\+\_\+\+Type::\+w}}
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}{CONTROL\+\_\+\+Type::\+n\+PRIV}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}{CONTROL\+\_\+\+Type::\+\+SPSEL}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}{CONTROL\+\_\+\+Type::\+\+FPCA}}:\+1
\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}{CONTROL\+\_\+\+Type::\+\+\_\+reserved0}}:\+29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}{CONTROL\_Type::nPRIV}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}{CONTROL\_Type::SPSEL}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}{CONTROL\_Type::FPCA}}:1\\
\>uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}{CONTROL\_Type::\_reserved0}}:29\\
\} \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga986a248e3f224ab20a63b4f7f3982e9c}{CONTROL\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f}{CONTROL\+\_\+\+Type::\+w}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf90c80b7c2b48e248780b3781e0df80f}{NVIC\+\_\+\+Type::\+\+ISER}} \+[8]\+
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2de17698945ea49abd58a2d45bdc9c80}\label{group___c_m_s_i_s__core___debug_functions_ga2de17698945ea49abd58a2d45bdc9c80} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type::\+\+RESERVED0} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1965a2e68b61d2e2009621f6949211a5}{NVIC\+\_\+\+Type::\+\+ICER}} \+[8]\+
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6d1daf7ab6f2ba83f57ff67ae6f571fe}\label{group___c_m_s_i_s__core___debug_functions_ga6d1daf7ab6f2ba83f57ff67ae6f571fe} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type::\+\+RSERVED1} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf8e38fc2e97316242ddeb7ea959ab90}{NVIC\+\_\+\+Type::\+\+ISPR}} \+[8]\+
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0953af43af8ec7fd5869a1d826ce5b72}\label{group___c_m_s_i_s__core___debug_functions_ga0953af43af8ec7fd5869a1d826ce5b72} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type::\+\+RESERVED2} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga46241be64208436d35c9a4f8552575c5}{NVIC\+\_\+\+Type::\+\+ICPR}} \+[8]\+
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9dd330835dbf21471e7b5be8692d77ab}\label{group___c_m_s_i_s__core___debug_functions_ga9dd330835dbf21471e7b5be8692d77ab} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type::\+\+RESERVED3} \+[24]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33e917b381e08dabe4aa5eb2881a7c11}{NVIC\+\_\+\+Type::\+\+IABR}} \+[8]\+
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5c0e5d507ac3c1bd5cdaaf9bbd177790}\label{group___c_m_s_i_s__core___debug_functions_ga5c0e5d507ac3c1bd5cdaaf9bbd177790} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type::\+\+RESERVED4} \+[56]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6524789fedb94623822c3e0a47f3d06c}{NVIC\+\_\+\+Type::\+\+IP}} \+[240]\+
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4f753b4f824270175af045ac99bc12e8}\label{group___c_m_s_i_s__core___debug_functions_ga4f753b4f824270175af045ac99bc12e8} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type::\+\+RESERVED5} \+[644]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749}{NVIC\+\_\+\+Type::\+\+STIR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafa7a9ee34dfa1da0b60b4525da285032}{SCB\+\_\+\+Type::\+\+CPUID}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e66570ab689d28aebefa7e84e85dc4a}{SCB\+\_\+\+Type::\+\+ICSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0faf96f964931cadfb71cfa54e051f6f}{SCB\+\_\+\+Type::\+\+VTOR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6ed3c9064013343ea9fd0a73a734f29d}{SCB\+\_\+\+Type::\+\+AIRCR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabfad14e7b4534d73d329819625d77a16}{SCB\+\_\+\+Type::\+\+SCR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6d273c6b90bad15c91dfbbad0f6e92d8}{SCB\+\_\+\+Type::\+\+CCR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf6336103f8be0cab29de51daed5a65f4}{SCB\+\_\+\+Type::\+\+SHP}} \+[12]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9891a59abbe51b0b2067ca507ca212f}{SCB\+\_\+\+Type::\+\+SHCSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2f94bf549b16fdeb172352e22309e3c4}{SCB\+\_\+\+Type::\+\+CFSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7bed53391da4f66d8a2a236a839d4c3d}{SCB\+\_\+\+Type::\+\+HFSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad7d61d9525fa9162579c3da0b87bff8d}{SCB\+\_\+\+Type::\+\+DFSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac49b24b3f222508464f111772f2c44dd}{SCB\+\_\+\+Type::\+\+MMFAR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga31f79afe86c949c9862e7d5fce077c3a}{SCB\+\_\+\+Type::\+\+BFAR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeb77053c84f49c261ab5b8374e8958ef}{SCB\+\_\+\+Type::\+\+AFSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3f51c43f952f3799951d0c54e76b0cb7}{SCB\+\_\+\+Type::\+\+PFR}} \+[2]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga586a5225467262b378c0f231ccc77f86}{SCB\+\_\+\+Type::\+\+DFR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaedf846e435ed05c68784b40d3db2bf2}{SCB\+\_\+\+Type::\+\+ADR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaec2f8283d2737c6897188568a4214976}{SCB\+\_\+\+Type::\+\+MMFR}} \+[4]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacee8e458f054aac964268f4fe647ea4f}{SCB\+\_\+\+Type::\+\+ISAR}} \+[5]\+
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gac89a5d9901e3748d22a7090bfca2bee6}\label{group___c_m_s_i_s__core___debug_functions_gac89a5d9901e3748d22a7090bfca2bee6} 
uint32\+\_\+t {\bfseries SCB\+\_\+\+Type::\+\+RESERVED0} \+[5]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf460b56ce524a8e3534173f0aee78e85}{SCB\+\_\+\+Type::\+\+CPACR}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafe1d5fd2966d5062716613b05c8d0ae1}\label{group___c_m_s_i_s__core___debug_functions_gafe1d5fd2966d5062716613b05c8d0ae1} 
uint32\+\_\+t {\bfseries SCn\+SCB\+\_\+\+Type::\+\+RESERVED0} \+[1]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad99a25f5d4c163d9005ca607c24f6a98}{SCn\+SCB\+\_\+\+Type::\+\+ICTR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaacadedade30422fed705e8dfc8e6cd8d}{SCn\+SCB\+\_\+\+Type::\+\+ACTLR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}{Sys\+Tick\+\_\+\+Type::\+\+CTRL}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7bc9d3eac1147f3bba8d73a8395644f}{Sys\+Tick\+\_\+\+Type::\+\+LOAD}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0997ff20f11817f8246e8f0edac6f4e4}{Sys\+Tick\+\_\+\+Type::\+\+VAL}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9c9eda0ea6f6a7c904d2d75a6963e238}{Sys\+Tick\+\_\+\+Type::\+\+CALIB}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}{ITM\+\_\+\+Type::\+u8}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\+\_\+\+Type::\+u16}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\+\_\+\+Type::\+u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint8\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}{ITM\_Type::u8}}\\
\>\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint16\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\_Type::u16}}\\
\>\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint32\_t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\_Type::u32}}\\
\} \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3c0471529ddb4b034a008b4a45b99ccb}{ITM\_Type::PORT}} \+[32]\+\\

\end{tabbing}\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2c5ae30385b5f370d023468ea9914c0e}\label{group___c_m_s_i_s__core___debug_functions_ga2c5ae30385b5f370d023468ea9914c0e} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type::\+\+RESERVED0} \+[864]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga91a040e1b162e1128ac1e852b4a0e589}{ITM\+\_\+\+Type::\+\+TER}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gafffce5b93bbfedbaee85357d0b07ebce}\label{group___c_m_s_i_s__core___debug_functions_gafffce5b93bbfedbaee85357d0b07ebce} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type::\+\+RESERVED1} \+[15]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga93b480aac6da620bbb611212186d47fa}{ITM\+\_\+\+Type::\+\+TPR}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf56b2f07bc6b42cd3e4d17e1b27cff7b}\label{group___c_m_s_i_s__core___debug_functions_gaf56b2f07bc6b42cd3e4d17e1b27cff7b} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type::\+\+RESERVED2} \+[15]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga58f169e1aa40a9b8afb6296677c3bb45}{ITM\+\_\+\+Type::\+\+TCR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6ae8a8c3a4909ae41447168d793608f7}{MPU\+\_\+\+Type::\+\+TYPE}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaab33593671948b93b1c0908d78779328}{MPU\+\_\+\+Type::\+\+CTRL}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafd8de96a5d574c3953e2106e782f9833}{MPU\+\_\+\+Type::\+\+RNR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3f2e2448a77aadacd9f394f6c4c708d9}{MPU\+\_\+\+Type::\+\+RBAR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadc65d266d15ce9ba57b3d127e8267f03}{MPU\+\_\+\+Type::\+\+RASR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4dbcffa0a71c31e521b645b34b40e639}{MPU\+\_\+\+Type::\+\+RBAR\+\_\+\+A1}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga94222f9a8637b5329016e18f08af7185}{MPU\+\_\+\+Type::\+\+RASR\+\_\+\+A1}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8703a00626dba046b841c0db6c78c395}{MPU\+\_\+\+Type::\+\+RBAR\+\_\+\+A2}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0aac7727a6225c6aa00627c36d51d014}{MPU\+\_\+\+Type::\+\+RASR\+\_\+\+A2}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9fda17c37b85ef317c7c8688ff8c5804}{MPU\+\_\+\+Type::\+\+RBAR\+\_\+\+A3}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaced0b908173b9a4bae4f59452f0cdb0d}{MPU\+\_\+\+Type::\+\+RASR\+\_\+\+A3}}
\item 
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7b2967b069046c8544adbbc1db143a36}\label{group___c_m_s_i_s__core___debug_functions_ga7b2967b069046c8544adbbc1db143a36} 
uint32\+\_\+t {\bfseries FPU\+\_\+\+Type::\+\+RESERVED0} \+[1]\+
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22054423086a3daf2077fb2f3fe2a8b8}{FPU\+\_\+\+Type::\+\+FPCCR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa48253f088dc524de80c42fbc995f66b}{FPU\+\_\+\+Type::\+\+FPCAR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4d58ef3ebea69a5ec5acd8c90a9941b6}{FPU\+\_\+\+Type::\+\+FPDSCR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga135577b0a76bd3164be2a02f29ca46f1}{FPU\+\_\+\+Type::\+\+MVFR0}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga776e8625853e1413c4e8330ec85c256d}{FPU\+\_\+\+Type::\+\+MVFR1}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25c14c022c73a725a1736e903431095d}{Core\+Debug\+\_\+\+Type::\+\+DHCSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafefa84bce7497652353a1b76d405d983}{Core\+Debug\+\_\+\+Type::\+\+DCRSR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8f4bb076402b61f7be6308075a789c9}{Core\+Debug\+\_\+\+Type::\+\+DCRDR}}
\item 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5cdd51dbe3ebb7041880714430edd52d}{Core\+Debug\+\_\+\+Type::\+\+DEMCR}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
static \+\_\+\+\_\+\+INLINE uint32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaf77f2d6fda1a08076db2c16ea02a9c68}{ITM\+\_\+\+Send\+Char}} (uint32\+\_\+t ch)
\begin{DoxyCompactList}\small\item\em ITM Send Character. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE int32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gac89cffc80908875e9478f3d14dfe7cfe}{ITM\+\_\+\+Receive\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Receive Character. \end{DoxyCompactList}\item 
static \+\_\+\+\_\+\+INLINE int32\+\_\+t \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_ga68f2bfb25cee70f28a6bc68fa72e6e86}{ITM\+\_\+\+Check\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Check Character. \end{DoxyCompactList}\item 
\+\#define \doxymbox{\hyperlink{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~0x5\+AA55\+AA5
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___c_m_s_i_s__core___debug_functions_doc-define-members}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\+\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

value identifying ITM\+\_\+\+Rx\+Buffer is ready for next character 

\label{doc-func-members}
\Hypertarget{group___c_m_s_i_s__core___debug_functions_doc-func-members}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{Function Documentation}
\Hypertarget{group___c_m_s_i_s__core__register_ga68f2bfb25cee70f28a6bc68fa72e6e86}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_CheckChar@{ITM\_CheckChar}}
\index{ITM\_CheckChar@{ITM\_CheckChar}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_CheckChar()}{ITM\_CheckChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga68f2bfb25cee70f28a6bc68fa72e6e86} 
\+\_\+\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Check\+Char (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



ITM Check Character. 

This function checks external variable ITM\+\_\+\+Rx\+Buffer whether a character is available or not. It returns \textquotesingle{}1\textquotesingle{} if a character is available and \textquotesingle{}0\textquotesingle{} if no character is available.

\begin{DoxyReturn}{Returns}
0 No character available 

1 Character available 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_gac89cffc80908875e9478f3d14dfe7cfe}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_ReceiveChar@{ITM\_ReceiveChar}}
\index{ITM\_ReceiveChar@{ITM\_ReceiveChar}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_ReceiveChar()}{ITM\_ReceiveChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gac89cffc80908875e9478f3d14dfe7cfe} 
\+\_\+\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Receive\+Char (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



ITM Receive Character. 

This function inputs a character via external variable ITM\+\_\+\+Rx\+Buffer. It just returns when no debugger is connected that has booked the output. It is blocking when a debugger is connected, but the previous character send is not transmitted.

\begin{DoxyReturn}{Returns}
Received character 

-\/1 No character received 
\end{DoxyReturn}
\Hypertarget{group___c_m_s_i_s__core__register_gaf77f2d6fda1a08076db2c16ea02a9c68}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_SendChar@{ITM\_SendChar}}
\index{ITM\_SendChar@{ITM\_SendChar}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_SendChar()}{ITM\_SendChar()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaf77f2d6fda1a08076db2c16ea02a9c68} 
\+\_\+\+\_\+\+INLINE uint32\+\_\+t ITM\+\_\+\+Send\+Char (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ch}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



ITM Send Character. 

This function transmits a character via the ITM channel 0. It just returns when no debugger is connected that has booked the output. It is blocking when a debugger is connected, but the previous character send is not transmitted.


\begin{DoxyParams}[1]{Parameters}
\doxymbox{\texttt{in}}  & {\em ch} & Character to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character to transmit 
\end{DoxyReturn}


\label{doc-var-members}
\Hypertarget{group___c_m_s_i_s__core___debug_functions_doc-var-members}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsection{Variable Documentation}
\Hypertarget{group___c_m_s_i_s__core___debug_functions_ga95e63b571bb6aed6fa4010a69a1b0834}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga95e63b571bb6aed6fa4010a69a1b0834} 
uint32\+\_\+t  \{ ... \} ::\+\+\_\+reserved0}

bit:\+ 0..15 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728} 
uint32\+\_\+t APSR\+\_\+\+Type::\+\+\_\+reserved0}

bit:\+ 0..15 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaecc1768df79d3f1a329b4ea5d23bbf53}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaecc1768df79d3f1a329b4ea5d23bbf53} 
uint32\+\_\+t  \{ ... \} ::\+\+\_\+reserved0}

bit:\+ 3..31 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50} 
uint32\+\_\+t CONTROL\+\_\+\+Type::\+\+\_\+reserved0}

bit:\+ 3..31 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga620778bd72697a553f4c43e1857fa8a4}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga620778bd72697a553f4c43e1857fa8a4} 
uint32\+\_\+t  \{ ... \} ::\+\+\_\+reserved0}

bit:\+ 9..31 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa} 
uint32\+\_\+t IPSR\+\_\+\+Type::\+\+\_\+reserved0}

bit:\+ 9..31 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gacc986b330df0f33b81dffe939762316c}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacc986b330df0f33b81dffe939762316c} 
uint32\+\_\+t  \{ ... \} ::\+\+\_\+reserved0}

bit:\+ 9..15 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+\+\_\+reserved0}

bit:\+ 9..15 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga76b8eb60ca51abe5ebe38552e4c80ea2}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga76b8eb60ca51abe5ebe38552e4c80ea2} 
uint32\+\_\+t  \{ ... \} ::\+\+\_\+reserved1}

bit:\+ 20..26 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13} 
uint32\+\_\+t APSR\+\_\+\+Type::\+\+\_\+reserved1}

bit:\+ 20..26 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaee26ceafbc12dd1385778c3224da92a8}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaee26ceafbc12dd1385778c3224da92a8} 
uint32\+\_\+t  \{ ... \} ::\+\+\_\+reserved1}

bit:\+ 20..23 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+\+\_\+reserved1}

bit:\+ 20..23 Reserved \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaacadedade30422fed705e8dfc8e6cd8d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ACTLR}{ACTLR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaacadedade30422fed705e8dfc8e6cd8d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCn\+SCB\+\_\+\+Type::\+\+ACTLR}

Offset:\+ 0x008 (R/\+W) Auxiliary Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaaedf846e435ed05c68784b40d3db2bf2}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ADR@{ADR}}
\index{ADR@{ADR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaaedf846e435ed05c68784b40d3db2bf2} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+ADR}

Offset:\+ 0x04C (R/\+ ) Auxiliary Feature Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaeb77053c84f49c261ab5b8374e8958ef}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaeb77053c84f49c261ab5b8374e8958ef} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+AFSR}

Offset:\+ 0x03C (R/\+W) Auxiliary Fault Status Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6ed3c9064013343ea9fd0a73a734f29d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6ed3c9064013343ea9fd0a73a734f29d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+AIRCR}

Offset:\+ 0x00C (R/\+W) Application Interrupt and Reset Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gae875cf8337843e7d946063088324d230}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae875cf8337843e7d946063088324d230} 
struct  \{ ... \}  APSR\+\_\+\+Type::\+b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga986a248e3f224ab20a63b4f7f3982e9c}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga986a248e3f224ab20a63b4f7f3982e9c} 
struct  \{ ... \}  CONTROL\+\_\+\+Type::\+b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac24c5e8dcb0e1cd18f658cbe86066afa}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac24c5e8dcb0e1cd18f658cbe86066afa} 
struct  \{ ... \}  IPSR\+\_\+\+Type::\+b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga51a4f9bcd51d5790525e106f461b8484}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga51a4f9bcd51d5790525e106f461b8484} 
struct  \{ ... \}  x\+PSR\+\_\+\+Type::\+b}

Structure used for bit access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga31f79afe86c949c9862e7d5fce077c3a}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga31f79afe86c949c9862e7d5fce077c3a} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+BFAR}

Offset:\+ 0x038 (R/\+W) Bus\+Fault Address Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1d1298ab5e04b65bd2dd6326e10841a7}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1d1298ab5e04b65bd2dd6326e10841a7} 
uint32\+\_\+t  \{ ... \} ::\+C}

bit:\+ 29 Carry condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6} 
uint32\+\_\+t APSR\+\_\+\+Type::\+C}

bit:\+ 29 Carry condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa8ef589753c0b0419b8bc0a970d0530e}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa8ef589753c0b0419b8bc0a970d0530e} 
uint32\+\_\+t  \{ ... \} ::\+C}

bit:\+ 29 Carry condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+C}

bit:\+ 29 Carry condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9c9eda0ea6f6a7c904d2d75a6963e238}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CALIB@{CALIB}}
\index{CALIB@{CALIB}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CALIB}{CALIB}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9c9eda0ea6f6a7c904d2d75a6963e238} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type::\+\+CALIB}

Offset:\+ 0x00C (R/\+ ) Sys\+Tick Calibration Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6d273c6b90bad15c91dfbbad0f6e92d8}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CCR@{CCR}}
\index{CCR@{CCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6d273c6b90bad15c91dfbbad0f6e92d8} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+CCR}

Offset:\+ 0x014 (R/\+W) Configuration Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2f94bf549b16fdeb172352e22309e3c4}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2f94bf549b16fdeb172352e22309e3c4} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+CFSR}

Offset:\+ 0x028 (R/\+W) Configurable Fault Status Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf460b56ce524a8e3534173f0aee78e85}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf460b56ce524a8e3534173f0aee78e85} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+CPACR}

Offset:\+ 0x088 (R/\+W) Coprocessor Access Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gafa7a9ee34dfa1da0b60b4525da285032}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafa7a9ee34dfa1da0b60b4525da285032} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+CPUID}

Offset:\+ 0x000 (R/\+ ) CPUID Base Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaab33593671948b93b1c0908d78779328}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaab33593671948b93b1c0908d78779328} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+CTRL}

Offset:\+ 0x004 (R/\+W) MPU Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf2ad94ac83e5d40fc6e34884bc1bec5f} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type::\+\+CTRL}

Offset:\+ 0x000 (R/\+W) Sys\+Tick Control and Status Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gab8f4bb076402b61f7be6308075a789c9}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab8f4bb076402b61f7be6308075a789c9} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type::\+\+DCRDR}

Offset:\+ 0x008 (R/\+W) Debug Core Register Data Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gafefa84bce7497652353a1b76d405d983}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafefa84bce7497652353a1b76d405d983} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t Core\+Debug\+\_\+\+Type::\+\+DCRSR}

Offset:\+ 0x004 ( /\+W) Debug Core Register Selector Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga5cdd51dbe3ebb7041880714430edd52d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga5cdd51dbe3ebb7041880714430edd52d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type::\+\+DEMCR}

Offset:\+ 0x00C (R/\+W) Debug Exception and Monitor Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga586a5225467262b378c0f231ccc77f86}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DFR@{DFR}}
\index{DFR@{DFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga586a5225467262b378c0f231ccc77f86} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+DFR}

Offset:\+ 0x048 (R/\+ ) Debug Feature Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gad7d61d9525fa9162579c3da0b87bff8d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad7d61d9525fa9162579c3da0b87bff8d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+DFSR}

Offset:\+ 0x030 (R/\+W) Debug Fault Status Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga25c14c022c73a725a1736e903431095d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga25c14c022c73a725a1736e903431095d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type::\+\+DHCSR}

Offset:\+ 0x000 (R/\+W) Debug Halting Control and Status Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0e5f243aec0a508fc22a92ed45677cce}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0e5f243aec0a508fc22a92ed45677cce} 
uint32\+\_\+t  \{ ... \} ::\+\+FPCA}

bit:\+ 2 FP extension active flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd} 
uint32\+\_\+t CONTROL\+\_\+\+Type::\+\+FPCA}

bit:\+ 2 FP extension active flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa48253f088dc524de80c42fbc995f66b}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCAR@{FPCAR}}
\index{FPCAR@{FPCAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCAR}{FPCAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa48253f088dc524de80c42fbc995f66b} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FPU\+\_\+\+Type::\+\+FPCAR}

Offset:\+ 0x008 (R/\+W) Floating-\/\+Point Context Address Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga22054423086a3daf2077fb2f3fe2a8b8}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCCR@{FPCCR}}
\index{FPCCR@{FPCCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCCR}{FPCCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga22054423086a3daf2077fb2f3fe2a8b8} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FPU\+\_\+\+Type::\+\+FPCCR}

Offset:\+ 0x004 (R/\+W) Floating-\/\+Point Context Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4d58ef3ebea69a5ec5acd8c90a9941b6}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPDSCR@{FPDSCR}}
\index{FPDSCR@{FPDSCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPDSCR}{FPDSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4d58ef3ebea69a5ec5acd8c90a9941b6} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FPU\+\_\+\+Type::\+\+FPDSCR}

Offset:\+ 0x00C (R/\+W) Floating-\/\+Point Default Status Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac42eca702ea955176b1db653e9232f4c}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac42eca702ea955176b1db653e9232f4c} 
uint32\+\_\+t  \{ ... \} ::\+\+GE}

bit:\+ 16..19 Greater than or Equal flags \Hypertarget{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e} 
uint32\+\_\+t APSR\+\_\+\+Type::\+\+GE}

bit:\+ 16..19 Greater than or Equal flags \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6ccf6f43b94bbbc9a51a892ce1a498a6}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6ccf6f43b94bbbc9a51a892ce1a498a6} 
uint32\+\_\+t  \{ ... \} ::\+\+GE}

bit:\+ 16..19 Greater than or Equal flags \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+\+GE}

bit:\+ 16..19 Greater than or Equal flags \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7bed53391da4f66d8a2a236a839d4c3d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7bed53391da4f66d8a2a236a839d4c3d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+HFSR}

Offset:\+ 0x02C (R/\+W) Hard\+Fault Status Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga33e917b381e08dabe4aa5eb2881a7c11}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IABR@{IABR}}
\index{IABR@{IABR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga33e917b381e08dabe4aa5eb2881a7c11} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type::\+\+IABR\+[8]\+}

Offset:\+ 0x200 (R/\+W) Interrupt Active bit Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1965a2e68b61d2e2009621f6949211a5}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICER@{ICER}}
\index{ICER@{ICER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1965a2e68b61d2e2009621f6949211a5} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type::\+\+ICER\+[8]\+}

Offset:\+ 0x080 (R/\+W) Interrupt Clear Enable Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga46241be64208436d35c9a4f8552575c5}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga46241be64208436d35c9a4f8552575c5} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type::\+\+ICPR\+[8]\+}

Offset:\+ 0x180 (R/\+W) Interrupt Clear Pending Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3e66570ab689d28aebefa7e84e85dc4a}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3e66570ab689d28aebefa7e84e85dc4a} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+ICSR}

Offset:\+ 0x004 (R/\+W) Interrupt Control and State Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gad99a25f5d4c163d9005ca607c24f6a98}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICTR}{ICTR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad99a25f5d4c163d9005ca607c24f6a98} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCn\+SCB\+\_\+\+Type::\+\+ICTR}

Offset:\+ 0x004 (R/\+ ) Interrupt Controller Type Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6524789fedb94623822c3e0a47f3d06c}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IP@{IP}}
\index{IP@{IP}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6524789fedb94623822c3e0a47f3d06c} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t NVIC\+\_\+\+Type::\+\+IP\+[240]\+}

Offset:\+ 0x300 (R/\+W) Interrupt Priority Register (8Bit wide) \Hypertarget{group___c_m_s_i_s__core___debug_functions_gacee8e458f054aac964268f4fe647ea4f}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacee8e458f054aac964268f4fe647ea4f} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+ISAR\+[5]\+}

Offset:\+ 0x060 (R/\+ ) Instruction Set Attributes Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf90c80b7c2b48e248780b3781e0df80f}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISER@{ISER}}
\index{ISER@{ISER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf90c80b7c2b48e248780b3781e0df80f} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type::\+\+ISER\+[8]\+}

Offset:\+ 0x000 (R/\+W) Interrupt Set Enable Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gacf8e38fc2e97316242ddeb7ea959ab90}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gacf8e38fc2e97316242ddeb7ea959ab90} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type::\+\+ISPR\+[8]\+}

Offset:\+ 0x100 (R/\+W) Interrupt Set Pending Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga01993346ea08cb99716ccc52da2cf784}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga01993346ea08cb99716ccc52da2cf784} 
uint32\+\_\+t  \{ ... \} ::\+\+ISR}

bit:\+ 0.. 8 Exception number \Hypertarget{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5} 
uint32\+\_\+t IPSR\+\_\+\+Type::\+\+ISR}

bit:\+ 0.. 8 Exception number \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaac4e2033bc16ba5e4f96899d0cc65e63}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaac4e2033bc16ba5e4f96899d0cc65e63} 
uint32\+\_\+t  \{ ... \} ::\+\+ISR}

bit:\+ 0.. 8 Exception number \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+\+ISR}

bit:\+ 0.. 8 Exception number \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa840cd4e9e593fdc5dbe1855a4554af6}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IT@{IT}}
\index{IT@{IT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaa840cd4e9e593fdc5dbe1855a4554af6} 
uint32\+\_\+t  \{ ... \} ::\+\+IT}

bit:\+ 25..26 saved IT state (read 0) \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IT@{IT}}
\index{IT@{IT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+\+IT}

bit:\+ 25..26 saved IT state (read 0) \Hypertarget{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

external variable to receive characters \Hypertarget{group___c_m_s_i_s__core___debug_functions_gae7bc9d3eac1147f3bba8d73a8395644f}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!LOAD@{LOAD}}
\index{LOAD@{LOAD}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LOAD}{LOAD}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae7bc9d3eac1147f3bba8d73a8395644f} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type::\+\+LOAD}

Offset:\+ 0x004 (R/\+W) Sys\+Tick Reload Value Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gac49b24b3f222508464f111772f2c44dd}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gac49b24b3f222508464f111772f2c44dd} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+MMFAR}

Offset:\+ 0x034 (R/\+W) Mem\+Manage Fault Address Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaec2f8283d2737c6897188568a4214976}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaec2f8283d2737c6897188568a4214976} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+MMFR\+[4]\+}

Offset:\+ 0x050 (R/\+ ) Memory Model Feature Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga135577b0a76bd3164be2a02f29ca46f1}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR0}{MVFR0}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga135577b0a76bd3164be2a02f29ca46f1} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FPU\+\_\+\+Type::\+\+MVFR0}

Offset:\+ 0x010 (R/\+ ) Media and FP Feature Register 0 \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga776e8625853e1413c4e8330ec85c256d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR1}{MVFR1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga776e8625853e1413c4e8330ec85c256d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FPU\+\_\+\+Type::\+\+MVFR1}

Offset:\+ 0x014 (R/\+ ) Media and FP Feature Register 1 \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2e420a41696d4a778fedcb3f75f3c682}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2e420a41696d4a778fedcb3f75f3c682} 
uint32\+\_\+t  \{ ... \} ::\+N}

bit:\+ 31 Negative condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0} 
uint32\+\_\+t APSR\+\_\+\+Type::\+N}

bit:\+ 31 Negative condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga72e2494d36f224f7c1c580cba62c2f45}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga72e2494d36f224f7c1c580cba62c2f45} 
uint32\+\_\+t  \{ ... \} ::\+N}

bit:\+ 31 Negative condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+N}

bit:\+ 31 Negative condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga2faf620fd15db4f838c4edf7d7e91e31}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga2faf620fd15db4f838c4edf7d7e91e31} 
uint32\+\_\+t  \{ ... \} ::\+n\+PRIV}

bit:\+ 0 Execution privilege in Thread mode \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605} 
uint32\+\_\+t CONTROL\+\_\+\+Type::\+n\+PRIV}

bit:\+ 0 Execution privilege in Thread mode \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3f51c43f952f3799951d0c54e76b0cb7}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PFR@{PFR}}
\index{PFR@{PFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3f51c43f952f3799951d0c54e76b0cb7} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+PFR\+[2]\+}

Offset:\+ 0x040 (R/\+ ) Processor Feature Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3c0471529ddb4b034a008b4a45b99ccb}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PORT@{PORT}}
\index{PORT@{PORT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3c0471529ddb4b034a008b4a45b99ccb} 
\+\_\+\+\_\+\+O union  \{ ... \}  ITM\+\_\+\+Type::\+\+PORT\+[32]\+}

Offset:\+ 0x000 ( /\+W) ITM Stimulus Port Registers \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga01193dcbff9dd19a2298fb17a26ae83a}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga01193dcbff9dd19a2298fb17a26ae83a} 
uint32\+\_\+t  \{ ... \} ::\+Q}

bit:\+ 27 Saturation condition flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de} 
uint32\+\_\+t APSR\+\_\+\+Type::\+Q}

bit:\+ 27 Saturation condition flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_gad7cb65600476a6d05d789da0206015bc}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gad7cb65600476a6d05d789da0206015bc} 
uint32\+\_\+t  \{ ... \} ::\+Q}

bit:\+ 27 Saturation condition flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+Q}

bit:\+ 27 Saturation condition flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_gadc65d266d15ce9ba57b3d127e8267f03}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RASR@{RASR}}
\index{RASR@{RASR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RASR}{RASR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gadc65d266d15ce9ba57b3d127e8267f03} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RASR}

Offset:\+ 0x010 (R/\+W) MPU Region Attribute and Size Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga94222f9a8637b5329016e18f08af7185}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RASR\_A1@{RASR\_A1}}
\index{RASR\_A1@{RASR\_A1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RASR\_A1}{RASR\_A1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga94222f9a8637b5329016e18f08af7185} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RASR\+\_\+\+A1}

Offset:\+ 0x018 (R/\+W) MPU Alias 1 Region Attribute and Size Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0aac7727a6225c6aa00627c36d51d014}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RASR\_A2@{RASR\_A2}}
\index{RASR\_A2@{RASR\_A2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RASR\_A2}{RASR\_A2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0aac7727a6225c6aa00627c36d51d014} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RASR\+\_\+\+A2}

Offset:\+ 0x020 (R/\+W) MPU Alias 2 Region Attribute and Size Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaced0b908173b9a4bae4f59452f0cdb0d}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RASR\_A3@{RASR\_A3}}
\index{RASR\_A3@{RASR\_A3}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RASR\_A3}{RASR\_A3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaced0b908173b9a4bae4f59452f0cdb0d} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RASR\+\_\+\+A3}

Offset:\+ 0x028 (R/\+W) MPU Alias 3 Region Attribute and Size Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3f2e2448a77aadacd9f394f6c4c708d9}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RBAR@{RBAR}}
\index{RBAR@{RBAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR}{RBAR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3f2e2448a77aadacd9f394f6c4c708d9} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RBAR}

Offset:\+ 0x00C (R/\+W) MPU Region Base Address Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4dbcffa0a71c31e521b645b34b40e639}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RBAR\_A1@{RBAR\_A1}}
\index{RBAR\_A1@{RBAR\_A1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR\_A1}{RBAR\_A1}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4dbcffa0a71c31e521b645b34b40e639} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RBAR\+\_\+\+A1}

Offset:\+ 0x014 (R/\+W) MPU Alias 1 Region Base Address Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8703a00626dba046b841c0db6c78c395}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RBAR\_A2@{RBAR\_A2}}
\index{RBAR\_A2@{RBAR\_A2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR\_A2}{RBAR\_A2}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8703a00626dba046b841c0db6c78c395} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RBAR\+\_\+\+A2}

Offset:\+ 0x01C (R/\+W) MPU Alias 2 Region Base Address Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9fda17c37b85ef317c7c8688ff8c5804}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RBAR\_A3@{RBAR\_A3}}
\index{RBAR\_A3@{RBAR\_A3}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RBAR\_A3}{RBAR\_A3}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9fda17c37b85ef317c7c8688ff8c5804} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RBAR\+\_\+\+A3}

Offset:\+ 0x024 (R/\+W) MPU Alias 3 Region Base Address Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gafd8de96a5d574c3953e2106e782f9833}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RNR@{RNR}}
\index{RNR@{RNR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RNR}{RNR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gafd8de96a5d574c3953e2106e782f9833} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+RNR}

Offset:\+ 0x008 (R/\+W) MPU Region RNRber Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gabfad14e7b4534d73d329819625d77a16}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SCR@{SCR}}
\index{SCR@{SCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabfad14e7b4534d73d329819625d77a16} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+SCR}

Offset:\+ 0x010 (R/\+W) System Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gae9891a59abbe51b0b2067ca507ca212f}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae9891a59abbe51b0b2067ca507ca212f} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+SHCSR}

Offset:\+ 0x024 (R/\+W) System Handler Control and State Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf6336103f8be0cab29de51daed5a65f4}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SHP@{SHP}}
\index{SHP@{SHP}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf6336103f8be0cab29de51daed5a65f4} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SCB\+\_\+\+Type::\+\+SHP\+[12]\+}

Offset:\+ 0x018 (R/\+W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0416aa7c7f53dc8fd221379ffa769c86}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0416aa7c7f53dc8fd221379ffa769c86} 
uint32\+\_\+t  \{ ... \} ::\+\+SPSEL}

bit:\+ 1 Stack to be used \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2} 
uint32\+\_\+t CONTROL\+\_\+\+Type::\+\+SPSEL}

bit:\+ 1 Stack to be used \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!STIR@{STIR}}
\index{STIR@{STIR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t NVIC\+\_\+\+Type::\+\+STIR}

Offset:\+ 0x\+E00 ( /\+W) Software Trigger Interrupt Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gab118cdb94b61bf4271bcc075b914ffa0}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!T@{T}}
\index{T@{T}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gab118cdb94b61bf4271bcc075b914ffa0} 
uint32\+\_\+t  \{ ... \} ::\+T}

bit:\+ 24 Thumb bit (read 0) \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!T@{T}}
\index{T@{T}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+T}

bit:\+ 24 Thumb bit (read 0) \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga58f169e1aa40a9b8afb6296677c3bb45}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TCR@{TCR}}
\index{TCR@{TCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga58f169e1aa40a9b8afb6296677c3bb45} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type::\+\+TCR}

Offset:\+ 0x\+E80 (R/\+W) ITM Trace Control Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga91a040e1b162e1128ac1e852b4a0e589}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TER@{TER}}
\index{TER@{TER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga91a040e1b162e1128ac1e852b4a0e589} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type::\+\+TER}

Offset:\+ 0x\+E00 (R/\+W) ITM Trace Enable Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga93b480aac6da620bbb611212186d47fa}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TPR@{TPR}}
\index{TPR@{TPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga93b480aac6da620bbb611212186d47fa} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type::\+\+TPR}

Offset:\+ 0x\+E40 (R/\+W) ITM Trace Privilege Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6ae8a8c3a4909ae41447168d793608f7}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TYPE@{TYPE}}
\index{TYPE@{TYPE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TYPE}{TYPE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6ae8a8c3a4909ae41447168d793608f7} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t MPU\+\_\+\+Type::\+\+TYPE}

Offset:\+ 0x000 (R/\+ ) MPU Type Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga487affbe2b5e11676de1c1d678592926}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u16@{u16}}
\index{u16@{u16}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga487affbe2b5e11676de1c1d678592926} 
\+\_\+\+\_\+\+O uint16\+\_\+t  \{ ... \} ::\+u16}

Offset:\+ 0x000 ( /\+W) ITM Stimulus Port 16-\/bit \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u16@{u16}}
\index{u16@{u16}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t ITM\+\_\+\+Type::\+u16}

Offset:\+ 0x000 ( /\+W) ITM Stimulus Port 16-\/bit \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga84c6f57cfc54d0f9b40d1c7ed36bc84a}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u32@{u32}}
\index{u32@{u32}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga84c6f57cfc54d0f9b40d1c7ed36bc84a} 
\+\_\+\+\_\+\+O uint32\+\_\+t  \{ ... \} ::\+u32}

Offset:\+ 0x000 ( /\+W) ITM Stimulus Port 32-\/bit \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u32@{u32}}
\index{u32@{u32}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ITM\+\_\+\+Type::\+u32}

Offset:\+ 0x000 ( /\+W) ITM Stimulus Port 32-\/bit \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga08f6e3035f25ee118a9bce07c684f5b0}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u8@{u8}}
\index{u8@{u8}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga08f6e3035f25ee118a9bce07c684f5b0} 
\+\_\+\+\_\+\+O uint8\+\_\+t  \{ ... \} ::\+u8}

Offset:\+ 0x000 ( /\+W) ITM Stimulus Port 8-\/bit \Hypertarget{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u8@{u8}}
\index{u8@{u8}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t ITM\+\_\+\+Type::\+u8}

Offset:\+ 0x000 ( /\+W) ITM Stimulus Port 8-\/bit \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga9d447ea313257da757155fd2dd0cae87}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga9d447ea313257da757155fd2dd0cae87} 
uint32\+\_\+t  \{ ... \} ::\+V}

bit:\+ 28 Overflow condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e} 
uint32\+\_\+t APSR\+\_\+\+Type::\+V}

bit:\+ 28 Overflow condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga79cc7b5eebb355409669c90e2b83284c}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga79cc7b5eebb355409669c90e2b83284c} 
uint32\+\_\+t  \{ ... \} ::\+V}

bit:\+ 28 Overflow condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+V}

bit:\+ 28 Overflow condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0997ff20f11817f8246e8f0edac6f4e4}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!VAL@{VAL}}
\index{VAL@{VAL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VAL}{VAL}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0997ff20f11817f8246e8f0edac6f4e4} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type::\+\+VAL}

Offset:\+ 0x008 (R/\+W) Sys\+Tick Current Value Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga0faf96f964931cadfb71cfa54e051f6f}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga0faf96f964931cadfb71cfa54e051f6f} 
\doxymbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type::\+\+VTOR}

Offset:\+ 0x008 (R/\+W) Vector Table Offset Register \Hypertarget{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94} 
uint32\+\_\+t APSR\+\_\+\+Type::\+w}

Type used for word access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f} 
uint32\+\_\+t CONTROL\+\_\+\+Type::\+w}

Type used for word access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879} 
uint32\+\_\+t IPSR\+\_\+\+Type::\+w}

Type used for word access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+w}

Type used for word access \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga729db6891ee1670742841a40159875d2}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga729db6891ee1670742841a40159875d2} 
uint32\+\_\+t  \{ ... \} ::\+Z}

bit:\+ 30 Zero condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5} 
uint32\+\_\+t APSR\+\_\+\+Type::\+Z}

bit:\+ 30 Zero condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1fa9a3e19dff4a01256b4c5423512fde}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[]}{[]}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1fa9a3e19dff4a01256b4c5423512fde} 
uint32\+\_\+t  \{ ... \} ::\+Z}

bit:\+ 30 Zero condition code flag \Hypertarget{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562} 
uint32\+\_\+t x\+PSR\+\_\+\+Type::\+Z}

bit:\+ 30 Zero condition code flag 