#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 25 23:46:37 2022
# Process ID: 25568
# Current directory: C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18532 C:\Users\mailt\Documents\A UoM\3. Computer Organization and Digital Design\Lab Sessions\LAB10_New_New\LAB10_Dilshan_New\LAB10\LAB10.xpr
# Log file: C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/vivado.log
# Journal file: C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10'
INFO: [Project 1-313] Project file moved from 'C:/Users/Nadun kumarasinghe/Downloads/LAB10_Dilshan_New/LAB10' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10GW/LAB10.srcs/sim_1/Reg_Bank_Sim.vhd', nor could it be found using path 'C:/Users/Nadun kumarasinghe/Downloads/LAB10GW/LAB10.srcs/sim_1/Reg_Bank_Sim.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx1/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 913.844 ; gain = 164.246
update_compile_order -fileset sources_1
launch_simulation -simset TB_Instruction_decoder
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Instruction_decoder'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Instruction_Decoder' in fileset 'TB_Instruction_decoder'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Instruction_decoder'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
"xvhdl --incr --relax -prj TB_Instruction_Decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Instruction_Decoder_behav xil_defaultlib.TB_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Instruction_Decoder.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_instruction_decoder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset TB_Instruction_decoder
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Instruction_decoder'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Instruction_Decoder' in fileset 'TB_Instruction_decoder'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Instruction_decoder'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
"xvhdl --incr --relax -prj TB_Instruction_Decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Instruction_Decoder_behav xil_defaultlib.TB_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] decoder_2_to_4 remains a black-box since it has no binding entity [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Instruction_Decoder.vhd:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instruction_decoder
Built simulation snapshot TB_Instruction_Decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Instruction_Decoder_behav -key {Behavioral:TB_Instruction_decoder:Functional:TB_Instruction_Decoder} -tclbatch {TB_Instruction_Decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Instruction_Decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Instruction_Decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.555 ; gain = 13.043
set_property SOURCE_SET {} [get_filesets TB_Instruction_decoder]
add_files -fileset TB_Instruction_decoder -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd}}
update_compile_order -fileset TB_Instruction_decoder
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Instruction_decoder
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Instruction_decoder'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Instruction_Decoder' in fileset 'TB_Instruction_decoder'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Instruction_decoder'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
"xvhdl --incr --relax -prj TB_Instruction_Decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Instruction_Decoder_behav xil_defaultlib.TB_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instruction_decoder
Built simulation snapshot TB_Instruction_Decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Instruction_Decoder_behav -key {Behavioral:TB_Instruction_decoder:Functional:TB_Instruction_Decoder} -tclbatch {TB_Instruction_Decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Instruction_Decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Instruction_Decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.605 ; gain = 2.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Instruction_decoder
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Instruction_decoder'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Instruction_Decoder' in fileset 'TB_Instruction_decoder'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Instruction_decoder'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
"xvhdl --incr --relax -prj TB_Instruction_Decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Instruction_Decoder_behav xil_defaultlib.TB_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instruction_decoder
Built simulation snapshot TB_Instruction_Decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Instruction_Decoder_behav -key {Behavioral:TB_Instruction_decoder:Functional:TB_Instruction_Decoder} -tclbatch {TB_Instruction_Decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Instruction_Decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Instruction_Decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.348 ; gain = 0.594
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Instruction_decoder
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Instruction_decoder'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Instruction_Decoder' in fileset 'TB_Instruction_decoder'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Instruction_decoder'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
"xvhdl --incr --relax -prj TB_Instruction_Decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Instruction_Decoder_behav xil_defaultlib.TB_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instruction_decoder
Built simulation snapshot TB_Instruction_Decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Instruction_Decoder_behav -key {Behavioral:TB_Instruction_decoder:Functional:TB_Instruction_Decoder} -tclbatch {TB_Instruction_Decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Instruction_Decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Instruction_Decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.746 ; gain = 0.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Instruction_decoder
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Instruction_decoder'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Instruction_Decoder' in fileset 'TB_Instruction_decoder'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Instruction_decoder'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
"xvhdl --incr --relax -prj TB_Instruction_Decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Instruction_Decoder_behav xil_defaultlib.TB_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instruction_decoder
Built simulation snapshot TB_Instruction_Decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Instruction_Decoder_behav -key {Behavioral:TB_Instruction_decoder:Functional:TB_Instruction_Decoder} -tclbatch {TB_Instruction_Decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Instruction_Decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Instruction_Decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.145 ; gain = 1.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Instruction_decoder
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Instruction_decoder'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Instruction_Decoder' in fileset 'TB_Instruction_decoder'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Instruction_decoder'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
"xvhdl --incr --relax -prj TB_Instruction_Decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Instruction_Decoder_behav xil_defaultlib.TB_Instruction_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instruction_decoder
Built simulation snapshot TB_Instruction_Decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Instruction_decoder/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Instruction_Decoder_behav -key {Behavioral:TB_Instruction_decoder:Functional:TB_Instruction_Decoder} -tclbatch {TB_Instruction_Decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Instruction_Decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Instruction_Decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.805 ; gain = 0.000
create_fileset -simset TB_Program_ROM
set_property SOURCE_SET {} [get_filesets TB_Program_ROM]
file mkdir {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Program_ROM/new}
close [ open {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Program_ROM/new/TB_Program_ROM.vhd} w ]
add_files -fileset TB_Program_ROM {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Program_ROM/new/TB_Program_ROM.vhd}}
update_compile_order -fileset TB_Program_ROM
update_compile_order -fileset TB_Program_ROM
set_property SOURCE_SET {} [get_filesets TB_Program_ROM]
add_files -fileset TB_Program_ROM -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Program_ROM.vhd}}
current_fileset -simset [ get_filesets TB_Program_ROM ]
update_compile_order -fileset TB_Program_ROM
launch_simulation -simset TB_Program_ROM
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Program_ROM/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Program_ROM'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Program_ROM' in fileset 'TB_Program_ROM'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Program_ROM'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Program_ROM/behav/xsim'
"xvhdl --incr --relax -prj TB_Program_ROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Program_ROM/new/TB_Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Program_ROM/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Program_ROM_behav xil_defaultlib.TB_Program_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_program_rom
Built simulation snapshot TB_Program_ROM_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/mailt/Documents/A -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing 'Sessions/LAB02/LAB02.hw/webtalk/labtool_webtalk.log', please type 'webtalk -help' for..."
    (file "C:/Users/mailt/Documents/A" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 26 01:42:33 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Program_ROM/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Program_ROM_behav -key {Behavioral:TB_Program_ROM:Functional:TB_Program_ROM} -tclbatch {TB_Program_ROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Program_ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Program_ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.578 ; gain = 8.223
create_fileset -simset TB_AdderBit_3
set_property SOURCE_SET {} [get_filesets TB_AdderBit_3]
file mkdir {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_AdderBit_3/new}
close [ open {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_AdderBit_3/new/TB_AdderBit_3.vhd} w ]
add_files -fileset TB_AdderBit_3 {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_AdderBit_3/new/TB_AdderBit_3.vhd}}
current_fileset -simset [ get_filesets TB_AdderBit_3 ]
update_compile_order -fileset TB_AdderBit_3
update_compile_order -fileset TB_AdderBit_3
set_property SOURCE_SET {} [get_filesets TB_AdderBit_3]
add_files -fileset TB_AdderBit_3 -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/AdderBit_3.vhd}}
update_compile_order -fileset TB_AdderBit_3
set_property SOURCE_SET {} [get_filesets TB_AdderBit_3]
add_files -fileset TB_AdderBit_3 -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd}}
update_compile_order -fileset TB_AdderBit_3
launch_simulation -simset TB_AdderBit_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_AdderBit_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_AdderBit_3'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_AdderBit_3' in fileset 'TB_AdderBit_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_AdderBit_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_AdderBit_3/behav/xsim'
"xvhdl --incr --relax -prj TB_AdderBit_3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/AdderBit_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdderBit_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_AdderBit_3/new/TB_AdderBit_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_AdderBit_3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_AdderBit_3/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_AdderBit_3_behav xil_defaultlib.TB_AdderBit_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AdderBit_3 [adderbit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_adderbit_3
Built simulation snapshot TB_AdderBit_3_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/mailt/Documents/A -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing 'Sessions/LAB02/LAB02.hw/webtalk/labtool_webtalk.log', please type 'webtalk -help' for..."
    (file "C:/Users/mailt/Documents/A" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 26 01:47:03 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_AdderBit_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_AdderBit_3_behav -key {Behavioral:TB_AdderBit_3:Functional:TB_AdderBit_3} -tclbatch {TB_AdderBit_3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_AdderBit_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_AdderBit_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.160 ; gain = 7.953
close [ open {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd} w ]
add_files {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd}}
update_compile_order -fileset sources_1
set_property top Processor [current_fileset]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB05/LAB05.srcs/sources_1/new/Slow_Clk.vhd}}
import_files -force -norecurse {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB05/LAB05.srcs/sources_1/new/Slow_Clk.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_fileset -simset TB_Processor
set_property SOURCE_SET {} [get_filesets TB_Processor]
file mkdir {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Processor/new}
close [ open {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Processor/new/TB_Processor.vhd} w ]
add_files -fileset TB_Processor {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Processor/new/TB_Processor.vhd}}
update_compile_order -fileset TB_Processor
current_fileset -simset [ get_filesets TB_Processor ]
update_compile_order -fileset TB_Processor
set_property SOURCE_SET {} [get_filesets TB_Processor]
add_files -fileset TB_Processor -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd}}
update_compile_order -fileset TB_Processor
update_files -from_files {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd}} -to_files {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd}} -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd'
set_property SOURCE_SET sources_1 [get_filesets TB_Processor]
add_files -fileset TB_Processor -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_8way_4bit.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/AdderBit_3.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Program_ROM.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Instruction_Decoder.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Reg_Bank.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Program_counter.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/quad_tri_state_buffer.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_2way_4bit.vhd} {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_2_to_1_3bit.vhd}}
WARNING: [filemgmt 56-12] File 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset TB_Processor
set_property SOURCE_SET sources_1 [get_filesets TB_Register_Bank]
add_files -fileset TB_Register_Bank -norecurse -scan_for_includes {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/Reg_Bank_Sim.vhd}}
import_files -fileset TB_Register_Bank -norecurse {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/Reg_Bank_Sim.vhd}}
update_compile_order -fileset TB_Register_Bank
update_compile_order -fileset TB_Register_Bank
update_files -from_files {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/Reg_Bank_Sim.vhd}} -to_files {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10GW/LAB10.srcs/sim_1/Reg_Bank_Sim.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10GW/LAB10.srcs/sim_1/Reg_Bank_Sim.vhd' with file 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/Reg_Bank_Sim.vhd'.
set_property top Reg_Bank_Sim [get_filesets TB_Register_Bank]
set_property top_lib xil_defaultlib [get_filesets TB_Register_Bank]
current_fileset -simset [ get_filesets TB_Register_Bank ]
update_compile_order -fileset TB_Register_Bank
launch_simulation -simset TB_Register_Bank
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Register_Bank/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Register_Bank'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'TB_Register_Bank'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Register_Bank'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Register_Bank/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Register_Bank/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Register_Bank/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Register_Bank/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:TB_Register_Bank:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.383 ; gain = 7.816
current_fileset -simset [ get_filesets TB_Processor ]
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/sim_1/AddSubUnitBit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubUnitBit_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/AdderBit_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdderBit_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_2_to_1_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2way_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_2way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Mux_8way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/quad_tri_state_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity quad_tri_state_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/TB_Processor/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <R0> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:88]
ERROR: [VRFC 10-718] formal port <R1> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:89]
ERROR: [VRFC 10-718] formal port <R2> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:90]
ERROR: [VRFC 10-718] formal port <R3> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:91]
ERROR: [VRFC 10-718] formal port <R4> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:92]
ERROR: [VRFC 10-718] formal port <R5> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:93]
ERROR: [VRFC 10-718] formal port <R6> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:94]
ERROR: [VRFC 10-718] formal port <R7> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:95]
ERROR: [VRFC 10-718] formal port <Output> does not exist in entity <Mux_8way_4bit>.  Please compare the definition of block <Mux_8way_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/new/Processor.vhd:101]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1157.195 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset TB_Processor
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Mux_8way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8way_4bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Program_counter.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_processor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset TB_Processor
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.srcs/sources_1/imports/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_tri_state_buffer [quad_tri_state_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnitBit_4 [addsubunitbit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.AdderBit_3 [adderbit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_Processor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/mailt/Documents/A -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing 'Sessions/LAB02/LAB02.hw/webtalk/labtool_webtalk.log', please type 'webtalk -help' for..."
    (file "C:/Users/mailt/Documents/A" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 26 04:02:03 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.066 ; gain = 8.672
update_compile_order -fileset TB_Processor
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/TB_Processor/UUT/R7}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/TB_Processor/UUT/Instruction_Bus}} 
save_wave_config {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/TB_Processor_behav.wcfg}
add_files -fileset TB_Processor -norecurse {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/TB_Processor_behav.wcfg}}
set_property xsim.view {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/TB_Processor_behav.wcfg}} [get_filesets TB_Processor]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset TB_Processor
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'TB_Processor'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'TB_Processor'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'TB_Processor'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f330702f431647419194c50ab3747a93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10_New_New/LAB10_Dilshan_New/LAB10/LAB10.sim/TB_Processor/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:TB_Processor:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -view {{C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/TB_Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/TB_Processor_behav.wcfg}
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1174.875 ; gain = 0.000
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1174.875 ; gain = 0.000
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.875 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1174.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 26 04:07:10 2022...
