Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 23 13:41:59 2019
| Host         : DESKTOP-8E654SF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_top_control_sets_placed.rpt
| Design       : Pong_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           13 |
| No           | No                    | Yes                    |             258 |           25 |
| No           | Yes                   | No                     |             126 |           20 |
| Yes          | No                    | No                     |             144 |           40 |
| Yes          | No                    | Yes                    |             378 |           53 |
| Yes          | Yes                   | No                     |             162 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------+-----------------------------+------------------+----------------+
|        Clock Signal        |        Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------+-----------------------------+------------------+----------------+
|  clk_pixel_1/inst/clk_out  |                            |                             |                1 |              2 |
|  clk_pixel_1/inst/clk_out2 |                            |                             |                1 |              2 |
|  clk_60hz_reg_n_0_BUFG     |                            |                             |                3 |              6 |
|  clk_60hz_reg_n_0_BUFG     | powerUpNr0                 |                             |                4 |             16 |
|  clk_200Hz_BUFG            |                            |                             |                8 |             24 |
|  clk_60hz_reg_n_0_BUFG     | ballWidth0                 | ballWidth[30]_i_1_n_0       |                7 |             30 |
|  clk_60hz_reg_n_0_BUFG     | ballVelocityX[31]_i_1_n_0  | RES_IBUF                    |               15 |             58 |
|  clk_200Hz_BUFG            |                            | segment_counter[31]_i_1_n_0 |               12 |             62 |
|  clk_pixel_1/inst/clk_out  |                            | RES_IBUF                    |                7 |             64 |
|  clk_pixel_1/inst/clk_out  | VPixelCount                | RES_IBUF                    |                5 |             64 |
|  clk_pixel_1/inst/clk_out2 |                            | clear                       |                8 |             64 |
|  clk_60hz_reg_n_0_BUFG     | L_paddleY[31]_i_1_n_0      |                             |               18 |             64 |
|  clk_60hz_reg_n_0_BUFG     | L_Score                    | RES_IBUF                    |                8 |             64 |
|  clk_60hz_reg_n_0_BUFG     | timerActive[31]_i_1_n_0    | RES_IBUF                    |                6 |             64 |
|  clk_60hz_reg_n_0_BUFG     | R_Score                    | RES_IBUF                    |                8 |             64 |
|  clk_60hz_reg_n_0_BUFG     | R_paddleY[31]_i_1_n_0      |                             |               18 |             64 |
|  clk_60hz_reg_n_0_BUFG     | ballVelocityY[31]_i_1_n_0  | RES_IBUF                    |               11 |             64 |
|  clk_60hz_reg_n_0_BUFG     | L_paddleLength[31]_i_2_n_0 | L_paddleLength[31]_i_1_n_0  |               14 |             66 |
|  clk_60hz_reg_n_0_BUFG     | R_paddleLength[31]_i_2_n_0 | R_paddleLength[31]_i_1_n_0  |               14 |             66 |
|  clk_60hz_reg_n_0_BUFG     |                            | RES_IBUF                    |               18 |            194 |
+----------------------------+----------------------------+-----------------------------+------------------+----------------+


