Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto f50c9cf7da744c2fa58a20cd3cd654d2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test1_behav xil_defaultlib.test1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/core_logic.v:146]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/core_logic.v:150]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/graphic_controller.v:124]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/graphic_controller.v:108]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/core_logic.v" Line 1. Module core_logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/graphic_controller.v" Line 1. Module graphic_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.core_logic
Compiling module xil_defaultlib.design_1_core_logic_0_0
Compiling module xil_defaultlib.graphic_controller
Compiling module xil_defaultlib.design_1_graphic_controller_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test1_behav
