vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/xorop.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/mulop.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/addop.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/txmit.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/trafo.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/rxcver.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/round.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/reg.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/mux2x1.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/key_generator.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/control.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/uart.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/idea_single.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/idea_com_inner.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/clk_div.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/rcs1/idea_com.vhd"
