<<<<<<< HEAD
TimeQuest Timing Analyzer report for lab
Tue Dec 10 09:29:13 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 12. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 13. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 15. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 16. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 18. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 19. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 20. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 21. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 22. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 23. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 24. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 25. Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 28. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 29. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 30. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Slow 1200mV 85C Model Metastability Report
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 53. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 54. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 56. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 57. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 59. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 60. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 61. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 62. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 63. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 64. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 65. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 66. Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 69. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 70. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 71. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Slow 1200mV 0C Model Metastability Report
 87. Fast 1200mV 0C Model Setup Summary
 88. Fast 1200mV 0C Model Hold Summary
 89. Fast 1200mV 0C Model Recovery Summary
 90. Fast 1200mV 0C Model Removal Summary
 91. Fast 1200mV 0C Model Minimum Pulse Width Summary
 92. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 93. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 95. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 96. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 97. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 99. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
100. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
101. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
102. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
103. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
104. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
105. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
106. Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
109. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
110. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
111. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Fast 1200mV 0C Model Metastability Report
127. Multicorner Timing Analysis Summary
128. Setup Times
129. Hold Times
130. Clock to Output Times
131. Minimum Clock to Output Times
132. Progagation Delay
133. Minimum Progagation Delay
134. Board Trace Model Assignments
135. Input Transition Times
136. Slow Corner Signal Integrity Metrics
137. Fast Corner Signal Integrity Metrics
138. Setup Transfers
139. Hold Transfers
140. Recovery Transfers
141. Removal Transfers
142. Report TCCS
143. Report RSKM
144. Unconstrained Paths
145. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; lab                                                            ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; lab:inst4|UA:inst100|y[1]                         ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[1] }                         ;
; lab:inst4|UA:inst100|y[11]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[11] }                        ;
; lab:inst4|UA:inst100|y[23]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[23] }                        ;
; lab:inst4|UA:inst100|y[24]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[24] }                        ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 37.05 MHz  ; 37.05 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 156.99 MHz ; 156.99 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -8.122 ; -8.122        ;
; USBBridge:inst|USBRDn                             ; -5.370 ; -440.212      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -5.088 ; -168.568      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.836 ; -75.206       ;
; lab:inst4|UA:inst100|y[1]                         ; -2.313 ; -2.313        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.392 ; -5.595        ;
; USBBridge:inst|USBRDn                             ; -0.074 ; -0.532        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.400  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 2.740  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.239  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -4.560 ; -4.560        ;
; lab:inst4|UA:inst100|y[23]                        ; -3.498 ; -3.498        ;
; lab:inst4|UA:inst100|y[24]                        ; -3.458 ; -3.458        ;
; USBBridge:inst|USBRDn                             ; -2.132 ; -3.885        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.540 ; -6.066        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.111 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.416 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 3.228 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 3.260 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 4.344 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.929  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.569 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -8.122 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.696     ; 6.357      ;
; -7.750 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.696     ; 5.985      ;
; -7.325 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.858     ; 5.398      ;
; -7.282 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 5.518      ;
; -7.170 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 5.406      ;
; -6.783 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 5.036      ;
; -6.752 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.682     ; 5.001      ;
; -6.670 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 4.906      ;
; -6.644 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 4.880      ;
; -6.573 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.682     ; 4.822      ;
; -6.450 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 4.703      ;
; -6.413 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 4.649      ;
; -6.332 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 4.585      ;
; -6.098 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 4.334      ;
; -5.924 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 4.160      ;
; -5.858 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 4.094      ;
; -5.377 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.688     ; 3.620      ;
; -5.289 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.688     ; 3.532      ;
; -5.257 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.679     ; 3.509      ;
; -5.241 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 3.494      ;
; -5.207 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.679     ; 3.459      ;
; -5.200 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 3.453      ;
; -5.174 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 3.410      ;
; -5.147 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.688     ; 3.390      ;
; -5.140 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 3.393      ;
; -5.114 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.688     ; 3.357      ;
; -5.094 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.679     ; 3.346      ;
; -5.058 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 3.311      ;
; -5.049 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.679     ; 3.301      ;
; -4.991 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.676     ; 3.246      ;
; -4.990 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 3.243      ;
; -4.951 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.676     ; 3.206      ;
; -4.878 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.676     ; 3.133      ;
; -4.871 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.676     ; 3.126      ;
; -4.761 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 3.014      ;
; -4.730 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.676     ; 2.985      ;
; -4.622 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.676     ; 2.877      ;
; -4.615 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 2.868      ;
; -4.558 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.678     ; 2.811      ;
; -4.532 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.695     ; 2.768      ;
; -4.527 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.676     ; 2.782      ;
; -4.464 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.701      ;
; -4.426 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.663      ;
; -4.381 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.618      ;
; -4.342 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.579      ;
; -4.281 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.518      ;
; -4.194 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.431      ;
; -4.136 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.373      ;
; -4.048 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.285      ;
; -3.845 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 2.082      ;
; -3.760 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.694     ; 1.997      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -5.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.747     ; 3.624      ;
; -5.276 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.747     ; 3.530      ;
; -5.021 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.747     ; 3.275      ;
; -4.824 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.496     ; 3.329      ;
; -4.730 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.496     ; 3.235      ;
; -4.701 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.747     ; 2.955      ;
; -4.624 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.528      ;
; -4.597 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.090     ; 5.508      ;
; -4.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.747     ; 2.821      ;
; -4.508 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.747     ; 2.762      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.506 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.436      ;
; -4.503 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.090     ; 5.414      ;
; -4.475 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.496     ; 2.980      ;
; -4.432 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.348      ;
; -4.432 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.348      ;
; -4.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.271      ;
; -4.322 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.747     ; 2.576      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.246      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.246      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.246      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.246      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.246      ;
; -4.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.212      ;
; -4.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.212      ;
; -4.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.212      ;
; -4.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.212      ;
; -4.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.212      ;
; -4.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.212      ;
; -4.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.212      ;
; -4.280 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.090     ; 5.191      ;
; -4.263 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.170      ;
; -4.254 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.160      ;
; -4.254 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.160      ;
; -4.254 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.160      ;
; -4.254 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.160      ;
; -4.254 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.160      ;
; -4.254 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.160      ;
; -4.253 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.173      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.179      ;
; -4.248 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.090     ; 5.159      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.148      ;
; -4.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.118      ;
; -4.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.118      ;
; -4.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.118      ;
; -4.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.118      ;
; -4.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.118      ;
; -4.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.118      ;
; -4.211 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.118      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.113      ;
; -4.175 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.091      ;
; -4.175 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.091      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.076      ;
; -4.160 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.066      ;
; -4.160 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.066      ;
; -4.160 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.066      ;
; -4.160 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.066      ;
; -4.160 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.066      ;
; -4.160 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.066      ;
; -4.159 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.079      ;
; -4.155 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.496     ; 2.660      ;
; -4.152 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.090     ; 5.063      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.148 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.054      ;
; -4.112 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.019      ;
; -4.112 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.019      ;
; -4.112 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.094     ; 5.019      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.088 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.066      ; 6.095      ;
; -4.941 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.094      ; 5.976      ;
; -4.530 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.094      ; 5.565      ;
; -4.528 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.094      ; 5.563      ;
; -4.394 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 5.404      ;
; -4.309 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.071      ; 5.321      ;
; -4.309 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 5.309      ;
; -3.792 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.055      ; 4.788      ;
; -3.509 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 4.518      ;
; -3.456 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 4.466      ;
; -3.333 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 4.333      ;
; -3.238 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 4.247      ;
; -3.236 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 4.245      ;
; -3.162 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 4.171      ;
; -3.124 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 4.133      ;
; -2.954 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 3.963      ;
; -2.882 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 3.892      ;
; -2.849 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 3.859      ;
; -2.849 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 3.859      ;
; -2.836 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 3.846      ;
; -2.801 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 3.810      ;
; -2.694 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 3.694      ;
; -2.688 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 3.688      ;
; -2.571 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.066      ; 3.578      ;
; -2.264 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 3.264      ;
; -2.227 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 3.227      ;
; -2.036 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 3.036      ;
; -1.841 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.055      ; 2.837      ;
; -1.621 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.069     ; 2.493      ;
; -1.539 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.106     ; 2.374      ;
; -1.529 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.081     ; 2.389      ;
; -1.471 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 2.310      ;
; -1.470 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 2.315      ;
; -1.457 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 2.297      ;
; -1.448 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 2.288      ;
; -1.392 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.079     ; 2.254      ;
; -1.374 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.178      ; 4.503      ;
; -1.361 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.217      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.110     ; 2.185      ;
; -1.285 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.109     ; 2.117      ;
; -1.263 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.183      ; 4.397      ;
; -1.258 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.167      ; 4.376      ;
; -1.258 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.206      ; 4.415      ;
; -1.245 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 2.079      ;
; -1.243 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.099      ;
; -1.241 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 2.082      ;
; -1.236 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.109     ; 2.068      ;
; -1.236 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 2.093      ;
; -1.230 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 2.064      ;
; -1.227 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.086     ; 2.082      ;
; -1.225 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 2.234      ;
; -1.225 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 2.234      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.073      ;
; -1.216 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 2.050      ;
; -1.212 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.068      ;
; -1.209 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.178      ; 4.338      ;
; -1.208 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.064      ;
; -1.202 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.058      ;
; -1.186 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 2.031      ;
; -1.182 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.038      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.021      ;
; -1.174 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 2.030      ;
; -1.166 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.079     ; 2.028      ;
; -1.164 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 2.004      ;
; -1.152 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 1.994      ;
; -1.138 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 1.983      ;
; -1.113 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 1.972      ;
; -1.080 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.921      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.911      ;
; -1.069 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.912      ;
; -1.045 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 1.890      ;
; -1.042 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.883      ;
; -1.040 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 1.880      ;
; -1.038 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.881      ;
; -1.037 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.893      ;
; -1.036 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 1.874      ;
; -1.034 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.890      ;
; -1.031 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 1.869      ;
; -1.029 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 1.867      ;
; -1.018 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.180      ; 4.149      ;
; -1.015 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 1.860      ;
; -1.010 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 1.849      ;
; -1.009 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.865      ;
; -0.998 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 1.836      ;
; -0.991 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 1.830      ;
; -0.969 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 1.811      ;
; -0.937 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.167      ; 4.055      ;
; -0.865 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 1.710      ;
; -0.864 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 1.703      ;
; -0.855 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.698      ;
; -0.848 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 1.687      ;
; -0.847 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 1.685      ;
; -0.829 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 1.674      ;
; -0.824 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 1.669      ;
; -0.823 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.679      ;
; -0.468 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.617      ; 4.797      ;
; -0.468 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.617      ; 4.797      ;
; -0.468 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.617      ; 4.797      ;
; -0.468 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.617      ; 4.797      ;
; -0.468 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.617      ; 4.797      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.836 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.161     ; 2.096      ;
; -2.791 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.145     ; 2.067      ;
; -2.775 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.155     ; 2.041      ;
; -2.759 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.153     ; 2.027      ;
; -2.740 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.132     ; 2.029      ;
; -2.727 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.153     ; 1.995      ;
; -2.724 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.137     ; 2.008      ;
; -2.653 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.153     ; 1.921      ;
; -2.626 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.163     ; 1.884      ;
; -2.567 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.155     ; 1.833      ;
; -2.453 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.131     ; 1.743      ;
; -2.436 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.151     ; 1.706      ;
; -2.405 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.135     ; 1.691      ;
; -2.403 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.135     ; 1.689      ;
; -2.370 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.129     ; 1.662      ;
; -2.362 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.147     ; 1.636      ;
; -2.343 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.615      ;
; -2.341 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.133     ; 1.629      ;
; -2.332 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.133     ; 1.620      ;
; -2.285 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.147     ; 1.559      ;
; -2.278 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.145     ; 1.554      ;
; -2.254 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.163     ; 1.512      ;
; -2.249 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.148     ; 1.522      ;
; -2.232 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.147     ; 1.506      ;
; -2.214 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.150     ; 1.485      ;
; -2.214 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.132     ; 1.503      ;
; -2.212 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.484      ;
; -2.182 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.147     ; 1.456      ;
; -2.177 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.162     ; 1.436      ;
; -2.172 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.137     ; 1.456      ;
; -2.081 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.353      ;
; -2.033 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.305      ;
; -2.031 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.303      ;
; -1.989 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.261      ;
; -1.862 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.134      ;
; -1.857 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.145     ; 1.133      ;
; -1.838 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.110      ;
; -1.719 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 0.991      ;
; -1.717 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 0.989      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -2.313 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -2.192     ; 1.132      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.392 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.410      ; 3.591      ;
; -0.814 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.408      ; 4.167      ;
; -0.756 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.408      ; 4.225      ;
; -0.705 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.404      ; 4.272      ;
; -0.700 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.410      ; 3.783      ;
; -0.643 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.408      ; 3.838      ;
; -0.629 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.408      ; 3.852      ;
; -0.409 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.249      ; 4.413      ;
; -0.389 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.249      ; 4.433      ;
; -0.298 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.404      ; 4.179      ;
; -0.278 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.249      ; 4.044      ;
; -0.236 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.249      ; 4.086      ;
; -0.118 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.271      ; 4.716      ;
; -0.118 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.271      ; 4.716      ;
; -0.118 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.271      ; 4.716      ;
; -0.083 ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.902      ; 3.121      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; -0.063 ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.254      ; 4.754      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.271      ; 4.427      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.271      ; 4.427      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.271      ; 4.427      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.171  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.254      ; 4.488      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.238  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.270      ; 5.071      ;
; 0.318  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.898      ; 3.518      ;
; 0.393  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.911      ; 3.606      ;
; 0.424  ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.424  ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.424  ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.424  ; USBBridge:inst|DFFE_inst23                                                                                ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.424  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.270      ; 4.757      ;
; 0.441  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.898      ; 3.641      ;
; 0.445  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.909      ; 3.656      ;
; 0.463  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.915      ; 3.680      ;
; 0.497  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.909      ; 3.708      ;
; 0.508  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 1.540      ;
; 0.509  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 1.541      ;
; 0.519  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 1.557      ;
; 0.569  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 1.609      ;
; 0.570  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.619      ;
; 0.571  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 1.611      ;
; 0.589  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.638      ;
; 0.594  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 1.627      ;
; 0.602  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.724      ; 1.638      ;
; 0.607  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 1.647      ;
; 0.633  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 1.665      ;
; 0.670  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.885      ; 1.867      ;
; 0.675  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.939      ; 3.916      ;
; 0.676  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.887      ; 1.875      ;
; 0.697  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.719      ; 1.728      ;
; 0.707  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 1.740      ;
; 0.708  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.709  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.710  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.713  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.718  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.767      ;
; 0.723  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.726  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.726  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.728  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.730  ; USBBridge:inst|DOStrobes[2]                                                                               ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 1.768      ;
; 0.732  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.767      ;
; 0.735  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]                                                ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 1.767      ;
; 0.736  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 1.768      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.074 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.833      ;
; -0.074 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.833      ;
; -0.074 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.833      ;
; -0.074 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.833      ;
; -0.074 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.833      ;
; -0.054 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.853      ;
; -0.054 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.853      ;
; -0.054 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 3.853      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.626      ; 4.104      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.626      ; 4.104      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.626      ; 4.104      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.626      ; 4.104      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.626      ; 4.104      ;
; 0.247  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.626      ; 4.165      ;
; 0.251  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.155      ;
; 0.251  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.155      ;
; 0.251  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.155      ;
; 0.251  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.155      ;
; 0.251  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.155      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.269  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.613      ; 4.174      ;
; 0.271  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.614      ; 4.177      ;
; 0.271  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.614      ; 4.177      ;
; 0.271  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.614      ; 4.177      ;
; 0.307  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.211      ;
; 0.307  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.211      ;
; 0.307  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.201      ;
; 0.307  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.201      ;
; 0.309  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.213      ;
; 0.309  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.213      ;
; 0.309  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.213      ;
; 0.358  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.266      ;
; 0.358  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.266      ;
; 0.358  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.266      ;
; 0.358  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.266      ;
; 0.358  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.266      ;
; 0.358  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.266      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.625      ; 4.300      ;
; 0.453  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.360      ;
; 0.460  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.605      ; 4.357      ;
; 0.460  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.605      ; 4.357      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.407      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.407      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.407      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.407      ;
; 0.506  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.599      ; 4.397      ;
; 0.522  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.429      ;
; 0.522  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.429      ;
; 0.522  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.429      ;
; 0.522  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.429      ;
; 0.522  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.429      ;
; 0.522  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.429      ;
; 0.522  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.615      ; 4.429      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.556  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.602      ; 4.450      ;
; 0.649  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.608      ; 4.549      ;
; 0.653  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.629      ; 4.574      ;
; 0.653  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.629      ; 4.574      ;
; 0.674  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.609      ; 4.575      ;
; 0.674  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.609      ; 4.575      ;
; 0.674  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.609      ; 4.575      ;
; 0.674  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.609      ; 4.575      ;
; 0.715  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.612      ; 4.619      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.803  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.601      ; 4.696      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.930  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.829      ;
; 0.950  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.616      ; 4.858      ;
; 0.950  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.607      ; 4.849      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.400 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 0.849      ;
; 1.401 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 0.850      ;
; 1.522 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 0.971      ;
; 1.578 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 1.027      ;
; 1.617 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.339     ; 1.070      ;
; 1.683 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 1.132      ;
; 1.731 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 1.180      ;
; 1.740 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 1.189      ;
; 1.805 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 1.254      ;
; 1.884 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.332     ; 1.344      ;
; 1.891 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.357     ; 1.326      ;
; 1.907 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.341     ; 1.358      ;
; 1.921 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.342     ; 1.371      ;
; 1.924 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.344     ; 1.372      ;
; 1.928 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.327     ; 1.393      ;
; 1.944 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.341     ; 1.395      ;
; 1.946 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.357     ; 1.381      ;
; 1.983 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.341     ; 1.434      ;
; 1.999 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 1.448      ;
; 2.018 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.339     ; 1.471      ;
; 2.074 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.328     ; 1.538      ;
; 2.078 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.341     ; 1.529      ;
; 2.090 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.327     ; 1.555      ;
; 2.094 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.343     ; 1.543      ;
; 2.119 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.324     ; 1.587      ;
; 2.138 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.330     ; 1.600      ;
; 2.138 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.330     ; 1.600      ;
; 2.183 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.344     ; 1.631      ;
; 2.200 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.326     ; 1.666      ;
; 2.230 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.349     ; 1.673      ;
; 2.275 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.357     ; 1.710      ;
; 2.304 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.347     ; 1.749      ;
; 2.375 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.347     ; 1.820      ;
; 2.386 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.332     ; 1.846      ;
; 2.410 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.349     ; 1.853      ;
; 2.435 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.347     ; 1.880      ;
; 2.451 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.327     ; 1.916      ;
; 2.459 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.340     ; 1.911      ;
; 2.509 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.355     ; 1.946      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 2.740 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.936     ; 1.026      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.239 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 1.568      ;
; 3.361 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 1.690      ;
; 3.517 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 1.846      ;
; 3.640 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 1.969      ;
; 3.656 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 1.985      ;
; 3.779 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 2.108      ;
; 3.797 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 2.126      ;
; 3.800 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 2.129      ;
; 3.919 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 2.248      ;
; 3.945 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 2.272      ;
; 3.963 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.936     ; 2.309      ;
; 3.974 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.936     ; 2.320      ;
; 3.975 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.953     ; 2.304      ;
; 4.027 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 2.354      ;
; 4.044 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 2.388      ;
; 4.061 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 2.405      ;
; 4.150 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.936     ; 2.496      ;
; 4.165 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.936     ; 2.511      ;
; 4.201 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 2.545      ;
; 4.224 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.936     ; 2.570      ;
; 4.280 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.936     ; 2.626      ;
; 4.282 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 2.609      ;
; 4.353 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 2.697      ;
; 4.393 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.939     ; 2.736      ;
; 4.413 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.936     ; 2.759      ;
; 4.434 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.768      ;
; 4.467 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 2.794      ;
; 4.484 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 2.828      ;
; 4.516 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.939     ; 2.859      ;
; 4.525 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.859      ;
; 4.553 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 2.880      ;
; 4.558 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.939     ; 2.901      ;
; 4.605 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 2.949      ;
; 4.622 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 2.966      ;
; 4.628 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.939     ; 2.971      ;
; 4.642 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.976      ;
; 4.662 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.123     ; 2.821      ;
; 4.687 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 3.021      ;
; 4.717 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 3.061      ;
; 5.301 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 3.628      ;
; 5.313 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 3.640      ;
; 5.337 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 3.664      ;
; 5.699 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 4.043      ;
; 5.722 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 4.066      ;
; 5.738 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 4.065      ;
; 5.793 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 4.134      ;
; 5.861 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 4.188      ;
; 5.880 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 4.221      ;
; 5.887 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.938     ; 4.231      ;
; 5.913 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 4.240      ;
; 6.236 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.955     ; 4.563      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.560 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.831     ; 2.660      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.498 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -2.852     ; 1.577      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.458 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -2.541     ; 1.848      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.132 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.726     ; 2.327      ;
; -1.753 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.726     ; 1.948      ;
; -1.465 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 2.385      ;
; -1.418 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 2.341      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.540  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 2.385      ;
; -1.540  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.096     ; 2.385      ;
; -1.493  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.341      ;
; -1.493  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.341      ;
; 997.584 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.327      ;
; 997.584 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.327      ;
; 997.963 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.948      ;
; 997.963 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.948      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.111 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 2.149      ;
; 1.111 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 2.149      ;
; 1.148 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 2.189      ;
; 1.148 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 2.189      ;
; 1.482 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
; 1.482 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
; 1.868 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.190      ;
; 1.868 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.190      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.416 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.096      ; 1.804      ;
; 1.802 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.096      ; 2.190      ;
; 1.836 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.081      ; 2.149      ;
; 1.873 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.084      ; 2.189      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.228 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -1.794     ; 1.716      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.260 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.118     ; 1.424      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.344 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.097     ; 2.529      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.222  ; 0.410        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.364  ; 0.584        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.364  ; 0.584        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.364  ; 0.584        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.364  ; 0.584        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.364  ; 0.584        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.364  ; 0.584        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.364  ; 0.584        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.365  ; 0.585        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.367  ; 0.587        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.367  ; 0.587        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.367  ; 0.587        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.367  ; 0.587        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.220  ; 0.440        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.371  ; 0.559        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.210  ; 0.430        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.379  ; 0.567        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.358  ; 0.546        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.569 ; 499.789      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.569 ; 499.789      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.572 ; 499.792      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.573 ; 499.793      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.573 ; 499.793      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.573 ; 499.793      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.573 ; 499.793      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.573 ; 499.793      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.573 ; 499.793      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.573 ; 499.793      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.575 ; 499.795      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.625 ; 499.813      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.625 ; 499.813      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.625 ; 499.813      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.625 ; 499.813      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.625 ; 499.813      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.625 ; 499.813      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.626 ; 499.814      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.626 ; 499.814      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.626 ; 499.814      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.626 ; 499.814      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.626 ; 499.814      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.626 ; 499.814      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.626 ; 499.814      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.627 ; 499.815      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.628 ; 499.816      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.628 ; 499.816      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.628 ; 499.816      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.628 ; 499.816      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.629 ; 499.817      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.629 ; 499.817      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.631 ; 499.819      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 6.471  ; 6.564  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.351  ; 4.696  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 6.471  ; 6.564  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 3.202  ; 3.314  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.872  ; 4.152  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 3.410  ; 3.672  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.648  ; 2.758  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.501  ; 2.781  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 3.609  ; 3.667  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 10.188 ; 11.518 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 10.188 ; 11.518 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 10.062 ; 11.467 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 6.880  ; 7.144  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.656  ; 7.024  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 4.989  ; 4.965  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 4.989  ; 4.965  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.695 ; -0.849 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.219 ; -1.516 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -1.750 ; -2.009 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -1.171 ; -1.406 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.792 ; -2.101 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -1.000 ; -1.281 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.837 ; -1.011 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.695 ; -0.849 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -1.404 ; -1.620 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 2.024  ; 1.934  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 0.910  ; 0.867  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 2.024  ; 1.934  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -6.076 ; -6.344 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.935 ; -6.291 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 1.495  ; 1.344  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.495  ; 1.344  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 7.273  ; 7.555  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.273  ; 7.555  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 18.938 ; 18.481 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 15.122 ; 14.818 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 15.821 ; 15.240 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 15.681 ; 15.224 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.458 ; 15.048 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 16.015 ; 15.640 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 16.991 ; 16.573 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 17.375 ; 16.882 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 18.938 ; 18.481 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.522  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.301  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.755 ; 13.474 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.504 ; 10.331 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.597 ; 10.434 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.862 ; 11.606 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.195 ; 12.002 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.235 ; 10.830 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.507 ; 13.059 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.243 ; 12.006 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.755 ; 13.474 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.857  ; 9.035  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.857  ; 9.035  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.795  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 19.737 ; 19.441 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.545 ; 14.040 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 19.737 ; 19.441 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.244  ; 7.936  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.368 ; 10.063 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.992  ; 9.697  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.443  ; 7.232  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.265  ; 6.933  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.850  ; 8.678  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.474  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.474  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 17.018 ; 16.722 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.497 ; 15.291 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 17.018 ; 16.722 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.593 ; 14.923 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 14.177 ; 13.871 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 16.145 ; 15.559 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 15.685 ; 15.638 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 14.997 ; 14.686 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 14.987 ; 14.580 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.545  ; 5.347  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 12.709 ; 12.030 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 12.709 ; 12.030 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.660 ; 10.343 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 10.660 ; 10.343 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 9.738  ; 9.377  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 10.178 ; 9.865  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 12.236 ; 11.673 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 12.236 ; 11.673 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.826 ; 13.407 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.826 ; 13.407 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.312  ; 6.599  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.312  ; 6.599  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.626  ; 8.398  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.432  ; 9.063  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 10.107 ; 9.742  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 10.405 ; 10.049 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.977  ; 9.697  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 10.725 ; 10.363 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.626  ; 8.432  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.674  ; 8.398  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 10.031 ; 9.879  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.436  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.223  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.021  ; 8.850  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.021  ; 8.850  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.247  ; 9.006  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.143  ; 8.863  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.058 ; 9.852  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.002 ; 9.604  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.481 ; 12.047 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.934 ; 10.580 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.567 ; 12.226 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.136  ; 5.211  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.136  ; 8.309  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.211  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.058  ; 5.824  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.560  ; 6.407  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.799  ; 7.291  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.960  ; 6.707  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.187  ; 6.733  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.203  ; 6.691  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.218  ; 6.064  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.058  ; 5.824  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.623  ; 7.511  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.889  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.889  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.660  ; 4.660  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.340  ; 5.340  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.018  ; 5.018  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.018  ; 5.018  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.241  ; 5.241  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.658  ; 5.658  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.660  ; 4.660  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.711  ; 4.711  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.031  ; 5.031  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.025  ; 4.834  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 12.285 ; 11.631 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 12.285 ; 11.631 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 9.431  ; 9.083  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 10.253 ; 9.904  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 9.431  ; 9.083  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 9.697  ; 9.405  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 11.738 ; 11.181 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 11.738 ; 11.181 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.262 ; 12.843 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.262 ; 12.843 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.323 ; 7.186 ; 7.758 ; 7.758 ;
; mode_usb_n ; usb_d[1]    ; 6.977 ; 6.846 ; 7.388 ; 7.388 ;
; mode_usb_n ; usb_d[2]    ; 6.977 ; 6.846 ; 7.388 ; 7.388 ;
; mode_usb_n ; usb_d[3]    ; 7.220 ; 7.083 ; 7.706 ; 7.706 ;
; mode_usb_n ; usb_d[4]    ; 7.655 ; 7.518 ; 8.102 ; 8.102 ;
; mode_usb_n ; usb_d[5]    ; 6.604 ; 6.473 ; 6.977 ; 6.977 ;
; mode_usb_n ; usb_d[6]    ; 6.657 ; 6.526 ; 7.021 ; 7.021 ;
; mode_usb_n ; usb_d[7]    ; 6.991 ; 6.860 ; 7.408 ; 7.408 ;
; mode_usb_n ; usb_rdn     ; 5.041 ; 5.041 ; 5.312 ; 5.175 ;
; mode_usb_n ; usb_wr      ; 5.220 ; 5.220 ; 5.381 ; 5.250 ;
; sw[0]      ; led[0]      ;       ; 5.023 ; 5.167 ;       ;
; sw[1]      ; led[1]      ;       ; 4.796 ; 4.892 ;       ;
; sw[1]      ; usb_d[1]    ; 9.817 ; 9.471 ; 9.933 ; 9.630 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.614 ; 6.614 ; 7.034 ; 7.100 ;
; mode_usb_n ; usb_d[1]    ; 6.292 ; 6.292 ; 6.689 ; 6.749 ;
; mode_usb_n ; usb_d[2]    ; 6.292 ; 6.292 ; 6.689 ; 6.749 ;
; mode_usb_n ; usb_d[3]    ; 6.515 ; 6.515 ; 6.983 ; 7.049 ;
; mode_usb_n ; usb_d[4]    ; 6.932 ; 6.932 ; 7.363 ; 7.429 ;
; mode_usb_n ; usb_d[5]    ; 5.934 ; 5.934 ; 6.294 ; 6.354 ;
; mode_usb_n ; usb_d[6]    ; 5.985 ; 5.985 ; 6.336 ; 6.396 ;
; mode_usb_n ; usb_d[7]    ; 6.305 ; 6.305 ; 6.708 ; 6.768 ;
; mode_usb_n ; usb_rdn     ; 4.422 ; 4.488 ; 4.685 ; 4.685 ;
; mode_usb_n ; usb_wr      ; 4.604 ; 4.664 ; 4.761 ; 4.761 ;
; sw[0]      ; led[0]      ;       ; 4.953 ; 5.092 ;       ;
; sw[1]      ; led[1]      ;       ; 4.735 ; 4.828 ;       ;
; sw[1]      ; usb_d[1]    ; 9.554 ; 9.222 ; 9.667 ; 9.376 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 39.54 MHz  ; 39.54 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 166.75 MHz ; 166.75 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -7.395 ; -7.395        ;
; USBBridge:inst|USBRDn                             ; -4.997 ; -411.296      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -4.429 ; -145.958      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.731 ; -72.460       ;
; lab:inst4|UA:inst100|y[1]                         ; -2.075 ; -2.075        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.616 ; -5.011        ;
; USBBridge:inst|USBRDn                             ; -0.022 ; -0.128        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.450  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 2.551  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 2.974  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -4.307 ; -4.307        ;
; lab:inst4|UA:inst100|y[23]                        ; -3.298 ; -3.298        ;
; lab:inst4|UA:inst100|y[24]                        ; -3.261 ; -3.261        ;
; USBBridge:inst|USBRDn                             ; -1.898 ; -3.369        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.315 ; -5.190        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.053 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.282 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 3.170 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 3.184 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 4.176 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.917  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.412 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -7.395 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 5.858      ;
; -7.082 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 5.545      ;
; -6.825 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.808     ; 4.949      ;
; -6.541 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 5.004      ;
; -6.525 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 4.988      ;
; -6.180 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 4.658      ;
; -6.109 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.455     ; 4.586      ;
; -6.024 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 4.487      ;
; -5.944 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 4.407      ;
; -5.920 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.455     ; 4.397      ;
; -5.862 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 4.340      ;
; -5.762 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 4.240      ;
; -5.762 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 4.225      ;
; -5.462 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 3.925      ;
; -5.312 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 3.775      ;
; -5.225 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 3.688      ;
; -4.842 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.462     ; 3.312      ;
; -4.762 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.462     ; 3.232      ;
; -4.733 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 3.196      ;
; -4.701 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.455     ; 3.178      ;
; -4.674 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 3.152      ;
; -4.632 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.462     ; 3.102      ;
; -4.610 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.455     ; 3.087      ;
; -4.602 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.462     ; 3.072      ;
; -4.593 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 3.071      ;
; -4.549 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.455     ; 3.026      ;
; -4.511 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.455     ; 2.988      ;
; -4.507 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.985      ;
; -4.502 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.980      ;
; -4.499 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.977      ;
; -4.489 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.967      ;
; -4.472 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.950      ;
; -4.407 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.885      ;
; -4.407 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.885      ;
; -4.286 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.764      ;
; -4.215 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.693      ;
; -4.148 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.626      ;
; -4.126 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.469     ; 2.589      ;
; -4.097 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.575      ;
; -4.088 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.566      ;
; -4.019 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.483      ;
; -4.005 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.454     ; 2.483      ;
; -3.952 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.416      ;
; -3.892 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.356      ;
; -3.854 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.318      ;
; -3.767 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.231      ;
; -3.724 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.188      ;
; -3.642 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.106      ;
; -3.599 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 2.063      ;
; -3.391 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 1.855      ;
; -3.352 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 1.816      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.997 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.600     ; 3.399      ;
; -4.943 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.600     ; 3.345      ;
; -4.687 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.600     ; 3.089      ;
; -4.447 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.346     ; 3.103      ;
; -4.393 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.346     ; 3.049      ;
; -4.382 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.296      ;
; -4.340 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.600     ; 2.742      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.289 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.228      ;
; -4.275 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.195      ;
; -4.255 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.600     ; 2.657      ;
; -4.221 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.141      ;
; -4.178 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.600     ; 2.580      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.099      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.099      ;
; -4.144 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.058      ;
; -4.137 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.346     ; 2.793      ;
; -4.088 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 5.028      ;
; -4.088 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 5.028      ;
; -4.088 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 5.028      ;
; -4.088 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 5.028      ;
; -4.088 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 5.028      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.990      ;
; -4.004 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.919      ;
; -4.004 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.919      ;
; -4.004 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.919      ;
; -4.004 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.919      ;
; -4.004 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.919      ;
; -4.004 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.919      ;
; -4.004 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.919      ;
; -3.995 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.915      ;
; -3.979 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.600     ; 2.381      ;
; -3.967 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.883      ;
; -3.965 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.885      ;
; -3.960 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.876      ;
; -3.960 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.876      ;
; -3.960 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.876      ;
; -3.960 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.876      ;
; -3.960 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.876      ;
; -3.960 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.876      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.865      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.865      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.865      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.865      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.865      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.865      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.865      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.874      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.944 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.860      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.861      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.861      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.838      ;
; -3.913 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.829      ;
; -3.906 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.822      ;
; -3.906 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.822      ;
; -3.906 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.822      ;
; -3.906 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.822      ;
; -3.906 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.822      ;
; -3.906 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.822      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.820      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.806      ;
; -3.872 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.792      ;
; -3.869 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.784      ;
; -3.869 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.784      ;
; -3.869 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.784      ;
; -3.869 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.784      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.429 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.230      ; 5.601      ;
; -4.397 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.257      ; 5.596      ;
; -4.146 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.257      ; 5.345      ;
; -4.143 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.257      ; 5.342      ;
; -3.988 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 5.162      ;
; -3.874 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.224      ; 5.040      ;
; -3.810 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.234      ; 4.986      ;
; -3.354 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 4.517      ;
; -3.161 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 4.334      ;
; -3.051 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 4.225      ;
; -2.899 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 4.072      ;
; -2.845 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 4.018      ;
; -2.839 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.224      ; 4.005      ;
; -2.728 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 3.901      ;
; -2.694 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 3.867      ;
; -2.517 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 3.691      ;
; -2.517 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 3.691      ;
; -2.511 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 3.684      ;
; -2.506 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 3.680      ;
; -2.479 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 3.653      ;
; -2.371 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 3.544      ;
; -2.293 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.224      ; 3.459      ;
; -2.273 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.224      ; 3.439      ;
; -2.256 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.230      ; 3.428      ;
; -1.939 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.224      ; 3.105      ;
; -1.911 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.224      ; 3.077      ;
; -1.694 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.224      ; 2.860      ;
; -1.542 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 2.705      ;
; -1.450 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.080     ; 2.312      ;
; -1.424 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 2.249      ;
; -1.412 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.261      ;
; -1.383 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.220      ;
; -1.341 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 2.175      ;
; -1.339 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 2.173      ;
; -1.294 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 2.128      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 2.132      ;
; -1.243 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.092      ;
; -1.235 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.119     ; 2.058      ;
; -1.178 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.116     ; 2.004      ;
; -1.142 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.970      ;
; -1.138 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.987      ;
; -1.131 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.965      ;
; -1.129 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 1.956      ;
; -1.129 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.978      ;
; -1.124 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.094     ; 1.972      ;
; -1.122 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.950      ;
; -1.112 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.961      ;
; -1.108 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.957      ;
; -1.106 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.113     ; 1.935      ;
; -1.102 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.951      ;
; -1.098 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.204      ; 4.254      ;
; -1.089 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.938      ;
; -1.082 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.917      ;
; -1.076 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.925      ;
; -1.069 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.918      ;
; -1.063 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 1.917      ;
; -1.047 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.882      ;
; -1.030 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.865      ;
; -1.028 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.094     ; 1.876      ;
; -1.028 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.863      ;
; -1.028 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.862      ;
; -1.005 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.231      ; 4.188      ;
; -0.998 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.195      ; 4.145      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.817      ;
; -0.948 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 2.122      ;
; -0.948 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 2.122      ;
; -0.946 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.780      ;
; -0.937 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.208      ; 4.097      ;
; -0.935 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 1.772      ;
; -0.928 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 1.765      ;
; -0.914 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.749      ;
; -0.912 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.747      ;
; -0.900 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.747      ;
; -0.890 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.724      ;
; -0.890 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.724      ;
; -0.884 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 1.721      ;
; -0.883 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.204      ; 4.039      ;
; -0.883 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.717      ;
; -0.881 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 1.718      ;
; -0.875 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.722      ;
; -0.874 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.721      ;
; -0.859 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.694      ;
; -0.850 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.109     ; 1.683      ;
; -0.829 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.663      ;
; -0.812 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.647      ;
; -0.788 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.206      ; 3.946      ;
; -0.777 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.612      ;
; -0.749 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.584      ;
; -0.736 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.571      ;
; -0.729 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.564      ;
; -0.727 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.574      ;
; -0.716 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.107     ; 1.551      ;
; -0.708 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.542      ;
; -0.707 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.108     ; 1.541      ;
; -0.642 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.195      ; 3.789      ;
; -0.319 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.381      ; 4.892      ;
; -0.319 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.381      ; 4.892      ;
; -0.319 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.381      ; 4.892      ;
; -0.319 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.381      ; 4.892      ;
; -0.319 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.381      ; 4.892      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.731 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.169     ; 1.984      ;
; -2.690 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.155     ; 1.957      ;
; -2.681 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.164     ; 1.939      ;
; -2.661 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.163     ; 1.920      ;
; -2.638 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.911      ;
; -2.636 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.162     ; 1.896      ;
; -2.626 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.142     ; 1.906      ;
; -2.572 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.162     ; 1.832      ;
; -2.518 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.170     ; 1.770      ;
; -2.485 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.164     ; 1.743      ;
; -2.364 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.141     ; 1.645      ;
; -2.348 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 1.610      ;
; -2.325 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.147     ; 1.600      ;
; -2.324 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.147     ; 1.599      ;
; -2.289 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.141     ; 1.570      ;
; -2.276 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 1.542      ;
; -2.258 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 1.521      ;
; -2.254 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.145     ; 1.531      ;
; -2.244 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.145     ; 1.521      ;
; -2.217 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 1.483      ;
; -2.206 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.155     ; 1.473      ;
; -2.188 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.170     ; 1.440      ;
; -2.177 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 1.443      ;
; -2.160 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.155     ; 1.427      ;
; -2.146 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 1.409      ;
; -2.142 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.142     ; 1.422      ;
; -2.141 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.160     ; 1.403      ;
; -2.119 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.155     ; 1.386      ;
; -2.114 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.170     ; 1.366      ;
; -2.109 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.149     ; 1.382      ;
; -1.956 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 1.222      ;
; -1.953 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 1.216      ;
; -1.921 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 1.187      ;
; -1.898 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.159     ; 1.161      ;
; -1.798 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.155     ; 1.065      ;
; -1.762 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 1.028      ;
; -1.757 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 1.023      ;
; -1.632 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 0.898      ;
; -1.630 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.156     ; 0.896      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -2.075 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -2.049     ; 1.038      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.616 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.276      ; 3.195      ;
; -0.841 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.274      ; 3.468      ;
; -0.832 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.274      ; 3.477      ;
; -0.827 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.273      ; 3.981      ;
; -0.812 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.274      ; 3.997      ;
; -0.749 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.276      ; 3.562      ;
; -0.736 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.274      ; 4.073      ;
; -0.511 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.273      ; 3.797      ;
; -0.352 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.939      ; 3.622      ;
; -0.278 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.939      ; 3.696      ;
; -0.265 ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.854      ; 2.874      ;
; -0.223 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.939      ; 4.251      ;
; -0.212 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.939      ; 4.262      ;
; 0.006  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.961      ; 3.992      ;
; 0.006  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.961      ; 3.992      ;
; 0.006  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.961      ; 3.992      ;
; 0.008  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.961      ; 4.494      ;
; 0.008  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.961      ; 4.494      ;
; 0.008  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.961      ; 4.494      ;
; 0.033  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.851      ; 3.169      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.034  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.505      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.096  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.946      ; 4.067      ;
; 0.098  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.863      ; 3.246      ;
; 0.138  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.861      ; 3.284      ;
; 0.167  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.864      ; 3.316      ;
; 0.169  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.851      ; 3.305      ;
; 0.270  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.861      ; 3.416      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.291  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.960      ; 4.276      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.350  ; lab:inst4|UA:inst100|y[11]                                                                                ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.835      ;
; 0.365  ; lab:inst4|inst42                                                                                          ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.888      ; 3.538      ;
; 0.371  ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.371  ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.372  ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.375  ; USBBridge:inst|DFFE_inst23                                                                                ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.413  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 1.675      ;
; 0.436  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.700      ;
; 0.504  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.630      ; 1.429      ;
; 0.505  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.630      ; 1.430      ;
; 0.516  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 1.442      ;
; 0.529  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 1.791      ;
; 0.530  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 1.792      ;
; 0.534  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 1.460      ;
; 0.534  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.643      ; 1.472      ;
; 0.535  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 1.461      ;
; 0.556  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 1.818      ;
; 0.562  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 1.488      ;
; 0.566  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 1.492      ;
; 0.580  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.643      ; 1.518      ;
; 0.590  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 1.516      ;
; 0.616  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.630      ; 1.541      ;
; 0.617  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 1.879      ;
; 0.642  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.968      ; 1.905      ;
; 0.642  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.968      ; 1.905      ;
; 0.659  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.953      ;
; 0.661  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.955      ;
; 0.661  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.955      ;
; 0.665  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.959      ;
; 0.673  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.968      ;
; 0.678  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.679  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.680  ; USBBridge:inst|DOStrobes[0]                                                                               ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.959      ; 1.934      ;
; 0.681  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.022 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.493      ;
; -0.022 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.493      ;
; -0.022 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.493      ;
; -0.022 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.493      ;
; -0.022 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.493      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.509      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.509      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.240      ; 3.509      ;
; 0.178  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.251      ; 3.704      ;
; 0.178  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.251      ; 3.704      ;
; 0.178  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.251      ; 3.704      ;
; 0.178  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.251      ; 3.704      ;
; 0.178  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.251      ; 3.704      ;
; 0.228  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.251      ; 3.754      ;
; 0.239  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.752      ;
; 0.239  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.752      ;
; 0.239  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.752      ;
; 0.239  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.752      ;
; 0.239  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.752      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.250  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 3.762      ;
; 0.267  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.780      ;
; 0.267  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.780      ;
; 0.267  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.780      ;
; 0.284  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 3.785      ;
; 0.284  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 3.785      ;
; 0.292  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.805      ;
; 0.292  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.805      ;
; 0.299  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.235      ; 3.809      ;
; 0.299  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.235      ; 3.809      ;
; 0.299  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.235      ; 3.809      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.861      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.861      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.861      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.861      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.861      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.238      ; 3.861      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.362  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.250      ; 3.887      ;
; 0.430  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.239      ; 3.944      ;
; 0.432  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.228      ; 3.935      ;
; 0.432  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.228      ; 3.935      ;
; 0.465  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.239      ; 3.979      ;
; 0.465  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.239      ; 3.979      ;
; 0.465  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.239      ; 3.979      ;
; 0.465  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.239      ; 3.979      ;
; 0.474  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.224      ; 3.973      ;
; 0.508  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 4.020      ;
; 0.508  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 4.020      ;
; 0.508  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 4.020      ;
; 0.508  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 4.020      ;
; 0.508  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 4.020      ;
; 0.508  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 4.020      ;
; 0.508  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.237      ; 4.020      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.226      ; 4.039      ;
; 0.596  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.102      ;
; 0.603  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.252      ; 4.130      ;
; 0.603  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.252      ; 4.130      ;
; 0.616  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.233      ; 4.124      ;
; 0.616  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.233      ; 4.124      ;
; 0.616  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.233      ; 4.124      ;
; 0.616  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.233      ; 4.124      ;
; 0.680  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.236      ; 4.191      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.728  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.225      ; 4.228      ;
; 0.857  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.241      ; 4.373      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.862  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.368      ;
; 0.876  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.231      ; 4.382      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.450 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 0.784      ;
; 1.451 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 0.785      ;
; 1.562 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 0.896      ;
; 1.597 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 0.931      ;
; 1.624 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.440     ; 0.959      ;
; 1.717 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 1.051      ;
; 1.740 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.444     ; 1.071      ;
; 1.765 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 1.099      ;
; 1.815 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.444     ; 1.146      ;
; 1.864 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.436     ; 1.203      ;
; 1.872 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.456     ; 1.191      ;
; 1.890 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.444     ; 1.221      ;
; 1.895 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.440     ; 1.230      ;
; 1.903 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.445     ; 1.233      ;
; 1.912 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.428     ; 1.259      ;
; 1.920 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.456     ; 1.239      ;
; 1.924 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.440     ; 1.259      ;
; 1.961 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 1.295      ;
; 1.976 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 1.310      ;
; 1.996 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.440     ; 1.331      ;
; 2.049 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.431     ; 1.393      ;
; 2.059 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.441     ; 1.393      ;
; 2.061 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.431     ; 1.405      ;
; 2.064 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.444     ; 1.395      ;
; 2.090 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.427     ; 1.438      ;
; 2.112 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.434     ; 1.453      ;
; 2.115 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.434     ; 1.456      ;
; 2.146 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.445     ; 1.476      ;
; 2.159 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.427     ; 1.507      ;
; 2.176 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.450     ; 1.501      ;
; 2.218 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.456     ; 1.537      ;
; 2.241 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.448     ; 1.568      ;
; 2.317 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.448     ; 1.644      ;
; 2.329 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.436     ; 1.668      ;
; 2.347 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.450     ; 1.672      ;
; 2.374 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.449     ; 1.700      ;
; 2.395 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.428     ; 1.742      ;
; 2.400 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.442     ; 1.733      ;
; 2.452 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.455     ; 1.772      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 2.551 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.812     ; 0.944      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.974 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.433      ;
; 3.071 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.530      ;
; 3.215 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.674      ;
; 3.315 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.774      ;
; 3.336 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.795      ;
; 3.433 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.892      ;
; 3.436 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.895      ;
; 3.459 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 1.918      ;
; 3.556 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 2.015      ;
; 3.578 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 2.036      ;
; 3.585 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.058      ;
; 3.586 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.059      ;
; 3.591 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.806     ; 2.050      ;
; 3.655 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 2.113      ;
; 3.667 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.139      ;
; 3.688 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.160      ;
; 3.743 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.216      ;
; 3.757 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.230      ;
; 3.805 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.278      ;
; 3.811 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.283      ;
; 3.860 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.333      ;
; 3.910 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.382      ;
; 3.916 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 2.374      ;
; 3.950 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.422      ;
; 3.975 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.448      ;
; 3.991 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.800     ; 2.456      ;
; 4.057 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 2.515      ;
; 4.058 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.530      ;
; 4.058 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.530      ;
; 4.071 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.800     ; 2.536      ;
; 4.088 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.560      ;
; 4.151 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.623      ;
; 4.156 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.628      ;
; 4.159 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 2.617      ;
; 4.174 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.800     ; 2.639      ;
; 4.178 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.650      ;
; 4.218 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.800     ; 2.683      ;
; 4.235 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 2.707      ;
; 4.480 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.147     ; 2.598      ;
; 4.761 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 3.219      ;
; 4.762 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 3.220      ;
; 4.793 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 3.251      ;
; 5.124 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 3.596      ;
; 5.147 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 3.619      ;
; 5.154 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 3.612      ;
; 5.235 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 3.707      ;
; 5.273 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 3.745      ;
; 5.291 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 3.749      ;
; 5.321 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.793     ; 3.793      ;
; 5.327 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 3.785      ;
; 5.571 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.807     ; 4.029      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.307 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.781     ; 2.458      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.298 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -2.805     ; 1.425      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.261 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -2.523     ; 1.670      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.898 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.631     ; 2.189      ;
; -1.471 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.632     ; 1.761      ;
; -1.222 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 2.152      ;
; -1.187 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 2.120      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.315  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.152      ;
; -1.315  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.152      ;
; -1.280  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 2.120      ;
; -1.280  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 2.120      ;
; 997.734 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 2.189      ;
; 997.734 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 2.189      ;
; 998.161 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.761      ;
; 998.161 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.761      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.053 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.980      ;
; 1.053 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.980      ;
; 1.093 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.634      ; 2.022      ;
; 1.093 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.634      ; 2.022      ;
; 1.367 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.662      ;
; 1.367 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.662      ;
; 1.675 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.969      ;
; 1.675 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.969      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.282 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.105      ; 1.662      ;
; 1.589 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.105      ; 1.969      ;
; 1.693 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 1.980      ;
; 1.732 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.075      ; 2.022      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.170 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -1.853     ; 1.582      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.184 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.147     ; 1.302      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.176 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.121     ; 2.320      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.133  ; 0.317        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.134  ; 0.318        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.135  ; 0.319        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.135  ; 0.319        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.135  ; 0.319        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.135  ; 0.319        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.337  ; 0.337        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.337  ; 0.337        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.457  ; 0.673        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.457  ; 0.673        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.434  ; 0.618        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.162  ; 0.378        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.433  ; 0.617        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.548  ; 0.548        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.412 ; 499.628      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.412 ; 499.628      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.413 ; 499.629      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.413 ; 499.629      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                                ;
; 499.413 ; 499.629      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.414 ; 499.630      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.415 ; 499.631      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.415 ; 499.631      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.415 ; 499.631      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.415 ; 499.631      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.415 ; 499.631      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.415 ; 499.631      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.415 ; 499.631      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.457 ; 499.641      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.458 ; 499.642      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.458 ; 499.642      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.458 ; 499.642      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.458 ; 499.642      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.458 ; 499.642      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.458 ; 499.642      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.458 ; 499.642      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.459 ; 499.643      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+-----------------------+-------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 6.001 ; 5.823  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 3.933 ; 4.144  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 6.001 ; 5.823  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.882 ; 2.825  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.513 ; 3.551  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 3.037 ; 3.154  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.354 ; 2.310  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.201 ; 2.329  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 3.265 ; 3.106  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 8.940 ; 11.085 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 8.940 ; 11.085 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 8.819 ; 11.055 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 6.174 ; 6.241  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 5.956 ; 6.163  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 4.777 ; 4.758  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 4.777 ; 4.758  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.532 ; -0.559 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.019 ; -1.170 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -1.501 ; -1.632 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.958 ; -1.094 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.557 ; -1.706 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.798 ; -0.983 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.666 ; -0.707 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.532 ; -0.559 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -1.210 ; -1.259 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 2.033  ; 1.882  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 0.959  ; 0.930  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 2.033  ; 1.882  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -5.457 ; -5.538 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.317 ; -5.517 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 1.380  ; 1.140  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.380  ; 1.140  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.855  ; 7.289  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.855  ; 7.289  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 18.248 ; 17.420 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 14.484 ; 13.898 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 15.193 ; 14.134 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 15.046 ; 14.313 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 14.843 ; 14.186 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 15.294 ; 14.656 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 16.315 ; 15.509 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 16.686 ; 15.862 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 18.248 ; 17.420 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.470  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.105  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.104 ; 12.506 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.859  ; 9.544  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.021 ; 9.645  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.267 ; 10.830 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.560 ; 11.153 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.662 ; 9.979  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.846 ; 11.970 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.591 ; 11.056 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.104 ; 12.506 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.532  ; 8.813  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.532  ; 8.813  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.777  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 18.857 ; 18.304 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.094 ; 13.167 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 18.857 ; 18.304 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.136  ; 7.694  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.050 ; 9.596  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.671  ; 9.272  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.340  ; 7.011  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.090  ; 6.723  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.712  ; 8.484  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.311  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.311  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 16.212 ; 15.708 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.751 ; 14.253 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 16.212 ; 15.708 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 14.901 ; 13.879 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 13.460 ; 12.962 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 15.432 ; 14.387 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 14.768 ; 14.688 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 14.248 ; 13.784 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 14.409 ; 13.630 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.512  ; 5.189  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 12.323 ; 11.124 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 12.323 ; 11.124 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.216 ; 9.633  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 10.216 ; 9.633  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 9.398  ; 8.767  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 9.734  ; 9.263  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 11.790 ; 10.822 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 11.790 ; 10.822 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.272 ; 12.422 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.272 ; 12.422 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 5.961  ; 6.364  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 5.961  ; 6.364  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.328  ; 7.952  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.090  ; 8.434  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 9.707  ; 9.153  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.954  ; 9.391  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.598  ; 9.113  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 10.276 ; 9.713  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.328  ; 7.955  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.351  ; 7.952  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.700  ; 9.427  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.387  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.034  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.520  ; 8.194  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.520  ; 8.196  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.742  ; 8.357  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.653  ; 8.194  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.505  ; 9.101  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.478  ; 8.872  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.901 ; 11.049 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.370 ; 9.763  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.992 ; 11.380 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 7.887  ; 5.253  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.887  ; 8.159  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.253  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.000  ; 5.649  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.406  ; 6.160  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.711  ; 6.985  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.817  ; 6.428  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.144  ; 6.459  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.146  ; 6.445  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.159  ; 5.833  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.000  ; 5.649  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.531  ; 7.305  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.790  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.790  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.491  ; 4.491  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.121  ; 5.121  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.820  ; 4.820  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 4.820  ; 4.820  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.025  ; 5.025  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.392  ; 5.392  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.491  ; 4.491  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.534  ; 4.534  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.820  ; 4.820  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.049  ; 4.739  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 11.917 ; 10.762 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 11.917 ; 10.762 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 9.109  ; 8.499  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 9.834  ; 9.233  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 9.109  ; 8.499  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 9.308  ; 8.864  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 11.317 ; 10.372 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 11.317 ; 10.372 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 12.735 ; 11.908 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 12.735 ; 11.908 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.567 ; 6.434 ; 7.197 ; 7.197 ;
; mode_usb_n ; usb_d[1]    ; 6.242 ; 6.121 ; 6.850 ; 6.850 ;
; mode_usb_n ; usb_d[2]    ; 6.242 ; 6.121 ; 6.850 ; 6.850 ;
; mode_usb_n ; usb_d[3]    ; 6.468 ; 6.335 ; 7.165 ; 7.165 ;
; mode_usb_n ; usb_d[4]    ; 6.850 ; 6.717 ; 7.568 ; 7.568 ;
; mode_usb_n ; usb_d[5]    ; 5.900 ; 5.779 ; 6.459 ; 6.459 ;
; mode_usb_n ; usb_d[6]    ; 5.945 ; 5.824 ; 6.512 ; 6.512 ;
; mode_usb_n ; usb_d[7]    ; 6.242 ; 6.121 ; 6.874 ; 6.874 ;
; mode_usb_n ; usb_rdn     ; 4.467 ; 4.467 ; 4.867 ; 4.734 ;
; mode_usb_n ; usb_wr      ; 4.634 ; 4.634 ; 4.925 ; 4.804 ;
; sw[0]      ; led[0]      ;       ; 4.819 ; 5.103 ;       ;
; sw[1]      ; led[1]      ;       ; 4.626 ; 4.841 ;       ;
; sw[1]      ; usb_d[1]    ; 9.432 ; 8.881 ; 9.676 ; 9.163 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.201 ; 6.201 ; 6.814 ; 6.807 ;
; mode_usb_n ; usb_d[1]    ; 5.900 ; 5.900 ; 6.489 ; 6.485 ;
; mode_usb_n ; usb_d[2]    ; 5.900 ; 5.900 ; 6.489 ; 6.485 ;
; mode_usb_n ; usb_d[3]    ; 6.105 ; 6.105 ; 6.782 ; 6.775 ;
; mode_usb_n ; usb_d[4]    ; 6.472 ; 6.472 ; 7.170 ; 7.163 ;
; mode_usb_n ; usb_d[5]    ; 5.571 ; 5.571 ; 6.113 ; 6.109 ;
; mode_usb_n ; usb_d[6]    ; 5.614 ; 5.614 ; 6.164 ; 6.160 ;
; mode_usb_n ; usb_d[7]    ; 5.900 ; 5.900 ; 6.512 ; 6.508 ;
; mode_usb_n ; usb_rdn     ; 4.191 ; 4.184 ; 4.571 ; 4.571 ;
; mode_usb_n ; usb_wr      ; 4.360 ; 4.356 ; 4.637 ; 4.637 ;
; sw[0]      ; led[0]      ;       ; 4.756 ; 5.030 ;       ;
; sw[1]      ; led[1]      ;       ; 4.571 ; 4.778 ;       ;
; sw[1]      ; usb_d[1]    ; 9.184 ; 8.654 ; 9.422 ; 8.927 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -3.022 ; -3.022        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.822 ; -32.238       ;
; USBBridge:inst|USBRDn                             ; -1.707 ; -129.623      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.985 ; -24.486       ;
; lab:inst4|UA:inst100|y[1]                         ; -0.444 ; -0.444        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.530 ; -9.069        ;
; USBBridge:inst|USBRDn                             ; -0.154 ; -6.056        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.761  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 1.183  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.450  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -1.481 ; -1.481        ;
; lab:inst4|UA:inst100|y[23]                        ; -0.891 ; -0.891        ;
; lab:inst4|UA:inst100|y[24]                        ; -0.852 ; -0.852        ;
; USBBridge:inst|USBRDn                             ; -0.521 ; -0.875        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.091 ; -0.320        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.308 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 0.621 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 1.166 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 1.240 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.730 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.597  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.614 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.022 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 2.637      ;
; -2.932 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 2.547      ;
; -2.842 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 2.457      ;
; -2.682 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 2.297      ;
; -2.616 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.124     ; 2.409      ;
; -2.564 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 2.179      ;
; -2.555 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.294     ; 2.178      ;
; -2.525 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.294     ; 2.148      ;
; -2.516 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 2.138      ;
; -2.502 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 2.124      ;
; -2.481 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 2.096      ;
; -2.475 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 2.090      ;
; -2.458 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 2.080      ;
; -2.267 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 1.882      ;
; -2.257 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 1.872      ;
; -2.232 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 1.847      ;
; -1.955 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.294     ; 1.578      ;
; -1.949 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.571      ;
; -1.912 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.296     ; 1.533      ;
; -1.893 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.515      ;
; -1.880 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.294     ; 1.503      ;
; -1.877 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.499      ;
; -1.877 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.294     ; 1.500      ;
; -1.861 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.296     ; 1.482      ;
; -1.847 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.296     ; 1.468      ;
; -1.829 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.451      ;
; -1.813 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 1.428      ;
; -1.809 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.431      ;
; -1.789 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.294     ; 1.412      ;
; -1.765 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.296     ; 1.386      ;
; -1.762 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.384      ;
; -1.717 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.339      ;
; -1.698 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.320      ;
; -1.674 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.296      ;
; -1.671 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.293      ;
; -1.653 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.275      ;
; -1.643 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.302     ; 1.258      ;
; -1.623 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.245      ;
; -1.609 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.231      ;
; -1.604 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.226      ;
; -1.581 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 1.195      ;
; -1.565 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.295     ; 1.187      ;
; -1.563 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 1.177      ;
; -1.495 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 1.109      ;
; -1.477 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 1.091      ;
; -1.444 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 1.058      ;
; -1.427 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 1.041      ;
; -1.409 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 1.023      ;
; -1.342 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 0.956      ;
; -1.292 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 0.906      ;
; -1.206 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.303     ; 0.820      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.822 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.127     ; 2.622      ;
; -1.802 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.145     ; 2.584      ;
; -1.671 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.127     ; 2.471      ;
; -1.667 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.127     ; 2.467      ;
; -1.565 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 2.348      ;
; -1.527 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 2.307      ;
; -1.454 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.140     ; 2.241      ;
; -1.204 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 1.983      ;
; -1.190 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.973      ;
; -1.189 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.972      ;
; -1.165 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.945      ;
; -1.084 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.867      ;
; -1.083 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.866      ;
; -1.034 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.817      ;
; -1.024 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.807      ;
; -0.989 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.772      ;
; -0.926 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.709      ;
; -0.926 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.709      ;
; -0.914 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.697      ;
; -0.903 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.686      ;
; -0.873 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.656      ;
; -0.846 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.626      ;
; -0.834 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.614      ;
; -0.734 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.145     ; 1.516      ;
; -0.666 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.446      ;
; -0.654 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.434      ;
; -0.546 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.147     ; 1.326      ;
; -0.441 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.148     ; 1.220      ;
; -0.166 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 0.951      ;
; -0.166 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 0.951      ;
; -0.166 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.825      ; 1.928      ;
; -0.158 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.807      ; 1.902      ;
; -0.157 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.046      ; 1.130      ;
; -0.103 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.019      ; 1.049      ;
; -0.102 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.804      ; 1.843      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.077 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.650      ; 2.269      ;
; -0.068 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.812      ; 1.817      ;
; -0.062 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.807      ; 1.806      ;
; -0.059 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 1.021      ;
; -0.032 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.465      ; 2.029      ;
; -0.031 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.026      ; 0.984      ;
; -0.028 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.464      ; 2.024      ;
; -0.026 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.026      ; 0.979      ;
; -0.025 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.026      ; 0.978      ;
; -0.022 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.810      ; 1.769      ;
; -0.002 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 0.972      ;
; 0.001  ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 0.954      ;
; 0.008  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.465      ; 1.989      ;
; 0.011  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.022      ; 0.938      ;
; 0.015  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 0.946      ;
; 0.040  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.016      ; 0.903      ;
; 0.041  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.804      ; 1.700      ;
; 0.058  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.018      ; 0.887      ;
; 0.061  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.018      ; 0.884      ;
; 0.062  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.018      ; 0.883      ;
; 0.062  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 0.900      ;
; 0.064  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 0.890      ;
; 0.066  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.020      ; 0.881      ;
; 0.070  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 0.891      ;
; 0.074  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 0.888      ;
; 0.077  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 0.884      ;
; 0.077  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 0.884      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.081  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.643      ; 2.104      ;
; 0.082  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 0.880      ;
; 0.084  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 0.878      ;
; 0.084  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 0.878      ;
; 0.088  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 0.873      ;
; 0.092  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 0.878      ;
; 0.096  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 0.858      ;
; 0.103  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.026      ; 0.850      ;
; 0.105  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.649      ; 2.086      ;
; 0.105  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.649      ; 2.086      ;
; 0.105  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.649      ; 2.086      ;
; 0.119  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 0.835      ;
; 0.125  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 0.829      ;
; 0.129  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 0.825      ;
; 0.129  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.637      ; 2.040      ;
; 0.136  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 0.826      ;
; 0.152  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.804      ;
; 0.157  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.799      ;
; 0.168  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 0.786      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.707 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.203     ; 1.491      ;
; -1.682 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.203     ; 1.466      ;
; -1.533 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.203     ; 1.317      ;
; -1.503 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.048     ; 2.442      ;
; -1.502 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.118     ; 1.371      ;
; -1.487 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.118     ; 1.356      ;
; -1.479 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.424      ;
; -1.454 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.399      ;
; -1.426 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.203     ; 1.210      ;
; -1.423 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.203     ; 1.207      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.048     ; 2.322      ;
; -1.380 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.329      ;
; -1.380 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.329      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.326      ;
; -1.328 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.118     ; 1.197      ;
; -1.327 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.265      ;
; -1.327 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.265      ;
; -1.327 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.265      ;
; -1.327 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.265      ;
; -1.327 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.265      ;
; -1.327 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.265      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.203     ; 1.107      ;
; -1.322 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.267      ;
; -1.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.262      ;
; -1.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.262      ;
; -1.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.262      ;
; -1.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.262      ;
; -1.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.262      ;
; -1.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.262      ;
; -1.320 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.262      ;
; -1.315 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.258      ;
; -1.308 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.265      ;
; -1.308 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.265      ;
; -1.308 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.265      ;
; -1.308 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.265      ;
; -1.308 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.265      ;
; -1.305 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.250      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.241      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.240      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.240      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.240      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.240      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.240      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.240      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.237      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.237      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.237      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.237      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.237      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.237      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.237      ;
; -1.290 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.233      ;
; -1.288 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.042     ; 2.233      ;
; -1.281 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.203     ; 1.065      ;
; -1.280 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.231      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.278 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.216      ;
; -1.260 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.209      ;
; -1.260 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.209      ;
; -1.255 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.206      ;
; -1.244 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.118     ; 1.113      ;
; -1.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.186      ;
; -1.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.186      ;
; -1.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.186      ;
; -1.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.186      ;
; -1.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.186      ;
; -1.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.186      ;
; -1.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.186      ;
; -1.235 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.177      ;
; -1.235 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.177      ;
; -1.235 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.177      ;
; -1.235 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.177      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.985 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.469     ; 0.923      ;
; -0.985 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.469     ; 0.923      ;
; -0.968 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.468     ; 0.907      ;
; -0.959 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.461     ; 0.905      ;
; -0.940 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.470     ; 0.877      ;
; -0.929 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.454     ; 0.882      ;
; -0.926 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.468     ; 0.865      ;
; -0.918 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.468     ; 0.857      ;
; -0.907 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.462     ; 0.852      ;
; -0.894 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.469     ; 0.832      ;
; -0.809 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.452     ; 0.764      ;
; -0.802 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.462     ; 0.747      ;
; -0.798 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.459     ; 0.746      ;
; -0.779 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.461     ; 0.725      ;
; -0.777 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.461     ; 0.723      ;
; -0.772 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.452     ; 0.727      ;
; -0.750 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.459     ; 0.698      ;
; -0.744 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.455     ; 0.696      ;
; -0.735 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.682      ;
; -0.734 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.455     ; 0.686      ;
; -0.731 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.463     ; 0.675      ;
; -0.727 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.454     ; 0.680      ;
; -0.727 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.468     ; 0.666      ;
; -0.722 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.669      ;
; -0.719 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.462     ; 0.664      ;
; -0.718 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.463     ; 0.662      ;
; -0.705 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.462     ; 0.650      ;
; -0.703 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.650      ;
; -0.699 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.468     ; 0.638      ;
; -0.696 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.459     ; 0.644      ;
; -0.638 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.585      ;
; -0.615 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.459     ; 0.563      ;
; -0.597 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.463     ; 0.541      ;
; -0.595 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.463     ; 0.539      ;
; -0.545 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.492      ;
; -0.535 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.482      ;
; -0.529 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.459     ; 0.477      ;
; -0.469 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.416      ;
; -0.468 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.460     ; 0.415      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -0.444 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -0.983     ; 0.458      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.530 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.947      ; 1.706      ;
; -0.489 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.768      ; 1.568      ;
; -0.486 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.947      ; 1.750      ;
; -0.350 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.960      ; 1.889      ;
; -0.350 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.960      ; 1.889      ;
; -0.350 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.960      ; 1.889      ;
; -0.343 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.763      ; 1.709      ;
; -0.339 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.765      ; 1.715      ;
; -0.334 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.765      ; 1.720      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.318 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.953      ; 1.914      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.200 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 2.040      ;
; -0.111 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.768      ; 1.446      ;
; 0.007  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.603      ;
; 0.009  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.605      ;
; 0.012  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.141      ; 1.327      ;
; 0.016  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.612      ;
; 0.019  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.621      ;
; 0.022  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.618      ;
; 0.024  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.620      ;
; 0.027  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.624      ;
; 0.034  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.630      ;
; 0.042  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.644      ;
; 0.047  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.643      ;
; 0.063  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.659      ;
; 0.073  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.668      ;
; 0.073  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.670      ;
; 0.081  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.683      ;
; 0.086  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.684      ;
; 0.087  ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.683      ;
; 0.087  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.689      ;
; 0.088  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.683      ;
; 0.089  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.684      ;
; 0.090  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.686      ;
; 0.090  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.685      ;
; 0.092  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.688      ;
; 0.093  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.689      ;
; 0.098  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.696      ;
; 0.098  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.694      ;
; 0.102  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.700      ;
; 0.122  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.726      ;
; 0.122  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.718      ;
; 0.128  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.724      ;
; 0.134  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.730      ;
; 0.142  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.738      ;
; 0.142  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.947      ; 1.878      ;
; 0.150  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.746      ;
; 0.155  ; USBBridge:inst|DFFE_inst23                                 ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.156  ; lab:inst4|UA:inst100|pc[5]                                 ; lab:inst4|UA:inst100|pc[5]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[3]                                 ; lab:inst4|UA:inst100|pc[3]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[4]                                 ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.158  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.140      ; 1.472      ;
; 0.163  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.774      ;
; 0.165  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.769      ;
; 0.169  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 0.774      ;
; 0.170  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 0.775      ;
; 0.170  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.774      ;
; 0.173  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.777      ;
; 0.174  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.778      ;
; 0.176  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.780      ;
; 0.176  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.779      ;
; 0.181  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.776      ;
; 0.181  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.785      ;
; 0.187  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.774      ;
; 0.190  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.777      ;
; 0.193  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.143      ; 1.510      ;
; 0.195  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.782      ;
; 0.195  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.784      ;
; 0.197  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.140      ; 1.511      ;
; 0.197  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.947      ; 1.933      ;
; 0.208  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.793      ;
; 0.210  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.147      ; 1.531      ;
; 0.214  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.148      ; 1.536      ;
; 0.222  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.818      ;
; 0.224  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.143      ; 1.541      ;
; 0.228  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.839      ;
; 0.230  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.834      ;
; 0.231  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.827      ;
; 0.238  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.828      ;
; 0.242  ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.838      ;
; 0.247  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.763      ; 1.799      ;
; 0.251  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.847      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.154 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.711      ;
; -0.154 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.711      ;
; -0.154 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.711      ;
; -0.154 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.711      ;
; -0.154 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.711      ;
; -0.153 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.708      ; 1.719      ;
; -0.153 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.708      ; 1.719      ;
; -0.153 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.708      ; 1.719      ;
; -0.153 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.708      ; 1.719      ;
; -0.153 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.708      ; 1.719      ;
; -0.147 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.718      ;
; -0.147 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.718      ;
; -0.147 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.718      ;
; -0.145 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.708      ; 1.727      ;
; -0.139 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.702      ; 1.727      ;
; -0.139 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.702      ; 1.727      ;
; -0.139 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.702      ; 1.727      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.131 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.732      ;
; -0.127 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.737      ;
; -0.127 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.737      ;
; -0.127 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.737      ;
; -0.127 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.737      ;
; -0.127 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.737      ;
; -0.124 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.739      ;
; -0.124 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.739      ;
; -0.124 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.699      ; 1.739      ;
; -0.120 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.737      ;
; -0.120 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.737      ;
; -0.096 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.768      ;
; -0.096 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.768      ;
; -0.061 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.804      ;
; -0.061 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.804      ;
; -0.061 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.804      ;
; -0.061 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.804      ;
; -0.061 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.804      ;
; -0.061 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.701      ; 1.804      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.055 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.707      ; 1.816      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.702      ; 1.814      ;
; -0.036 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.695      ; 1.823      ;
; -0.036 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.695      ; 1.823      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.703      ; 1.861      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.703      ; 1.861      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.703      ; 1.861      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.703      ; 1.861      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.858      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.858      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.858      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.858      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.858      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.858      ;
; -0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.858      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.853      ;
; -0.003 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.689      ; 1.850      ;
; 0.053  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.696      ; 1.913      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.054  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.910      ;
; 0.056  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.694      ; 1.914      ;
; 0.056  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.694      ; 1.914      ;
; 0.056  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.694      ; 1.914      ;
; 0.056  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.694      ; 1.914      ;
; 0.061  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.700      ; 1.925      ;
; 0.079  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.709      ; 1.952      ;
; 0.079  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.709      ; 1.952      ;
; 0.090  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.702      ; 1.956      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.971      ;
; 0.116  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.692      ; 1.972      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.761 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.350      ;
; 0.761 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.350      ;
; 0.808 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.397      ;
; 0.813 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.402      ;
; 0.823 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.074     ; 0.413      ;
; 0.872 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.078     ; 0.458      ;
; 0.875 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.464      ;
; 0.884 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.473      ;
; 0.890 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.078     ; 0.476      ;
; 0.962 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 0.543      ;
; 0.966 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.078     ; 0.552      ;
; 0.970 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.077     ; 0.557      ;
; 0.974 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.069     ; 0.569      ;
; 0.975 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.564      ;
; 0.976 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.076     ; 0.564      ;
; 0.977 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.074     ; 0.567      ;
; 0.983 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.074     ; 0.573      ;
; 0.987 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 0.567      ;
; 0.988 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.075     ; 0.577      ;
; 1.003 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.074     ; 0.593      ;
; 1.004 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.070     ; 0.598      ;
; 1.005 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.078     ; 0.591      ;
; 1.017 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.071     ; 0.610      ;
; 1.030 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.067     ; 0.627      ;
; 1.042 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.074     ; 0.632      ;
; 1.051 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.076     ; 0.639      ;
; 1.053 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.076     ; 0.641      ;
; 1.059 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.068     ; 0.655      ;
; 1.060 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.077     ; 0.647      ;
; 1.116 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 0.696      ;
; 1.125 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.704      ;
; 1.158 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 0.739      ;
; 1.160 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.078     ; 0.746      ;
; 1.182 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.069     ; 0.777      ;
; 1.190 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.769      ;
; 1.190 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.083     ; 0.771      ;
; 1.203 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.077     ; 0.790      ;
; 1.204 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.783      ;
; 1.235 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.084     ; 0.815      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 1.183 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -0.872     ; 0.405      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.450 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.650      ;
; 1.503 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.703      ;
; 1.581 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.781      ;
; 1.635 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.835      ;
; 1.647 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.847      ;
; 1.679 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.879      ;
; 1.700 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.900      ;
; 1.713 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.913      ;
; 1.764 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.964      ;
; 1.766 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.966      ;
; 1.768 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 0.968      ;
; 1.779 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 0.987      ;
; 1.781 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 0.989      ;
; 1.796 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 0.997      ;
; 1.825 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.032      ;
; 1.837 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.044      ;
; 1.851 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.786     ; 1.219      ;
; 1.862 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.070      ;
; 1.863 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.071      ;
; 1.878 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.086      ;
; 1.904 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.111      ;
; 1.915 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.954     ; 1.115      ;
; 1.927 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.135      ;
; 1.945 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.152      ;
; 1.972 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.179      ;
; 1.980 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.188      ;
; 1.994 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.195      ;
; 1.996 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.204      ;
; 1.998 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.199      ;
; 2.037 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.244      ;
; 2.043 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.250      ;
; 2.045 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.253      ;
; 2.053 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.260      ;
; 2.080 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.288      ;
; 2.089 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.296      ;
; 2.089 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.296      ;
; 2.102 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.309      ;
; 2.117 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.325      ;
; 2.125 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.332      ;
; 2.406 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.607      ;
; 2.414 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.615      ;
; 2.424 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.625      ;
; 2.564 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.771      ;
; 2.590 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.797      ;
; 2.592 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.793      ;
; 2.631 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.839      ;
; 2.633 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.946     ; 1.841      ;
; 2.644 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.845      ;
; 2.656 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.947     ; 1.863      ;
; 2.668 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.869      ;
; 2.761 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.953     ; 1.962      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.481 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.106     ; 1.292      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.891 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -1.117     ; 0.691      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.852 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -0.932     ; 0.837      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.521 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.412     ; 1.016      ;
; -0.354 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.412     ; 0.849      ;
; -0.095 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.046      ;
; -0.073 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.024      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.091  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.046      ;
; -0.091  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.046      ;
; -0.069  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.024      ;
; -0.069  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.024      ;
; 998.923 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.016      ;
; 998.923 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.016      ;
; 999.090 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.849      ;
; 999.090 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.849      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.308 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.904      ;
; 0.308 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.904      ;
; 0.314 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.910      ;
; 0.314 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.910      ;
; 0.605 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
; 0.605 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
; 0.748 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.900      ;
; 0.748 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.900      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.621 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.028     ; 0.757      ;
; 0.763 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.027     ; 0.900      ;
; 0.763 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.037      ; 0.904      ;
; 0.770 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.910      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.166 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -0.587     ; 0.733      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.240 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -0.780     ; 0.614      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.730 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.769     ; 1.115      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.413  ; 0.597        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.413  ; 0.597        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.413  ; 0.597        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.615 ; 499.831      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.616 ; 499.832      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.655 ; 499.839      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.655 ; 499.839      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 2.872 ; 3.610 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 2.099 ; 2.750 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 2.872 ; 3.610 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 1.489 ; 2.162 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 1.835 ; 2.634 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 1.673 ; 2.475 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 1.258 ; 1.915 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 1.268 ; 1.945 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 1.648 ; 2.345 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 5.147 ; 5.011 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 5.147 ; 5.011 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 5.100 ; 4.968 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 3.251 ; 3.915 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 3.225 ; 3.932 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 2.078 ; 2.494 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 2.078 ; 2.494 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.405 ; -0.966 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.711 ; -1.352 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.925 ; -1.567 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.646 ; -1.233 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.926 ; -1.585 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.576 ; -1.179 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.469 ; -1.059 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.405 ; -0.966 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.689 ; -1.307 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 0.651  ; 0.346  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 0.220  ; -0.171 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 0.651  ; 0.346  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -2.885 ; -3.539 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -2.889 ; -3.582 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 0.675  ; 0.358  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 0.675  ; 0.358  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.593 ; 3.415 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.593 ; 3.415 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.655 ; 9.016 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 6.717 ; 6.972 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 6.837 ; 7.222 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 7.014 ; 7.209 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 6.926 ; 7.095 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 7.193 ; 7.482 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 7.632 ; 8.002 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 7.706 ; 7.997 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.655 ; 9.016 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.135 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.253 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.475 ; 6.793 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.864 ; 4.980 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.882 ; 5.084 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.433 ; 5.561 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.600 ; 5.808 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.087 ; 5.382 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.042 ; 6.388 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.537 ; 5.820 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.475 ; 6.793 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.094 ; 3.953 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.094 ; 3.953 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.561 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 9.005 ; 9.260 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.150 ; 6.501 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.005 ; 9.260 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.667 ; 3.814 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.703 ; 4.728 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.565 ; 4.593 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.352 ; 3.438 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.236 ; 3.335 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.239 ; 4.369 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.773 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.773 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 7.997 ; 8.211 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.071 ; 7.427 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.997 ; 8.211 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.835 ; 7.255 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.452 ; 6.584 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.055 ; 7.563 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.175 ; 7.173 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.847 ; 7.025 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 6.924 ; 7.343 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.531 ; 2.685 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.491 ; 5.920 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.491 ; 5.920 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.726 ; 5.036 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 4.726 ; 5.036 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.260 ; 4.551 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 4.512 ; 4.700 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 5.282 ; 5.723 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 5.282 ; 5.723 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 6.061 ; 6.581 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 6.061 ; 6.581 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.183 ; 3.016 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.183 ; 3.016 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.935 ; 4.063 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.122 ; 4.356 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.510 ; 4.688 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.582 ; 4.771 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.467 ; 4.656 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.749 ; 4.975 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.935 ; 4.063 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 3.935 ; 4.067 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.822 ; 4.993 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.101 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.215 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.199 ; 4.335 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.199 ; 4.335 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.291 ; 4.454 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.208 ; 4.353 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.606 ; 4.810 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.580 ; 4.775 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.595 ; 5.939 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.953 ; 5.197 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.945 ; 6.243 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.756 ; 2.290 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.756 ; 3.620 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.290 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.665 ; 2.772 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.937 ; 3.022 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.361 ; 3.529 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.048 ; 3.160 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.083 ; 3.274 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.103 ; 3.252 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.765 ; 2.870 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.665 ; 2.772 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.652 ; 3.800 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.493 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.493 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.318 ; 2.318 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.655 ; 2.655 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.499 ; 2.499 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.499 ; 2.499 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.605 ; 2.605 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.744 ; 2.744 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.318 ; 2.318 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.328 ; 2.328 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.488 ; 2.488 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.284 ; 2.433 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.317 ; 5.730 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.317 ; 5.730 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.135 ; 4.415 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 4.554 ; 4.833 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.135 ; 4.415 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 4.291 ; 4.477 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 5.079 ; 5.496 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 5.079 ; 5.496 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.828 ; 6.320 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.828 ; 6.320 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.445 ; 4.445 ; 4.646 ; 4.643 ;
; mode_usb_n ; usb_d[1]    ; 4.275 ; 4.275 ; 4.485 ; 4.481 ;
; mode_usb_n ; usb_d[2]    ; 4.275 ; 4.275 ; 4.485 ; 4.481 ;
; mode_usb_n ; usb_d[3]    ; 4.418 ; 4.418 ; 4.593 ; 4.590 ;
; mode_usb_n ; usb_d[4]    ; 4.593 ; 4.593 ; 4.739 ; 4.736 ;
; mode_usb_n ; usb_d[5]    ; 4.072 ; 4.072 ; 4.297 ; 4.293 ;
; mode_usb_n ; usb_d[6]    ; 4.091 ; 4.091 ; 4.308 ; 4.304 ;
; mode_usb_n ; usb_d[7]    ; 4.273 ; 4.273 ; 4.475 ; 4.471 ;
; mode_usb_n ; usb_rdn     ; 3.299 ; 3.296 ; 3.595 ; 3.595 ;
; mode_usb_n ; usb_wr      ; 3.391 ; 3.387 ; 3.668 ; 3.668 ;
; sw[0]      ; led[0]      ;       ; 2.551 ; 2.830 ;       ;
; sw[1]      ; led[1]      ;       ; 2.431 ; 2.725 ;       ;
; sw[1]      ; usb_d[1]    ; 4.508 ; 4.743 ; 4.750 ; 5.004 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.594 ; 3.528 ; 3.735 ; 3.735 ;
; mode_usb_n ; usb_d[1]    ; 3.421 ; 3.363 ; 3.579 ; 3.579 ;
; mode_usb_n ; usb_d[2]    ; 3.421 ; 3.363 ; 3.579 ; 3.579 ;
; mode_usb_n ; usb_d[3]    ; 3.569 ; 3.503 ; 3.685 ; 3.685 ;
; mode_usb_n ; usb_d[4]    ; 3.736 ; 3.670 ; 3.824 ; 3.824 ;
; mode_usb_n ; usb_d[5]    ; 3.225 ; 3.167 ; 3.398 ; 3.398 ;
; mode_usb_n ; usb_d[6]    ; 3.243 ; 3.185 ; 3.408 ; 3.408 ;
; mode_usb_n ; usb_d[7]    ; 3.419 ; 3.361 ; 3.568 ; 3.568 ;
; mode_usb_n ; usb_rdn     ; 2.427 ; 2.427 ; 2.793 ; 2.727 ;
; mode_usb_n ; usb_wr      ; 2.513 ; 2.513 ; 2.851 ; 2.793 ;
; sw[0]      ; led[0]      ;       ; 2.515 ; 2.798 ;       ;
; sw[1]      ; led[1]      ;       ; 2.400 ; 2.698 ;       ;
; sw[1]      ; usb_d[1]    ; 4.395 ; 4.620 ; 4.642 ; 4.886 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.122   ; -1.616  ; -4.560   ; 0.308   ; -1.487              ;
;  USBBridge:inst|USBRDn                             ; -5.370   ; -0.154  ; -2.132   ; 0.621   ; -1.487              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.836   ; 0.761   ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 19.597              ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -5.088   ; -1.616  ; -1.540   ; 0.308   ; 499.412             ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.122   ; 1.450   ; -4.560   ; 1.730   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -2.313   ; 1.183   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.498   ; 1.240   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -3.458   ; 1.166   ; -1.487              ;
; Design-wide TNS                                    ; -694.421 ; -15.125 ; -21.467  ; 0.0     ; -226.024            ;
;  USBBridge:inst|USBRDn                             ; -440.212 ; -6.056  ; -3.885   ; 0.000   ; -172.492            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -75.206  ; 0.000   ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -168.568 ; -9.069  ; -6.066   ; 0.000   ; 0.000               ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.122   ; 0.000   ; -4.560   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -2.313   ; 0.000   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.498   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -3.458   ; 0.000   ; -1.487              ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 6.471  ; 6.564  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.351  ; 4.696  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 6.471  ; 6.564  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 3.202  ; 3.314  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.872  ; 4.152  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 3.410  ; 3.672  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.648  ; 2.758  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.501  ; 2.781  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 3.609  ; 3.667  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 10.188 ; 11.518 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 10.188 ; 11.518 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 10.062 ; 11.467 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 6.880  ; 7.144  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.656  ; 7.024  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 4.989  ; 4.965  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 4.989  ; 4.965  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.405 ; -0.559 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.711 ; -1.170 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.925 ; -1.567 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.646 ; -1.094 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.926 ; -1.585 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.576 ; -0.983 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.469 ; -0.707 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.405 ; -0.559 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.689 ; -1.259 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 2.033  ; 1.934  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 0.959  ; 0.930  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 2.033  ; 1.934  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -2.885 ; -3.539 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -2.889 ; -3.582 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 1.495  ; 1.344  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.495  ; 1.344  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 7.273  ; 7.555  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.273  ; 7.555  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 18.938 ; 18.481 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 15.122 ; 14.818 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 15.821 ; 15.240 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 15.681 ; 15.224 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.458 ; 15.048 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 16.015 ; 15.640 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 16.991 ; 16.573 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 17.375 ; 16.882 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 18.938 ; 18.481 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.522  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.301  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.755 ; 13.474 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.504 ; 10.331 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.597 ; 10.434 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.862 ; 11.606 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.195 ; 12.002 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.235 ; 10.830 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.507 ; 13.059 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.243 ; 12.006 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.755 ; 13.474 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.857  ; 9.035  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.857  ; 9.035  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.795  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 19.737 ; 19.441 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.545 ; 14.040 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 19.737 ; 19.441 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.244  ; 7.936  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.368 ; 10.063 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.992  ; 9.697  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.443  ; 7.232  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.265  ; 6.933  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.850  ; 8.678  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.474  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.474  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 17.018 ; 16.722 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.497 ; 15.291 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 17.018 ; 16.722 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.593 ; 14.923 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 14.177 ; 13.871 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 16.145 ; 15.559 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 15.685 ; 15.638 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 14.997 ; 14.686 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 14.987 ; 14.580 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.545  ; 5.347  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 12.709 ; 12.030 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 12.709 ; 12.030 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.660 ; 10.343 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 10.660 ; 10.343 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 9.738  ; 9.377  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 10.178 ; 9.865  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 12.236 ; 11.673 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 12.236 ; 11.673 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.826 ; 13.407 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.826 ; 13.407 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.183 ; 3.016 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.183 ; 3.016 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.935 ; 4.063 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.122 ; 4.356 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.510 ; 4.688 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.582 ; 4.771 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.467 ; 4.656 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.749 ; 4.975 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.935 ; 4.063 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 3.935 ; 4.067 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.822 ; 4.993 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.101 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.215 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.199 ; 4.335 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.199 ; 4.335 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.291 ; 4.454 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.208 ; 4.353 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.606 ; 4.810 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.580 ; 4.775 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.595 ; 5.939 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.953 ; 5.197 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.945 ; 6.243 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.756 ; 2.290 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.756 ; 3.620 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.290 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.665 ; 2.772 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.937 ; 3.022 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.361 ; 3.529 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.048 ; 3.160 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.083 ; 3.274 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.103 ; 3.252 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.765 ; 2.870 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.665 ; 2.772 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.652 ; 3.800 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.493 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.493 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.318 ; 2.318 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.655 ; 2.655 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.499 ; 2.499 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.499 ; 2.499 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.605 ; 2.605 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.744 ; 2.744 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.318 ; 2.318 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.328 ; 2.328 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.488 ; 2.488 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.284 ; 2.433 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.317 ; 5.730 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.317 ; 5.730 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.135 ; 4.415 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 4.554 ; 4.833 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.135 ; 4.415 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 4.291 ; 4.477 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 5.079 ; 5.496 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 5.079 ; 5.496 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.828 ; 6.320 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.828 ; 6.320 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.323 ; 7.186 ; 7.758 ; 7.758 ;
; mode_usb_n ; usb_d[1]    ; 6.977 ; 6.846 ; 7.388 ; 7.388 ;
; mode_usb_n ; usb_d[2]    ; 6.977 ; 6.846 ; 7.388 ; 7.388 ;
; mode_usb_n ; usb_d[3]    ; 7.220 ; 7.083 ; 7.706 ; 7.706 ;
; mode_usb_n ; usb_d[4]    ; 7.655 ; 7.518 ; 8.102 ; 8.102 ;
; mode_usb_n ; usb_d[5]    ; 6.604 ; 6.473 ; 6.977 ; 6.977 ;
; mode_usb_n ; usb_d[6]    ; 6.657 ; 6.526 ; 7.021 ; 7.021 ;
; mode_usb_n ; usb_d[7]    ; 6.991 ; 6.860 ; 7.408 ; 7.408 ;
; mode_usb_n ; usb_rdn     ; 5.041 ; 5.041 ; 5.312 ; 5.175 ;
; mode_usb_n ; usb_wr      ; 5.220 ; 5.220 ; 5.381 ; 5.250 ;
; sw[0]      ; led[0]      ;       ; 5.023 ; 5.167 ;       ;
; sw[1]      ; led[1]      ;       ; 4.796 ; 4.892 ;       ;
; sw[1]      ; usb_d[1]    ; 9.817 ; 9.471 ; 9.933 ; 9.630 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.594 ; 3.528 ; 3.735 ; 3.735 ;
; mode_usb_n ; usb_d[1]    ; 3.421 ; 3.363 ; 3.579 ; 3.579 ;
; mode_usb_n ; usb_d[2]    ; 3.421 ; 3.363 ; 3.579 ; 3.579 ;
; mode_usb_n ; usb_d[3]    ; 3.569 ; 3.503 ; 3.685 ; 3.685 ;
; mode_usb_n ; usb_d[4]    ; 3.736 ; 3.670 ; 3.824 ; 3.824 ;
; mode_usb_n ; usb_d[5]    ; 3.225 ; 3.167 ; 3.398 ; 3.398 ;
; mode_usb_n ; usb_d[6]    ; 3.243 ; 3.185 ; 3.408 ; 3.408 ;
; mode_usb_n ; usb_d[7]    ; 3.419 ; 3.361 ; 3.568 ; 3.568 ;
; mode_usb_n ; usb_rdn     ; 2.427 ; 2.427 ; 2.793 ; 2.727 ;
; mode_usb_n ; usb_wr      ; 2.513 ; 2.513 ; 2.851 ; 2.793 ;
; sw[0]      ; led[0]      ;       ; 2.515 ; 2.798 ;       ;
; sw[1]      ; led[1]      ;       ; 2.400 ; 2.698 ;       ;
; sw[1]      ; usb_d[1]    ; 4.395 ; 4.620 ; 4.642 ; 4.886 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 529      ; 372      ; 952      ; 1924     ;
; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 126      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 25       ; 122      ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 39       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 529      ; 372      ; 952      ; 1924     ;
; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 126      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 25       ; 122      ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 39       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 178   ; 178  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 319   ; 319  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 10 09:29:06 2019
Info: Command: quartus_sta lab -c lab
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "ALUUAPR" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALUUAPR -section_id Top was ignored
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst4|inst50~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[1] lab:inst4|UA:inst100|y[1]
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[23] lab:inst4|UA:inst100|y[23]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[11] lab:inst4|UA:inst100|y[11]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[24] lab:inst4|UA:inst100|y[24]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.122
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.122        -8.122 lab:inst4|UA:inst100|y[11] 
    Info:    -5.370      -440.212 USBBridge:inst|USBRDn 
    Info:    -5.088      -168.568 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.836       -75.206 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -2.313        -2.313 lab:inst4|UA:inst100|y[1] 
Info: Worst-case hold slack is -1.392
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.392        -5.595 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.074        -0.532 USBBridge:inst|USBRDn 
    Info:     1.400         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.740         0.000 lab:inst4|UA:inst100|y[1] 
    Info:     3.239         0.000 lab:inst4|UA:inst100|y[11] 
Info: Worst-case recovery slack is -4.560
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.560        -4.560 lab:inst4|UA:inst100|y[11] 
    Info:    -3.498        -3.498 lab:inst4|UA:inst100|y[23] 
    Info:    -3.458        -3.458 lab:inst4|UA:inst100|y[24] 
    Info:    -2.132        -3.885 USBBridge:inst|USBRDn 
    Info:    -1.540        -6.066 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.111
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.111         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.416         0.000 USBBridge:inst|USBRDn 
    Info:     3.228         0.000 lab:inst4|UA:inst100|y[24] 
    Info:     3.260         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     4.344         0.000 lab:inst4|UA:inst100|y[11] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.929         0.000 clk_25mhz 
    Info:   499.569         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.395
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.395        -7.395 lab:inst4|UA:inst100|y[11] 
    Info:    -4.997      -411.296 USBBridge:inst|USBRDn 
    Info:    -4.429      -145.958 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.731       -72.460 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -2.075        -2.075 lab:inst4|UA:inst100|y[1] 
Info: Worst-case hold slack is -1.616
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.616        -5.011 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.022        -0.128 USBBridge:inst|USBRDn 
    Info:     1.450         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.551         0.000 lab:inst4|UA:inst100|y[1] 
    Info:     2.974         0.000 lab:inst4|UA:inst100|y[11] 
Info: Worst-case recovery slack is -4.307
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.307        -4.307 lab:inst4|UA:inst100|y[11] 
    Info:    -3.298        -3.298 lab:inst4|UA:inst100|y[23] 
    Info:    -3.261        -3.261 lab:inst4|UA:inst100|y[24] 
    Info:    -1.898        -3.369 USBBridge:inst|USBRDn 
    Info:    -1.315        -5.190 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.053
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.053         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.282         0.000 USBBridge:inst|USBRDn 
    Info:     3.170         0.000 lab:inst4|UA:inst100|y[24] 
    Info:     3.184         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     4.176         0.000 lab:inst4|UA:inst100|y[11] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.917         0.000 clk_25mhz 
    Info:   499.412         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.022
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.022        -3.022 lab:inst4|UA:inst100|y[11] 
    Info:    -1.822       -32.238 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.707      -129.623 USBBridge:inst|USBRDn 
    Info:    -0.985       -24.486 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -0.444        -0.444 lab:inst4|UA:inst100|y[1] 
Info: Worst-case hold slack is -0.530
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.530        -9.069 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.154        -6.056 USBBridge:inst|USBRDn 
    Info:     0.761         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     1.183         0.000 lab:inst4|UA:inst100|y[1] 
    Info:     1.450         0.000 lab:inst4|UA:inst100|y[11] 
Info: Worst-case recovery slack is -1.481
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.481        -1.481 lab:inst4|UA:inst100|y[11] 
    Info:    -0.891        -0.891 lab:inst4|UA:inst100|y[23] 
    Info:    -0.852        -0.852 lab:inst4|UA:inst100|y[24] 
    Info:    -0.521        -0.875 USBBridge:inst|USBRDn 
    Info:    -0.091        -0.320 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.308
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.308         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.621         0.000 USBBridge:inst|USBRDn 
    Info:     1.166         0.000 lab:inst4|UA:inst100|y[24] 
    Info:     1.240         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     1.730         0.000 lab:inst4|UA:inst100|y[11] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[11] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[1] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[23] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[24] 
    Info:    19.597         0.000 clk_25mhz 
    Info:   499.614         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Tue Dec 10 09:29:13 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


=======
TimeQuest Timing Analyzer report for lab
Sat Dec 14 11:25:16 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 11. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 14. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 15. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 17. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 18. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 19. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 20. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 21. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 22. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 23. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 24. Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 27. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 28. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 29. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Slow 1200mV 85C Model Metastability Report
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 52. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 53. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 55. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 56. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 58. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 59. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 60. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 61. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 62. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 63. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 64. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 65. Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 68. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 69. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 70. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Propagation Delay
 84. Minimum Propagation Delay
 85. Slow 1200mV 0C Model Metastability Report
 86. Fast 1200mV 0C Model Setup Summary
 87. Fast 1200mV 0C Model Hold Summary
 88. Fast 1200mV 0C Model Recovery Summary
 89. Fast 1200mV 0C Model Removal Summary
 90. Fast 1200mV 0C Model Minimum Pulse Width Summary
 91. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 92. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 93. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 95. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 96. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 98. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 99. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
100. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
101. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
102. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
103. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
104. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
105. Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
108. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
109. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
110. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
119. Setup Times
120. Hold Times
121. Clock to Output Times
122. Minimum Clock to Output Times
123. Propagation Delay
124. Minimum Propagation Delay
125. Fast 1200mV 0C Model Metastability Report
126. Multicorner Timing Analysis Summary
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Progagation Delay
132. Minimum Progagation Delay
133. Board Trace Model Assignments
134. Input Transition Times
135. Slow Corner Signal Integrity Metrics
136. Fast Corner Signal Integrity Metrics
137. Setup Transfers
138. Hold Transfers
139. Recovery Transfers
140. Removal Transfers
141. Report TCCS
142. Report RSKM
143. Unconstrained Paths
144. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; lab                                                            ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; lab:inst4|UA:inst100|y[1]                         ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[1] }                         ;
; lab:inst4|UA:inst100|y[11]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[11] }                        ;
; lab:inst4|UA:inst100|y[23]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[23] }                        ;
; lab:inst4|UA:inst100|y[24]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[24] }                        ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 33.34 MHz  ; 33.34 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 164.37 MHz ; 164.37 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -8.271 ; -8.271        ;
; USBBridge:inst|USBRDn                             ; -5.084 ; -453.421      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -3.640 ; -141.991      ;
; lab:inst4|UA:inst100|y[1]                         ; -3.129 ; -3.129        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.531 ; -69.404       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.235 ; -11.943       ;
; USBBridge:inst|USBRDn                             ; -0.064 ; -0.968        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.220  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.220  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 3.518  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -4.739 ; -4.739        ;
; lab:inst4|UA:inst100|y[11]                        ; -4.147 ; -4.147        ;
; lab:inst4|UA:inst100|y[23]                        ; -3.587 ; -3.587        ;
; USBBridge:inst|USBRDn                             ; -2.314 ; -4.278        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.268 ; -4.756        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.757 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.674 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 3.395 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.995 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 4.623 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.929  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.580 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -8.271 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 6.407      ;
; -8.152 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.933     ; 6.150      ;
; -7.868 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 6.004      ;
; -7.864 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.783     ; 6.012      ;
; -7.861 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.783     ; 6.009      ;
; -6.911 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 5.046      ;
; -6.395 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 4.531      ;
; -6.326 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 4.462      ;
; -6.159 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 4.295      ;
; -6.112 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 4.266      ;
; -6.042 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 4.177      ;
; -5.825 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.961      ;
; -5.812 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.948      ;
; -5.703 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.839      ;
; -5.688 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.824      ;
; -5.681 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.817      ;
; -5.677 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.813      ;
; -5.638 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.774      ;
; -5.633 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.769      ;
; -5.602 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.738      ;
; -5.550 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 3.685      ;
; -5.504 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.640      ;
; -5.496 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.632      ;
; -5.486 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.622      ;
; -5.478 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.614      ;
; -5.369 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 3.504      ;
; -5.317 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 3.452      ;
; -5.301 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.437      ;
; -5.257 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 3.392      ;
; -5.178 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.314      ;
; -5.114 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 3.249      ;
; -5.103 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.239      ;
; -5.028 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.164      ;
; -4.975 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 3.111      ;
; -4.968 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 3.103      ;
; -4.879 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 3.014      ;
; -4.843 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.795     ; 2.979      ;
; -4.831 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.985      ;
; -4.732 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 2.867      ;
; -4.675 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 2.810      ;
; -4.586 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.796     ; 2.721      ;
; -4.520 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.674      ;
; -4.508 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.662      ;
; -4.425 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.579      ;
; -4.361 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.515      ;
; -4.276 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.430      ;
; -4.131 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.285      ;
; -4.070 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.224      ;
; -3.989 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 2.143      ;
; -3.843 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 1.997      ;
; -3.692 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.777     ; 1.846      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -5.084 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.294     ; 3.791      ;
; -5.012 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 3.382      ;
; -4.961 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 3.331      ;
; -4.936 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 3.306      ;
; -4.829 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.294     ; 3.536      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.803 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.721      ;
; -4.775 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 3.145      ;
; -4.752 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 3.122      ;
; -4.742 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 3.112      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.696 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.614      ;
; -4.691 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 5.599      ;
; -4.691 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 5.599      ;
; -4.617 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.090     ; 5.528      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.511      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.511      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.511      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.511      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.511      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.511      ;
; -4.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.511      ;
; -4.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.515      ;
; -4.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 2.890      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.404      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.404      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.404      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.404      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.404      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.404      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.404      ;
; -4.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.408      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.459 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.365      ;
; -4.436 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 5.344      ;
; -4.436 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 5.344      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.351      ;
; -4.426 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.294     ; 3.133      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.419 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.338      ;
; -4.411 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.631     ; 2.781      ;
; -4.395 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.294     ; 3.102      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.375 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.293      ;
; -4.370 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.294     ; 3.077      ;
; -4.362 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.090     ; 5.273      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.095     ; 5.258      ;
; -4.332 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.252      ;
; -4.332 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.252      ;
; -4.332 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.252      ;
; -4.332 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.252      ;
; -4.332 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.252      ;
; -4.312 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.231      ;
; -4.312 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.231      ;
; -4.312 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.231      ;
; -4.312 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.231      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.640 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.302      ; 4.883      ;
; -3.574 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.302      ; 4.817      ;
; -3.535 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 4.792      ;
; -3.350 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 4.607      ;
; -3.348 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 4.602      ;
; -3.337 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.325      ; 4.603      ;
; -3.203 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.302      ; 4.446      ;
; -2.791 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 4.048      ;
; -2.787 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.302      ; 4.030      ;
; -2.787 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.302      ; 4.030      ;
; -2.476 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 3.730      ;
; -2.402 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.319      ; 3.662      ;
; -2.378 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 3.635      ;
; -2.327 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 3.581      ;
; -2.221 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 3.475      ;
; -2.093 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 3.181      ;
; -2.053 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 3.307      ;
; -2.002 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 3.256      ;
; -1.984 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.302      ; 5.237      ;
; -1.970 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 3.082      ;
; -1.920 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.317      ; 3.178      ;
; -1.914 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 3.026      ;
; -1.874 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.128      ;
; -1.873 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.985      ;
; -1.871 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.289      ; 5.111      ;
; -1.823 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.174      ; 2.938      ;
; -1.802 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 3.056      ;
; -1.785 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.313      ; 3.039      ;
; -1.784 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.038      ;
; -1.760 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.326      ; 3.027      ;
; -1.750 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.862      ;
; -1.741 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.136      ; 2.818      ;
; -1.740 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.997      ;
; -1.739 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.996      ;
; -1.700 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.302      ; 2.943      ;
; -1.672 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 2.760      ;
; -1.663 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.302      ; 2.906      ;
; -1.661 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.762      ;
; -1.632 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.733      ;
; -1.610 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.317      ; 2.868      ;
; -1.610 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.317      ; 2.868      ;
; -1.600 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.701      ;
; -1.597 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.709      ;
; -1.590 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.144      ; 2.675      ;
; -1.587 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.699      ;
; -1.585 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 2.673      ;
; -1.582 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.694      ;
; -1.579 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.161      ; 2.681      ;
; -1.569 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.681      ;
; -1.561 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.136      ; 2.638      ;
; -1.556 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.144      ; 2.641      ;
; -1.535 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.319      ; 2.795      ;
; -1.523 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.635      ;
; -1.439 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 2.509      ;
; -1.422 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.534      ;
; -1.404 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.505      ;
; -1.402 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.184      ; 2.527      ;
; -1.356 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.457      ;
; -1.318 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.419      ;
; -1.277 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.174      ; 2.392      ;
; -1.257 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.306      ; 4.514      ;
; -1.243 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.143      ; 2.327      ;
; -1.240 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.341      ;
; -1.238 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.495      ;
; -1.230 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 2.318      ;
; -1.219 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.320      ;
; -1.208 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.304      ; 4.463      ;
; -1.192 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.293      ;
; -1.180 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.136      ; 2.257      ;
; -1.166 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.267      ;
; -1.096 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.163      ; 2.200      ;
; -1.074 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 2.148      ;
; -1.035 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.136      ;
; -1.022 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.163      ; 2.126      ;
; -1.019 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.140      ; 2.100      ;
; -0.977 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.078      ;
; -0.960 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 2.048      ;
; -0.901 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 2.002      ;
; -0.897 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 2.009      ;
; -0.868 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 1.980      ;
; -0.865 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.966      ;
; -0.759 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.161      ; 1.861      ;
; -0.717 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 1.829      ;
; -0.717 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 1.829      ;
; -0.695 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.171      ; 1.807      ;
; -0.626 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.727      ;
; -0.594 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.289      ; 3.834      ;
; -0.580 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.681      ;
; -0.578 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.679      ;
; -0.570 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.671      ;
; -0.569 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.670      ;
; -0.566 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.667      ;
; -0.538 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.289      ; 3.778      ;
; -0.534 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.635      ;
; -0.523 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.160      ; 1.624      ;
; -0.381 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 1.637      ;
; 0.002  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.730      ; 4.440      ;
; 0.002  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.730      ; 4.440      ;
; 0.002  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.730      ; 4.440      ;
; 0.002  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.730      ; 4.440      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -3.129 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -2.098     ; 2.042      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.531 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.941     ; 2.011      ;
; -2.528 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.928     ; 2.021      ;
; -2.516 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.894     ; 2.043      ;
; -2.459 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.894     ; 1.986      ;
; -2.358 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.913     ; 1.866      ;
; -2.337 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.941     ; 1.817      ;
; -2.335 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.830      ;
; -2.324 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.913     ; 1.832      ;
; -2.226 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.721      ;
; -2.225 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.927     ; 1.719      ;
; -2.203 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.928     ; 1.696      ;
; -2.200 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.695      ;
; -2.199 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.694      ;
; -2.199 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.694      ;
; -2.170 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.908     ; 1.683      ;
; -2.168 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.663      ;
; -2.145 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.913     ; 1.653      ;
; -2.139 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.913     ; 1.647      ;
; -2.138 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.909     ; 1.650      ;
; -2.135 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.909     ; 1.647      ;
; -2.130 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.894     ; 1.657      ;
; -2.121 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.894     ; 1.648      ;
; -2.116 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.908     ; 1.629      ;
; -2.115 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.927     ; 1.609      ;
; -2.115 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.927     ; 1.609      ;
; -2.106 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.894     ; 1.633      ;
; -2.101 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.940     ; 1.582      ;
; -2.079 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.894     ; 1.606      ;
; -2.052 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.940     ; 1.533      ;
; -2.044 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.539      ;
; -2.031 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.928     ; 1.524      ;
; -2.014 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.509      ;
; -1.974 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.909     ; 1.486      ;
; -1.965 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.926     ; 1.460      ;
; -1.956 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.913     ; 1.464      ;
; -1.953 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.913     ; 1.461      ;
; -1.836 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.927     ; 1.330      ;
; -1.772 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.908     ; 1.285      ;
; -1.506 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.927     ; 1.000      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.235 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 3.823      ;
; -0.830 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.502      ; 4.245      ;
; -0.813 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.497      ; 4.257      ;
; -0.686 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.502      ; 3.889      ;
; -0.653 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.496      ; 4.416      ;
; -0.650 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.347      ; 4.270      ;
; -0.550 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.496      ; 4.019      ;
; -0.487 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.071      ;
; -0.471 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.347      ; 3.949      ;
; -0.442 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.347      ; 4.478      ;
; -0.411 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.497      ; 4.159      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.379 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.359      ; 4.543      ;
; -0.242 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.347      ; 4.178      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.231 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.340      ; 4.672      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; -0.137 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.359      ; 4.285      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.010  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.340      ; 4.413      ;
; 0.141  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.088      ; 1.541      ;
; 0.244  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.982      ; 3.528      ;
; 0.250  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 1.501      ;
; 0.251  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 1.502      ;
; 0.261  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|y[10]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.982      ; 3.545      ;
; 0.278  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 1.529      ;
; 0.287  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 1.538      ;
; 0.361  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 1.610      ;
; 0.370  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 1.621      ;
; 0.375  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 1.624      ;
; 0.392  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|y[5]                                                                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 1.794      ;
; 0.412  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 1.661      ;
; 0.423  ; lab:inst4|UA:inst100|pc[4]                                                                                    ; lab:inst4|UA:inst100|pc[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.424  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.436  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|y[8]                                                                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.089      ; 1.837      ;
; 0.437  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|y[7]                                                                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.089      ; 1.838      ;
; 0.446  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[2]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 1.848      ;
; 0.468  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 1.728      ;
; 0.483  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 1.743      ;
; 0.485  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 1.745      ;
; 0.516  ; USBBridge:inst|DOStrobes[2]                                                                                   ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.938      ; 1.766      ;
; 0.532  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 1.783      ;
; 0.561  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 1.812      ;
; 0.581  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|pc[0]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.997      ; 3.880      ;
; 0.590  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 1.850      ;
; 0.625  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                                     ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 1.885      ;
; 0.662  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.925      ; 1.899      ;
; 0.710  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.031      ;
; 0.710  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.936      ; 1.958      ;
; 0.711  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.711  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.713  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.034      ;
; 0.716  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|y[12]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.089      ; 2.117      ;
; 0.731  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.938      ; 1.981      ;
; 0.736  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.736  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.740  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.742  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.749  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.751  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 3.716      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.474      ; 3.709      ;
; 0.043  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.504      ; 3.839      ;
; 0.078  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 3.857      ;
; 0.078  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 3.857      ;
; 0.078  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 3.857      ;
; 0.078  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 3.857      ;
; 0.078  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 3.857      ;
; 0.078  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 3.857      ;
; 0.078  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 3.857      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.243  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.487      ; 4.022      ;
; 0.244  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.026      ;
; 0.244  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.026      ;
; 0.244  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.026      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.032      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.032      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.032      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.032      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.032      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.300  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.080      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.321  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.114      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.113      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.113      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.113      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.383  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.490      ; 4.165      ;
; 0.447  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.479      ; 4.218      ;
; 0.497  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.476      ; 4.265      ;
; 0.497  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.476      ; 4.265      ;
; 0.532  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.297      ;
; 0.532  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.297      ;
; 0.532  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.297      ;
; 0.532  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.297      ;
; 0.532  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.297      ;
; 0.532  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.473      ; 4.297      ;
; 0.537  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.504      ; 4.333      ;
; 0.552  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.486      ; 4.330      ;
; 0.567  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.360      ;
; 0.567  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.360      ;
; 0.567  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.360      ;
; 0.567  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.501      ; 4.360      ;
; 0.571  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.351      ;
; 0.571  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.351      ;
; 0.571  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.351      ;
; 0.571  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.351      ;
; 0.571  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.488      ; 4.351      ;
; 0.572  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.504      ; 4.368      ;
; 0.589  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.358      ;
; 0.589  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.358      ;
; 0.589  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.358      ;
; 0.589  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.358      ;
; 0.589  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.358      ;
; 0.589  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.358      ;
; 0.624  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.393      ;
; 0.624  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.393      ;
; 0.624  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.393      ;
; 0.624  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.393      ;
; 0.624  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.393      ;
; 0.624  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.477      ; 4.393      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.220 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.148     ; 0.864      ;
; 1.473 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.148     ; 1.117      ;
; 1.554 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.132     ; 1.214      ;
; 1.689 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.134     ; 1.347      ;
; 1.707 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.134     ; 1.365      ;
; 1.712 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.357      ;
; 1.723 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.133     ; 1.382      ;
; 1.757 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.402      ;
; 1.765 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.150     ; 1.407      ;
; 1.787 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.162     ; 1.417      ;
; 1.792 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.437      ;
; 1.834 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.162     ; 1.464      ;
; 1.850 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.117     ; 1.525      ;
; 1.860 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.149     ; 1.503      ;
; 1.870 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.149     ; 1.513      ;
; 1.883 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.117     ; 1.558      ;
; 1.894 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.132     ; 1.554      ;
; 1.904 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.549      ;
; 1.905 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.117     ; 1.580      ;
; 1.906 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.117     ; 1.581      ;
; 1.918 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.133     ; 1.577      ;
; 1.922 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.134     ; 1.580      ;
; 1.923 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.133     ; 1.582      ;
; 1.935 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.134     ; 1.593      ;
; 1.939 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.584      ;
; 1.941 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.586      ;
; 1.956 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.132     ; 1.616      ;
; 1.962 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.607      ;
; 1.963 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.608      ;
; 1.978 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.149     ; 1.621      ;
; 1.980 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.147     ; 1.625      ;
; 1.982 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.150     ; 1.624      ;
; 2.005 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.163     ; 1.634      ;
; 2.008 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.134     ; 1.666      ;
; 2.045 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.134     ; 1.703      ;
; 2.199 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.117     ; 1.874      ;
; 2.203 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.163     ; 1.832      ;
; 2.250 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.117     ; 1.925      ;
; 2.267 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.150     ; 1.909      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.220 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 1.424      ;
; 3.363 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 1.567      ;
; 3.504 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 1.708      ;
; 3.625 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 1.829      ;
; 3.641 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 1.845      ;
; 3.781 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 1.985      ;
; 3.918 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 2.122      ;
; 3.921 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 2.125      ;
; 4.043 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 2.247      ;
; 4.071 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 2.275      ;
; 4.077 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.264      ;
; 4.201 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.388      ;
; 4.217 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.404      ;
; 4.311 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.498      ;
; 4.326 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.513      ;
; 4.357 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.544      ;
; 4.370 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 2.574      ;
; 4.442 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.629      ;
; 4.481 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.668      ;
; 4.482 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.669      ;
; 4.619 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.806      ;
; 4.619 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.806      ;
; 4.622 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.809      ;
; 4.761 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.948      ;
; 4.778 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 2.965      ;
; 4.815 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.002      ;
; 4.826 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.013      ;
; 4.835 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.022      ;
; 4.836 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.023      ;
; 4.860 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.047      ;
; 4.936 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.123      ;
; 4.948 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.084     ; 3.146      ;
; 4.969 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.084     ; 3.167      ;
; 5.010 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.197      ;
; 5.012 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.199      ;
; 5.054 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.241      ;
; 5.057 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.244      ;
; 5.067 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.254      ;
; 5.078 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.265      ;
; 5.098 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.285      ;
; 5.146 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.333      ;
; 5.148 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.335      ;
; 5.194 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.381      ;
; 5.369 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.078     ; 3.573      ;
; 5.404 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.591      ;
; 5.420 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.607      ;
; 5.584 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.771      ;
; 5.784 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 3.971      ;
; 5.998 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.236     ; 4.044      ;
; 6.205 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 4.392      ;
; 7.442 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.095     ; 5.629      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 3.518 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.845     ; 1.895      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.739 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.579     ; 2.091      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.147 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.947     ; 2.131      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.587 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -2.953     ; 1.565      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.314 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.938     ; 2.297      ;
; -1.964 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.938     ; 1.947      ;
; -1.450 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 2.373      ;
; -1.292 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 2.212      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.268  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.164      ; 2.373      ;
; -1.268  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.164      ; 2.373      ;
; -1.110  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.161      ; 2.212      ;
; -1.110  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.161      ; 2.212      ;
; 997.614 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.297      ;
; 997.614 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.297      ;
; 997.964 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.947      ;
; 997.964 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.947      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.757 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.938      ; 2.007      ;
; 0.757 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.938      ; 2.007      ;
; 0.960 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.213      ;
; 0.960 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.941      ; 2.213      ;
; 1.483 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.805      ;
; 1.483 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.805      ;
; 1.848 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.170      ;
; 1.848 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.170      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.674 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.161     ; 1.805      ;
; 1.694 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.081      ; 2.007      ;
; 1.897 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.084      ; 2.213      ;
; 2.039 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.161     ; 2.170      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.395 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.256     ; 1.421      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.995 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.249     ; 2.028      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.623 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.908     ; 1.997      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.182  ; 0.370        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.183  ; 0.371        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.392  ; 0.392        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.404  ; 0.624        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.404  ; 0.624        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.360  ; 0.548        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.212  ; 0.432        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.379  ; 0.567        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                        ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                        ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                        ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                         ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                        ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                         ;
; 499.581 ; 499.801      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                        ;
; 499.584 ; 499.804      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                        ;
; 499.584 ; 499.804      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                         ;
; 499.585 ; 499.805      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                         ;
; 499.586 ; 499.806      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                        ;
; 499.586 ; 499.806      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                        ;
; 499.586 ; 499.806      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                        ;
; 499.586 ; 499.806      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                         ;
; 499.586 ; 499.806      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                         ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                        ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                         ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                         ;
; 499.587 ; 499.807      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                         ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                    ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                    ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ;
; 499.639 ; 499.827      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0] ;
; 499.639 ; 499.827      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1] ;
; 499.639 ; 499.827      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2] ;
; 499.639 ; 499.827      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3] ;
; 499.639 ; 499.827      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4] ;
; 499.639 ; 499.827      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5] ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                    ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                    ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                     ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                     ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                        ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ;
; 499.642 ; 499.830      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                         ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                        ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                        ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                               ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 5.353 ; 5.596 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 5.353 ; 5.596 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.738 ; 4.966 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 3.644 ; 3.652 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.489 ; 3.601 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.920 ; 3.108 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 3.788 ; 3.841 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 3.072 ; 3.292 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 3.654 ; 3.791 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 3.976 ; 4.315 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 3.542 ; 3.665 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 3.976 ; 4.315 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 7.328 ; 7.622 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 7.203 ; 7.589 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 9.313 ; 9.286 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 9.313 ; 9.286 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -1.174 ; -1.378 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.427 ; -1.732 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -1.559 ; -1.797 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -1.445 ; -1.662 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.669 ; -1.848 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -1.324 ; -1.557 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -1.562 ; -1.782 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -1.174 ; -1.378 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -1.306 ; -1.436 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 1.838  ; 1.654  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 1.496  ; 1.396  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.838  ; 1.654  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -6.554 ; -6.849 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -6.459 ; -6.832 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -1.074 ; -1.098 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -1.074 ; -1.098 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 8.174  ; 8.408  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.174  ; 8.408  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 20.182 ; 19.639 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 16.991 ; 16.835 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 17.380 ; 16.936 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 17.683 ; 17.422 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 19.156 ; 18.365 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 14.707 ; 14.510 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 19.792 ; 19.250 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 19.006 ; 18.617 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 20.182 ; 19.639 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 5.735  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 5.457  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.844 ; 13.528 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.843 ; 12.600 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.285 ; 10.968 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.378 ; 11.116 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.274 ; 12.846 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.135 ; 10.135 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.366 ; 12.125 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.400 ; 11.260 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.844 ; 13.528 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 9.097  ; 9.163  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.097  ; 9.163  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.352  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 22.048 ; 21.731 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.223 ; 15.708 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 22.048 ; 21.731 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 9.035  ; 8.766  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 9.080  ; 8.804  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.619  ; 9.419  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 8.605  ; 8.424  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 8.056  ; 7.913  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 11.665 ; 11.564 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 10.639 ; 10.418 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 9.130  ; 8.989  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 10.353 ; 10.181 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 8.541  ; 8.407  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 10.027 ; 9.735  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 10.036 ; 10.000 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 10.577 ; 10.418 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 8.916  ; 8.737  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 9.157  ; 9.057  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 10.639 ; 10.315 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 8.861  ; 8.659  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 9.893  ; 9.763  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 9.551  ; 9.429  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 9.785  ; 9.605  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 8.756  ; 8.604  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 9.058  ; 8.918  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 9.705  ; 9.475  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 9.129  ; 9.024  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.611  ; 8.482  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 9.509  ; 9.366  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 9.387  ; 9.185  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 6.057  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.057  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 20.069 ; 20.003 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 19.109 ; 18.585 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 20.069 ; 19.752 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 17.720 ; 16.957 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 14.277 ; 13.749 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 15.452 ; 15.149 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 19.545 ; 20.003 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 17.515 ; 17.199 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 15.791 ; 15.329 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.741  ; 4.661  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 15.116 ; 14.215 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 15.116 ; 14.215 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.776  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.776  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.617  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.617  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 14.317 ; 13.692 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 14.317 ; 13.692 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.515 ; 10.181 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 13.342 ; 13.064 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 6.781  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 6.781  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;        ; 6.598  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;        ; 6.598  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 11.010 ; 10.520 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 11.010 ; 10.520 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.605  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.605  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.569  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.569  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 12.366 ; 12.025 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 12.366 ; 12.025 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.158  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.158  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 4.007  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 4.007  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.914  ; 7.191  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.914  ; 7.191  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.750  ; 8.607  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 11.013 ; 10.793 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 10.166 ; 9.811  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 10.105 ; 9.848  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 11.327 ; 10.813 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 8.750  ; 8.607  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 9.229  ; 8.968  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 10.066 ; 9.806  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 10.360 ; 10.205 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 5.601  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 5.333  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.998  ; 8.909  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.860 ; 11.653 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.405 ; 10.103 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.861  ; 9.593  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.938 ; 11.500 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.998  ; 8.909  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.745 ; 10.478 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.765  ; 9.619  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.187 ; 11.884 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.408  ; 5.786  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.408  ; 8.473  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.786  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.474  ; 6.483  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.940  ; 6.808  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.435  ; 7.302  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.998  ; 7.731  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.586  ; 7.280  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.474  ; 6.483  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.571  ; 7.437  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.013  ; 6.868  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 10.446 ; 10.331 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 7.877  ; 7.746  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 8.441  ; 8.305  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 9.616  ; 9.449  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 7.877  ; 7.746  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 9.304  ; 9.022  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 9.370  ; 9.338  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 9.833  ; 9.681  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 8.237  ; 8.064  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 8.471  ; 8.375  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 9.891  ; 9.579  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 8.185  ; 7.990  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 9.175  ; 9.048  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 8.846  ; 8.727  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 9.071  ; 8.897  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 8.083  ; 7.936  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 8.374  ; 8.237  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 8.995  ; 8.773  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 8.440  ; 8.338  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 7.947  ; 7.822  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 8.808  ; 8.671  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 8.690  ; 8.494  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.494  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.494  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.555  ; 5.555  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.480  ; 6.480  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.906  ; 5.906  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.906  ; 5.906  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.182  ; 6.182  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.966  ; 6.966  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.909  ; 5.909  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.555  ; 5.555  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.903  ; 5.903  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.255  ; 4.178  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.531 ; 13.641 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.531 ; 13.641 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.680  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.680  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.526  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.526  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.174 ; 9.852  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 13.670 ; 13.026 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.174 ; 9.852  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 12.866 ; 12.555 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 6.663  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 6.663  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;        ; 6.491  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;        ; 6.491  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.647 ; 10.174 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.647 ; 10.174 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.478  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.478  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.443  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.443  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 11.772 ; 11.380 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 11.772 ; 11.380 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.086  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.086  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 3.940  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 3.940  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 6.899  ; 6.762  ; 7.307  ; 7.307  ;
; mode_usb_n ; usb_d[1]    ; 6.291  ; 6.160  ; 6.627  ; 6.627  ;
; mode_usb_n ; usb_d[2]    ; 6.291  ; 6.160  ; 6.627  ; 6.627  ;
; mode_usb_n ; usb_d[3]    ; 6.590  ; 6.453  ; 6.947  ; 6.947  ;
; mode_usb_n ; usb_d[4]    ; 7.407  ; 7.270  ; 7.941  ; 7.941  ;
; mode_usb_n ; usb_d[5]    ; 6.294  ; 6.163  ; 6.646  ; 6.646  ;
; mode_usb_n ; usb_d[6]    ; 5.925  ; 5.794  ; 6.238  ; 6.238  ;
; mode_usb_n ; usb_d[7]    ; 6.287  ; 6.156  ; 6.645  ; 6.645  ;
; mode_usb_n ; usb_rdn     ; 5.040  ; 5.040  ; 5.312  ; 5.175  ;
; mode_usb_n ; usb_wr      ; 5.325  ; 5.325  ; 5.457  ; 5.326  ;
; sw[0]      ; led[0]      ;        ; 5.035  ; 5.176  ;        ;
; sw[1]      ; led[1]      ;        ; 4.783  ; 4.883  ;        ;
; sw[1]      ; usb_d[1]    ; 10.382 ; 10.007 ; 10.476 ; 10.178 ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+--------+-------+
; Input Port ; Output Port ; RR     ; RF    ; FR     ; FF    ;
+------------+-------------+--------+-------+--------+-------+
; mode_usb_n ; usb_d[0]    ; 6.178  ; 6.178 ; 6.573  ; 6.639 ;
; mode_usb_n ; usb_d[1]    ; 5.604  ; 5.604 ; 5.931  ; 5.991 ;
; mode_usb_n ; usb_d[2]    ; 5.604  ; 5.604 ; 5.931  ; 5.991 ;
; mode_usb_n ; usb_d[3]    ; 5.880  ; 5.880 ; 6.227  ; 6.293 ;
; mode_usb_n ; usb_d[4]    ; 6.664  ; 6.664 ; 7.180  ; 7.246 ;
; mode_usb_n ; usb_d[5]    ; 5.607  ; 5.607 ; 5.948  ; 6.008 ;
; mode_usb_n ; usb_d[6]    ; 5.253  ; 5.253 ; 5.557  ; 5.617 ;
; mode_usb_n ; usb_d[7]    ; 5.601  ; 5.601 ; 5.948  ; 6.008 ;
; mode_usb_n ; usb_rdn     ; 4.421  ; 4.487 ; 4.684  ; 4.684 ;
; mode_usb_n ; usb_wr      ; 4.705  ; 4.765 ; 4.834  ; 4.834 ;
; sw[0]      ; led[0]      ;        ; 4.964 ; 5.100  ;       ;
; sw[1]      ; led[1]      ;        ; 4.722 ; 4.819  ;       ;
; sw[1]      ; usb_d[1]    ; 10.089 ; 9.713 ; 10.159 ; 9.842 ;
+------------+-------------+--------+-------+--------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 35.12 MHz  ; 35.12 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 174.95 MHz ; 174.95 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -7.582 ; -7.582        ;
; USBBridge:inst|USBRDn                             ; -4.716 ; -423.634      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -3.284 ; -122.259      ;
; lab:inst4|UA:inst100|y[1]                         ; -2.839 ; -2.839        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.453 ; -67.035       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.436 ; -8.741        ;
; USBBridge:inst|USBRDn                             ; 0.006  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.280  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 2.975  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 3.199  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -4.495 ; -4.495        ;
; lab:inst4|UA:inst100|y[11]                        ; -3.890 ; -3.890        ;
; lab:inst4|UA:inst100|y[23]                        ; -3.347 ; -3.347        ;
; USBBridge:inst|USBRDn                             ; -2.117 ; -3.836        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.005 ; -3.740        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.672 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.561 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 3.264 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.822 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 4.428 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.917  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.454 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -7.582 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 5.950      ;
; -7.539 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.848     ; 5.623      ;
; -7.147 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 5.515      ;
; -7.139 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.553     ; 5.518      ;
; -7.138 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.553     ; 5.517      ;
; -6.283 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 4.650      ;
; -5.751 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 4.119      ;
; -5.666 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 4.047      ;
; -5.637 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 4.005      ;
; -5.548 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.916      ;
; -5.448 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 3.815      ;
; -5.257 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.625      ;
; -5.199 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.567      ;
; -5.153 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.521      ;
; -5.140 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.508      ;
; -5.138 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.506      ;
; -5.122 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.490      ;
; -5.075 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.443      ;
; -5.044 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.412      ;
; -5.027 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.395      ;
; -4.984 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.352      ;
; -4.948 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.316      ;
; -4.892 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.260      ;
; -4.874 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 3.241      ;
; -4.857 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.225      ;
; -4.779 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 3.146      ;
; -4.779 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.147      ;
; -4.704 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 3.071      ;
; -4.677 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 3.045      ;
; -4.618 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 2.985      ;
; -4.607 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 2.975      ;
; -4.548 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 2.916      ;
; -4.495 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 2.862      ;
; -4.491 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 2.859      ;
; -4.397 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 2.778      ;
; -4.385 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.564     ; 2.753      ;
; -4.369 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 2.736      ;
; -4.325 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 2.692      ;
; -4.198 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 2.565      ;
; -4.116 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 2.483      ;
; -4.072 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.565     ; 2.439      ;
; -3.986 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 2.367      ;
; -3.974 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 2.355      ;
; -3.936 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 2.317      ;
; -3.849 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 2.230      ;
; -3.807 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 2.188      ;
; -3.682 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 2.063      ;
; -3.596 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 1.977      ;
; -3.560 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 1.941      ;
; -3.434 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 1.815      ;
; -3.303 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.551     ; 1.684      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.103     ; 3.615      ;
; -4.640 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.433     ; 3.209      ;
; -4.536 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.433     ; 3.105      ;
; -4.515 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.433     ; 3.084      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.481 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.409      ;
; -4.458 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.103     ; 3.357      ;
; -4.451 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.370      ;
; -4.451 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.370      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.418 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.346      ;
; -4.407 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.433     ; 2.976      ;
; -4.384 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.433     ; 2.953      ;
; -4.379 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.300      ;
; -4.369 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.433     ; 2.938      ;
; -4.281 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.058     ; 5.225      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.200      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.200      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.200      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.200      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.200      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.200      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.200      ;
; -4.218 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.058     ; 5.162      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.137      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.137      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.137      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.137      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.137      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.137      ;
; -4.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.137      ;
; -4.193 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.112      ;
; -4.193 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 5.112      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.098      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.163 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.080      ;
; -4.149 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.433     ; 2.718      ;
; -4.121 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.042      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.104 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.033      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.100 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 5.017      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.097 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.025      ;
; -4.060 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.103     ; 2.959      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.981      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.981      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.981      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.981      ;
; -4.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 4.981      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 4.970      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.284 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.463      ; 4.689      ;
; -3.155 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.464      ; 4.561      ;
; -3.064 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.478      ; 4.484      ;
; -2.982 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.478      ; 4.402      ;
; -2.970 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.486      ; 4.398      ;
; -2.964 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 4.381      ;
; -2.880 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.463      ; 4.285      ;
; -2.486 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.463      ; 3.891      ;
; -2.486 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.463      ; 3.891      ;
; -2.479 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.477      ; 3.898      ;
; -2.158 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 3.575      ;
; -2.107 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.481      ; 3.530      ;
; -2.086 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.477      ; 3.505      ;
; -1.963 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 3.380      ;
; -1.909 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.178      ; 3.029      ;
; -1.900 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 3.317      ;
; -1.778 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 2.923      ;
; -1.774 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.283      ; 5.009      ;
; -1.702 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.848      ;
; -1.698 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.844      ;
; -1.655 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 3.072      ;
; -1.649 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.285      ; 4.886      ;
; -1.639 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.785      ;
; -1.615 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.477      ; 3.034      ;
; -1.614 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 3.031      ;
; -1.590 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 2.735      ;
; -1.569 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.168      ; 2.679      ;
; -1.562 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.271      ; 4.785      ;
; -1.549 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.285      ; 4.786      ;
; -1.503 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.178      ; 2.623      ;
; -1.497 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 2.914      ;
; -1.491 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.626      ;
; -1.471 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.194      ; 2.607      ;
; -1.462 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.488      ; 2.892      ;
; -1.443 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.475      ; 2.860      ;
; -1.431 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.178      ; 2.551      ;
; -1.430 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.177      ; 2.549      ;
; -1.425 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 2.570      ;
; -1.420 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.555      ;
; -1.416 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.551      ;
; -1.407 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.553      ;
; -1.402 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.177      ; 2.521      ;
; -1.393 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.539      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.168      ; 2.501      ;
; -1.384 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.530      ;
; -1.381 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.477      ; 2.800      ;
; -1.381 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.477      ; 2.800      ;
; -1.371 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.517      ;
; -1.351 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.463      ; 2.756      ;
; -1.320 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.479      ; 2.741      ;
; -1.320 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.479      ; 2.741      ;
; -1.283 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.463      ; 2.688      ;
; -1.269 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.164      ; 2.375      ;
; -1.253 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.399      ;
; -1.237 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.481      ; 2.660      ;
; -1.228 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.363      ;
; -1.218 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.217      ; 2.377      ;
; -1.186 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.321      ;
; -1.159 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.294      ;
; -1.130 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.204      ; 2.276      ;
; -1.085 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.178      ; 2.205      ;
; -1.074 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.288      ; 4.314      ;
; -1.068 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.178      ; 2.188      ;
; -1.068 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.194      ; 2.204      ;
; -1.047 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.182      ;
; -1.041 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.167      ; 2.150      ;
; -1.026 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.161      ;
; -1.007 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.286      ; 4.245      ;
; -1.005 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.140      ;
; -0.931 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.066      ;
; -0.925 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.167      ; 2.034      ;
; -0.901 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.478      ; 2.321      ;
; -0.880 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.177      ; 1.999      ;
; -0.874 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.194      ; 2.010      ;
; -0.824 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 1.959      ;
; -0.822 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.177      ; 1.941      ;
; -0.814 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 1.949      ;
; -0.737 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.191      ; 1.870      ;
; -0.703 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.191      ; 1.836      ;
; -0.681 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 1.826      ;
; -0.659 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 1.804      ;
; -0.581 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 1.716      ;
; -0.549 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 1.694      ;
; -0.546 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 1.691      ;
; -0.528 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 1.673      ;
; -0.487 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.194      ; 1.623      ;
; -0.443 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.191      ; 1.576      ;
; -0.439 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.194      ; 1.575      ;
; -0.435 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.270      ; 3.657      ;
; -0.428 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.194      ; 1.564      ;
; -0.425 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.191      ; 1.558      ;
; -0.421 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.191      ; 1.554      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.191      ; 1.517      ;
; -0.377 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.191      ; 1.510      ;
; -0.306 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.270      ; 3.528      ;
; -0.088 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.476      ; 1.506      ;
; 0.149  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.489      ; 4.032      ;
; 0.149  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.489      ; 4.032      ;
; 0.149  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.489      ; 4.032      ;
; 0.149  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.489      ; 4.032      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -2.839 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -1.911     ; 1.940      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.453 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.963     ; 1.912      ;
; -2.438 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.949     ; 1.911      ;
; -2.436 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.920     ; 1.938      ;
; -2.368 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.920     ; 1.870      ;
; -2.284 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.772      ;
; -2.270 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.963     ; 1.729      ;
; -2.243 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.731      ;
; -2.243 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.718      ;
; -2.150 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.625      ;
; -2.150 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.949     ; 1.623      ;
; -2.130 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.605      ;
; -2.129 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.604      ;
; -2.120 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.595      ;
; -2.120 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.950     ; 1.592      ;
; -2.105 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.580      ;
; -2.094 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.935     ; 1.581      ;
; -2.080 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.568      ;
; -2.062 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.936     ; 1.548      ;
; -2.062 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.550      ;
; -2.055 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.935     ; 1.542      ;
; -2.055 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.949     ; 1.528      ;
; -2.051 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.920     ; 1.553      ;
; -2.048 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.920     ; 1.550      ;
; -2.046 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.948     ; 1.520      ;
; -2.046 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.534      ;
; -2.039 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.962     ; 1.499      ;
; -2.033 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.920     ; 1.535      ;
; -2.011 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.920     ; 1.513      ;
; -1.993 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.962     ; 1.453      ;
; -1.977 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.452      ;
; -1.968 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.950     ; 1.440      ;
; -1.953 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.428      ;
; -1.921 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.935     ; 1.408      ;
; -1.908 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.396      ;
; -1.906 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.394      ;
; -1.906 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.947     ; 1.381      ;
; -1.725 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.948     ; 1.199      ;
; -1.686 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.934     ; 1.174      ;
; -1.432 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.948     ; 0.906      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.436 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.311      ; 3.410      ;
; -0.870 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.323      ; 3.988      ;
; -0.868 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.328      ; 3.495      ;
; -0.773 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.328      ; 4.090      ;
; -0.739 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.322      ; 3.618      ;
; -0.602 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.323      ; 3.756      ;
; -0.595 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.322      ; 4.262      ;
; -0.484 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.029      ; 3.580      ;
; -0.462 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.029      ; 4.102      ;
; -0.460 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.311      ; 3.886      ;
; -0.288 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.029      ; 4.276      ;
; -0.274 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.029      ; 3.790      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.238 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.039      ; 4.326      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.175 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.039      ; 3.889      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.100 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.025      ; 4.450      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.040 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.025      ; 4.010      ;
; -0.019 ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.175      ; 1.451      ;
; 0.001  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.897      ; 3.183      ;
; 0.088  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.897      ; 3.270      ;
; 0.125  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.177      ; 1.597      ;
; 0.182  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.357      ;
; 0.183  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.358      ;
; 0.204  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.379      ;
; 0.209  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.177      ; 1.681      ;
; 0.212  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.387      ;
; 0.215  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.177      ; 1.687      ;
; 0.215  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.177      ; 1.687      ;
; 0.288  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.881      ; 1.464      ;
; 0.293  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.468      ;
; 0.296  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.881      ; 1.472      ;
; 0.330  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.881      ; 1.506      ;
; 0.347  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.912      ; 3.544      ;
; 0.371  ; lab:inst4|UA:inst100|pc[4]                                                                        ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.375  ; USBBridge:inst|DFFE_inst23                                                                        ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.404  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 1.590      ;
; 0.417  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 1.603      ;
; 0.419  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 1.605      ;
; 0.421  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.177      ; 1.893      ;
; 0.435  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.610      ;
; 0.455  ; USBBridge:inst|DOStrobes[2]                                                                       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.881      ; 1.631      ;
; 0.456  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.631      ;
; 0.493  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.916      ; 3.694      ;
; 0.508  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.177      ; 1.980      ;
; 0.531  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.913      ; 3.729      ;
; 0.542  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 1.728      ;
; 0.559  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                        ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.866      ; 1.720      ;
; 0.576  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 1.762      ;
; 0.594  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.769      ;
; 0.641  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.177      ; 2.113      ;
; 0.641  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.867      ; 1.803      ;
; 0.649  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.881      ; 1.825      ;
; 0.655  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.912      ; 3.852      ;
; 0.660  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4] ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.954      ;
; 0.661  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1] ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.955      ;
; 0.662  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3] ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.956      ;
; 0.664  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2] ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.958      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.006 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.346      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.052      ; 3.336      ;
; 0.114 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.080      ; 3.469      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.500      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.500      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.500      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.500      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.500      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.500      ;
; 0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.500      ;
; 0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.623      ;
; 0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.623      ;
; 0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.623      ;
; 0.282 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.623      ;
; 0.282 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.623      ;
; 0.282 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.623      ;
; 0.282 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.623      ;
; 0.282 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.623      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.290 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 3.629      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.368 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.065      ; 3.708      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.707      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.707      ;
; 0.381 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.707      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.391 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.745      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.414 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.068      ; 3.757      ;
; 0.487 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.057      ; 3.819      ;
; 0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.054      ; 3.863      ;
; 0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.054      ; 3.863      ;
; 0.554 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.080      ; 3.909      ;
; 0.581 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.080      ; 3.936      ;
; 0.581 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.063      ; 3.919      ;
; 0.582 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.936      ;
; 0.582 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.936      ;
; 0.582 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.936      ;
; 0.582 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.079      ; 3.936      ;
; 0.586 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.912      ;
; 0.586 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.912      ;
; 0.586 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.912      ;
; 0.586 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.912      ;
; 0.586 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.912      ;
; 0.586 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.051      ; 3.912      ;
; 0.592 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.933      ;
; 0.592 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.933      ;
; 0.592 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.933      ;
; 0.592 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.933      ;
; 0.592 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.066      ; 3.933      ;
; 0.614 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.942      ;
; 0.614 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.942      ;
; 0.614 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.942      ;
; 0.614 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.942      ;
; 0.614 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.942      ;
; 0.614 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.942      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.973      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.973      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.973      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.973      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.973      ;
; 0.645 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.053      ; 3.973      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.280 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.263     ; 0.792      ;
; 1.525 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.263     ; 1.037      ;
; 1.606 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.250     ; 1.131      ;
; 1.680 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.249     ; 1.206      ;
; 1.695 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.249     ; 1.221      ;
; 1.712 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.225      ;
; 1.721 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.251     ; 1.245      ;
; 1.753 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.266      ;
; 1.761 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.265     ; 1.271      ;
; 1.774 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.277     ; 1.272      ;
; 1.787 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.300      ;
; 1.824 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.277     ; 1.322      ;
; 1.843 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.263     ; 1.355      ;
; 1.844 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.236     ; 1.383      ;
; 1.850 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.264     ; 1.361      ;
; 1.872 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.236     ; 1.411      ;
; 1.880 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.250     ; 1.405      ;
; 1.892 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.236     ; 1.431      ;
; 1.893 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.236     ; 1.432      ;
; 1.894 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.407      ;
; 1.904 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.249     ; 1.430      ;
; 1.919 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.249     ; 1.445      ;
; 1.920 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.252     ; 1.443      ;
; 1.922 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.251     ; 1.446      ;
; 1.926 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.439      ;
; 1.927 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.440      ;
; 1.942 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.455      ;
; 1.946 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.459      ;
; 1.949 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.262     ; 1.462      ;
; 1.951 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.251     ; 1.475      ;
; 1.964 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.249     ; 1.490      ;
; 1.964 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.264     ; 1.475      ;
; 1.965 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.278     ; 1.462      ;
; 1.974 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.265     ; 1.484      ;
; 1.989 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.249     ; 1.515      ;
; 2.153 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.278     ; 1.650      ;
; 2.155 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.236     ; 1.694      ;
; 2.199 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.236     ; 1.738      ;
; 2.219 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.264     ; 1.730      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.975 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.307      ;
; 3.100 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.432      ;
; 3.222 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.554      ;
; 3.314 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.646      ;
; 3.341 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.673      ;
; 3.462 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.794      ;
; 3.558 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.890      ;
; 3.585 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 1.917      ;
; 3.683 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 2.015      ;
; 3.691 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 2.023      ;
; 3.718 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.037      ;
; 3.819 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.138      ;
; 3.840 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.159      ;
; 3.912 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.231      ;
; 3.926 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.245      ;
; 3.964 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.283      ;
; 3.983 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 2.315      ;
; 4.028 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.347      ;
; 4.064 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.383      ;
; 4.065 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.384      ;
; 4.181 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.500      ;
; 4.186 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.505      ;
; 4.187 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.506      ;
; 4.303 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.622      ;
; 4.330 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.649      ;
; 4.336 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.655      ;
; 4.345 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.664      ;
; 4.356 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 2.676      ;
; 4.391 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.710      ;
; 4.408 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.727      ;
; 4.445 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 2.765      ;
; 4.504 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 2.824      ;
; 4.509 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.935     ; 2.839      ;
; 4.516 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.835      ;
; 4.535 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.935     ; 2.865      ;
; 4.547 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.866      ;
; 4.568 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 2.888      ;
; 4.571 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.890      ;
; 4.572 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.891      ;
; 4.604 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.923      ;
; 4.624 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 2.944      ;
; 4.633 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 2.952      ;
; 4.716 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 3.036      ;
; 4.862 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 3.194      ;
; 4.877 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 3.196      ;
; 4.891 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 3.210      ;
; 5.050 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 3.370      ;
; 5.190 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 3.510      ;
; 5.565 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.218     ; 3.612      ;
; 5.597 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.946     ; 3.916      ;
; 6.683 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.945     ; 5.003      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 3.199 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.680     ; 1.724      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.495 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.480     ; 1.947      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.890 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.861     ; 1.961      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.347 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -2.862     ; 1.417      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.117 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.881     ; 2.158      ;
; -1.719 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.881     ; 1.760      ;
; -1.211 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 2.143      ;
; -1.070 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 2.000      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.005  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.196      ; 2.143      ;
; -1.005  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.196      ; 2.143      ;
; -0.865  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.000      ;
; -0.865  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.193      ; 2.000      ;
; 997.765 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 2.158      ;
; 997.765 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 2.158      ;
; 998.162 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.760      ;
; 998.162 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.760      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.672 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.881      ; 1.848      ;
; 0.672 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.881      ; 1.848      ;
; 0.875 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.883      ; 2.053      ;
; 0.875 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.883      ; 2.053      ;
; 1.367 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.662      ;
; 1.367 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.662      ;
; 1.660 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.954      ;
; 1.660 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.954      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.561 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 1.848      ;
; 1.580 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.193     ; 1.662      ;
; 1.763 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.075      ; 2.053      ;
; 1.872 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.193     ; 1.954      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.264 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.232     ; 1.297      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.822 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.231     ; 1.856      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.428 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.876     ; 1.817      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.084  ; 0.268        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.288  ; 0.288        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.288  ; 0.288        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.309  ; 0.309        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.309  ; 0.309        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.309  ; 0.309        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|q                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.408  ; 0.592        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.150  ; 0.366        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.444  ; 0.628        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.577  ; 0.577        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.454 ; 499.670      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.456 ; 499.672      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.457 ; 499.673      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.457 ; 499.673      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.457 ; 499.673      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.457 ; 499.673      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.498 ; 499.682      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.499 ; 499.683      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.499 ; 499.683      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.500 ; 499.684      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.501 ; 499.685      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.906 ; 4.982 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.906 ; 4.982 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.318 ; 4.380 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 3.378 ; 3.150 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.216 ; 3.129 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.673 ; 2.661 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 3.490 ; 3.346 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.777 ; 2.841 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 3.350 ; 3.313 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 3.677 ; 4.117 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 3.124 ; 3.406 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 3.677 ; 4.117 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 6.540 ; 6.732 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.438 ; 6.693 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 8.954 ; 8.912 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 8.954 ; 8.912 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -1.033 ; -1.119 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.275 ; -1.427 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -1.389 ; -1.486 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -1.282 ; -1.363 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.508 ; -1.549 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -1.183 ; -1.260 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -1.400 ; -1.470 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -1.033 ; -1.119 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -1.161 ; -1.176 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 1.844  ; 1.549  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 1.520  ; 1.340  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.844  ; 1.549  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -5.858 ; -6.053 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.781 ; -6.026 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -1.015 ; -1.079 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -1.015 ; -1.079 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 7.630  ; 8.108  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.630  ; 8.108  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 19.371 ; 18.402 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 16.229 ; 15.727 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 16.611 ; 15.743 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 16.843 ; 16.308 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 18.363 ; 17.024 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 14.003 ; 13.693 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 18.916 ; 17.986 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 18.148 ; 17.425 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 19.371 ; 18.402 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 5.615  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 5.191  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.223 ; 12.663 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.151 ; 11.576 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.663 ; 10.084 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.692 ; 10.264 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.554 ; 11.824 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.547  ; 9.360  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.632 ; 11.172 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.786 ; 10.361 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.223 ; 12.663 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.690  ; 8.891  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.690  ; 8.891  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.320  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 21.028 ; 20.389 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.711 ; 14.590 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 21.028 ; 20.389 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.851  ; 8.453  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 8.785  ; 8.442  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.375  ; 8.872  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 8.434  ; 8.153  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.924  ; 7.690  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 11.408 ; 11.167 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 10.321 ; 9.927  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 8.837  ; 8.634  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 9.992  ; 9.711  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 8.294  ; 8.100  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 9.727  ; 9.283  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 9.794  ; 9.668  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 10.205 ; 9.927  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 8.665  ; 8.392  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 8.893  ; 8.674  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 10.321 ; 9.814  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 8.609  ; 8.325  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 9.544  ; 9.318  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 9.237  ; 9.003  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 9.474  ; 9.179  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 8.489  ; 8.277  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 8.800  ; 8.547  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 9.403  ; 9.064  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 8.844  ; 8.624  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.375  ; 8.147  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 9.234  ; 8.954  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 9.121  ; 8.782  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.793  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.793  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 19.238 ; 18.910 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 18.284 ; 17.196 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 19.238 ; 18.599 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 16.866 ; 15.674 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 13.600 ; 12.779 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.633 ; 14.111 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 18.189 ; 18.910 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 16.616 ; 16.100 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 15.139 ; 14.292 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.742  ; 4.564  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.605 ; 13.071 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.605 ; 13.071 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.659  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.659  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.427  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.427  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 13.767 ; 12.599 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 13.767 ; 12.599 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.160 ; 9.459  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 12.722 ; 12.240 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 6.662  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 6.662  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;        ; 6.372  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;        ; 6.372  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.610 ; 9.804  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.610 ; 9.804  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.482  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.482  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.254  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.254  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 11.843 ; 11.081 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 11.843 ; 11.081 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.090  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.090  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 3.834  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 3.834  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.486  ; 6.936  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.486  ; 6.936  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.321  ; 8.056  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 10.528 ; 10.014 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 9.715  ; 9.094  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.626  ; 9.193  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 10.860 ; 10.052 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 8.321  ; 8.056  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.833  ; 8.388  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 9.608  ; 9.147  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.941  ; 9.657  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 5.486  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 5.078  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.474  ; 8.250  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.241 ; 10.713 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.860  ; 9.297  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.317  ; 8.888  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.336 ; 10.578 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.474  ; 8.250  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.162 ; 9.679  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.205  ; 8.895  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.623 ; 11.085 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.071  ; 5.805  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.071  ; 8.265  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.805  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.343  ; 6.335  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.823  ; 6.503  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.292  ; 7.051  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.753  ; 7.365  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.468  ; 7.011  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.343  ; 6.335  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.343  ; 7.109  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.806  ; 6.575  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 10.112 ; 9.875  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 7.691  ; 7.503  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 8.213  ; 8.017  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 9.322  ; 9.050  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 7.691  ; 7.503  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 9.067  ; 8.640  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 9.190  ; 9.072  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 9.528  ; 9.261  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 8.047  ; 7.783  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 8.269  ; 8.058  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 9.637  ; 9.150  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 7.993  ; 7.719  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 8.891  ; 8.673  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 8.597  ; 8.371  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 8.823  ; 8.539  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 7.878  ; 7.673  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 8.177  ; 7.932  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 8.756  ; 8.429  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 8.218  ; 8.007  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 7.771  ; 7.552  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 8.596  ; 8.327  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 8.486  ; 8.160  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.297  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.297  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.280  ; 5.280  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.130  ; 6.130  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.606  ; 5.606  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.606  ; 5.606  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.864  ; 5.864  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.558  ; 6.558  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.599  ; 5.599  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.280  ; 5.280  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.590  ; 5.590  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.311  ; 4.139  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.045 ; 12.551 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.045 ; 12.551 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.568  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.568  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.344  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.344  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 9.837  ; 9.163  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 13.152 ; 11.991 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 9.837  ; 9.163  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 12.240 ; 11.718 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 6.549  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 6.549  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;        ; 6.273  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;        ; 6.273  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.266 ; 9.487  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.266 ; 9.487  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.360  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.360  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.141  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.141  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 11.280 ; 10.492 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 11.280 ; 10.492 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.021  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.021  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 3.774  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 3.774  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+--------+-------+
; Input Port ; Output Port ; RR     ; RF    ; FR     ; FF    ;
+------------+-------------+--------+-------+--------+-------+
; mode_usb_n ; usb_d[0]    ; 6.165  ; 6.032 ; 6.788  ; 6.788 ;
; mode_usb_n ; usb_d[1]    ; 5.606  ; 5.485 ; 6.138  ; 6.138 ;
; mode_usb_n ; usb_d[2]    ; 5.606  ; 5.485 ; 6.138  ; 6.138 ;
; mode_usb_n ; usb_d[3]    ; 5.887  ; 5.754 ; 6.429  ; 6.429 ;
; mode_usb_n ; usb_d[4]    ; 6.611  ; 6.478 ; 7.405  ; 7.405 ;
; mode_usb_n ; usb_d[5]    ; 5.599  ; 5.478 ; 6.163  ; 6.163 ;
; mode_usb_n ; usb_d[6]    ; 5.267  ; 5.146 ; 5.772  ; 5.772 ;
; mode_usb_n ; usb_d[7]    ; 5.590  ; 5.469 ; 6.156  ; 6.156 ;
; mode_usb_n ; usb_rdn     ; 4.466  ; 4.466 ; 4.867  ; 4.734 ;
; mode_usb_n ; usb_wr      ; 4.717  ; 4.717 ; 4.996  ; 4.875 ;
; sw[0]      ; led[0]      ;        ; 4.829 ; 5.110  ;       ;
; sw[1]      ; led[1]      ;        ; 4.614 ; 4.833  ;       ;
; sw[1]      ; usb_d[1]    ; 10.037 ; 9.334 ; 10.198 ; 9.574 ;
+------------+-------------+--------+-------+--------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.794 ; 5.794 ; 6.396 ; 6.389 ;
; mode_usb_n ; usb_d[1]    ; 5.270 ; 5.270 ; 5.780 ; 5.776 ;
; mode_usb_n ; usb_d[2]    ; 5.270 ; 5.270 ; 5.780 ; 5.776 ;
; mode_usb_n ; usb_d[3]    ; 5.528 ; 5.528 ; 6.051 ; 6.044 ;
; mode_usb_n ; usb_d[4]    ; 6.222 ; 6.222 ; 6.987 ; 6.980 ;
; mode_usb_n ; usb_d[5]    ; 5.263 ; 5.263 ; 5.803 ; 5.799 ;
; mode_usb_n ; usb_d[6]    ; 4.944 ; 4.944 ; 5.428 ; 5.424 ;
; mode_usb_n ; usb_d[7]    ; 5.254 ; 5.254 ; 5.797 ; 5.793 ;
; mode_usb_n ; usb_rdn     ; 4.191 ; 4.184 ; 4.570 ; 4.570 ;
; mode_usb_n ; usb_wr      ; 4.439 ; 4.435 ; 4.706 ; 4.706 ;
; sw[0]      ; led[0]      ;       ; 4.766 ; 5.037 ;       ;
; sw[1]      ; led[1]      ;       ; 4.560 ; 4.770 ;       ;
; sw[1]      ; usb_d[1]    ; 9.750 ; 9.073 ; 9.893 ; 9.267 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -3.359 ; -3.359        ;
; USBBridge:inst|USBRDn                             ; -1.725 ; -135.897      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.280 ; -24.271       ;
; lab:inst4|UA:inst100|y[1]                         ; -0.869 ; -0.869        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.864 ; -21.924       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.603 ; -14.274       ;
; USBBridge:inst|USBRDn                             ; -0.280 ; -11.558       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.666  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.451  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 1.560  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -1.469 ; -1.469        ;
; lab:inst4|UA:inst100|y[11]                        ; -1.246 ; -1.246        ;
; lab:inst4|UA:inst100|y[23]                        ; -0.957 ; -0.957        ;
; USBBridge:inst|USBRDn                             ; -0.597 ; -1.038        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.172 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 0.712 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 1.328 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.565 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 1.817 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.597  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.607 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.359 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 2.908      ;
; -3.240 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.359     ; 2.798      ;
; -3.150 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.359     ; 2.708      ;
; -3.135 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 2.684      ;
; -3.102 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.173     ; 2.846      ;
; -2.785 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 2.333      ;
; -2.474 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 2.023      ;
; -2.365 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 1.914      ;
; -2.336 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 1.891      ;
; -2.285 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.833      ;
; -2.256 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.804      ;
; -2.185 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.733      ;
; -2.166 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.714      ;
; -2.144 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.692      ;
; -2.128 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 1.677      ;
; -2.127 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 1.676      ;
; -2.122 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.670      ;
; -2.106 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.654      ;
; -2.081 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.629      ;
; -2.062 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 1.611      ;
; -2.061 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.609      ;
; -2.059 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 1.608      ;
; -2.027 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.575      ;
; -1.979 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.368     ; 1.528      ;
; -1.966 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.514      ;
; -1.960 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.508      ;
; -1.951 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.499      ;
; -1.945 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.493      ;
; -1.939 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.487      ;
; -1.901 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.449      ;
; -1.880 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.428      ;
; -1.868 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.416      ;
; -1.834 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.382      ;
; -1.828 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 1.383      ;
; -1.800 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.348      ;
; -1.783 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.331      ;
; -1.747 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.295      ;
; -1.735 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.283      ;
; -1.696 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.244      ;
; -1.678 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.226      ;
; -1.630 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 1.185      ;
; -1.621 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 1.176      ;
; -1.610 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.369     ; 1.158      ;
; -1.556 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 1.111      ;
; -1.535 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 1.090      ;
; -1.468 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 1.023      ;
; -1.415 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 0.970      ;
; -1.400 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 0.955      ;
; -1.332 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 0.887      ;
; -1.264 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 0.819      ;
; -1.196 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.362     ; 0.751      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.725 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.042     ; 1.670      ;
; -1.669 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.478      ;
; -1.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.378      ;
; -1.561 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.370      ;
; -1.559 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.368      ;
; -1.552 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.361      ;
; -1.539 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.490      ;
; -1.539 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.490      ;
; -1.528 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.337      ;
; -1.527 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.042     ; 1.472      ;
; -1.522 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.473      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.449 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.405      ;
; -1.425 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.378      ;
; -1.425 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.378      ;
; -1.425 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.378      ;
; -1.425 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.378      ;
; -1.425 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.378      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.372      ;
; -1.406 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.042     ; 1.351      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.347      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.347      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.347      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.347      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.347      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.347      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.347      ;
; -1.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.185      ;
; -1.373 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.339      ;
; -1.371 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.178     ; 1.180      ;
; -1.360 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.308      ;
; -1.360 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.308      ;
; -1.358 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.314      ;
; -1.358 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.314      ;
; -1.358 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.314      ;
; -1.358 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.314      ;
; -1.358 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.314      ;
; -1.358 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.314      ;
; -1.358 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.314      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.308      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.308      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.308      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.308      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.308      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.308      ;
; -1.352 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.308      ;
; -1.341 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.292      ;
; -1.341 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.292      ;
; -1.340 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.306      ;
; -1.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.286      ;
; -1.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.286      ;
; -1.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.286      ;
; -1.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.286      ;
; -1.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.286      ;
; -1.338 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.286      ;
; -1.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.300      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.285      ;
; -1.327 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.042     ; 1.272      ;
; -1.324 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.275      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.270      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.270      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.270      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.270      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.270      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.270      ;
; -1.315 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.264      ;
; -1.314 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.042     ; 1.259      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.251      ;
; -1.287 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.042     ; 1.232      ;
; -1.284 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.237      ;
; -1.284 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.237      ;
; -1.284 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.237      ;
; -1.284 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.034     ; 2.237      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.280 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.054     ; 2.153      ;
; -1.174 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 2.052      ;
; -1.155 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.041     ; 2.041      ;
; -1.140 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.044     ; 2.023      ;
; -1.116 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.053     ; 1.990      ;
; -1.081 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.044     ; 1.964      ;
; -1.075 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.054     ; 1.948      ;
; -0.904 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.054     ; 1.777      ;
; -0.904 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.054     ; 1.777      ;
; -0.883 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 1.765      ;
; -0.810 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.688      ;
; -0.809 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.687      ;
; -0.722 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.043     ; 1.606      ;
; -0.714 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 1.596      ;
; -0.654 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.532      ;
; -0.519 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.047     ; 1.399      ;
; -0.507 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.385      ;
; -0.500 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.378      ;
; -0.475 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.353      ;
; -0.446 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 1.334      ;
; -0.419 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.884      ; 2.240      ;
; -0.408 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.882      ; 2.227      ;
; -0.404 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.054     ; 1.277      ;
; -0.400 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.278      ;
; -0.383 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 1.421      ;
; -0.372 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.054     ; 1.245      ;
; -0.363 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.875      ; 2.175      ;
; -0.343 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.399      ;
; -0.338 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 1.220      ;
; -0.336 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.884      ; 2.157      ;
; -0.335 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 1.217      ;
; -0.313 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.043     ; 1.197      ;
; -0.313 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.043     ; 1.197      ;
; -0.280 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.336      ;
; -0.275 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.042     ; 1.160      ;
; -0.263 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.319      ;
; -0.235 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.044     ; 1.118      ;
; -0.230 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.286      ;
; -0.214 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.270      ;
; -0.211 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.267      ;
; -0.202 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.103      ; 1.232      ;
; -0.193 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.249      ;
; -0.185 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 1.223      ;
; -0.148 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 1.196      ;
; -0.144 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 1.192      ;
; -0.143 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.199      ;
; -0.117 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.119      ; 1.163      ;
; -0.115 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.886      ; 1.938      ;
; -0.114 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 1.161      ;
; -0.113 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.885      ; 1.935      ;
; -0.111 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.103      ; 1.141      ;
; -0.098 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 1.136      ;
; -0.092 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.148      ;
; -0.092 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 1.130      ;
; -0.083 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 1.121      ;
; -0.075 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.131      ;
; -0.069 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.125      ;
; -0.061 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 1.109      ;
; -0.060 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.104      ; 1.091      ;
; -0.052 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 1.100      ;
; -0.047 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.137      ; 1.111      ;
; 0.009  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.113      ; 1.031      ;
; 0.013  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.542      ; 2.061      ;
; 0.019  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 1.028      ;
; 0.032  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 1.016      ;
; 0.039  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 1.009      ;
; 0.044  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 1.012      ;
; 0.057  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 0.981      ;
; 0.061  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 0.986      ;
; 0.063  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.103      ; 0.967      ;
; 0.067  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 0.980      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.103      ; 0.950      ;
; 0.094  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.548      ; 1.986      ;
; 0.103  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 0.945      ;
; 0.118  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.545      ; 1.959      ;
; 0.121  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 0.926      ;
; 0.122  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 0.925      ;
; 0.129  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 1.682      ;
; 0.146  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 0.892      ;
; 0.152  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.874      ; 1.659      ;
; 0.159  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.113      ; 0.881      ;
; 0.161  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 0.886      ;
; 0.194  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.710      ; 2.048      ;
; 0.195  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 0.686      ;
; 0.196  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 0.860      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.198  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.711      ; 2.055      ;
; 0.210  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.129      ; 0.846      ;
; 0.233  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.119      ; 0.813      ;
; 0.243  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.119      ; 0.803      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -0.869 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -0.980     ; 0.886      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.864 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.367     ; 0.904      ;
; -0.851 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.343     ; 0.915      ;
; -0.829 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 0.876      ;
; -0.812 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.343     ; 0.876      ;
; -0.790 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.350     ; 0.847      ;
; -0.772 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.822      ;
; -0.771 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.367     ; 0.811      ;
; -0.769 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.350     ; 0.826      ;
; -0.727 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.777      ;
; -0.726 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.776      ;
; -0.726 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.776      ;
; -0.724 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.774      ;
; -0.705 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.755      ;
; -0.697 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.359     ; 0.745      ;
; -0.689 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 0.736      ;
; -0.679 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.352     ; 0.734      ;
; -0.669 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.359     ; 0.717      ;
; -0.667 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.350     ; 0.724      ;
; -0.666 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.359     ; 0.714      ;
; -0.661 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.353     ; 0.715      ;
; -0.660 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.366     ; 0.701      ;
; -0.660 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.353     ; 0.714      ;
; -0.658 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.350     ; 0.715      ;
; -0.653 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.343     ; 0.717      ;
; -0.650 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.343     ; 0.714      ;
; -0.649 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.699      ;
; -0.646 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.366     ; 0.687      ;
; -0.639 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.343     ; 0.703      ;
; -0.630 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.680      ;
; -0.628 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 0.675      ;
; -0.627 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.352     ; 0.682      ;
; -0.625 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.343     ; 0.689      ;
; -0.615 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.353     ; 0.669      ;
; -0.614 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.350     ; 0.671      ;
; -0.613 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 0.663      ;
; -0.596 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.350     ; 0.653      ;
; -0.523 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.358     ; 0.572      ;
; -0.480 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.352     ; 0.535      ;
; -0.377 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.358     ; 0.426      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.603 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.699      ;
; -0.545 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.757      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.480 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.020      ; 1.819      ;
; -0.446 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.827      ; 1.670      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.435 ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.013      ; 1.857      ;
; -0.395 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.819      ; 1.713      ;
; -0.391 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.829      ; 1.727      ;
; -0.354 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.824      ; 1.759      ;
; -0.083 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.598      ;
; -0.083 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.598      ;
; -0.072 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.609      ;
; -0.072 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.609      ;
; -0.065 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.616      ;
; -0.062 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.619      ;
; -0.057 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.624      ;
; -0.041 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.640      ;
; -0.030 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.819      ; 1.578      ;
; -0.011 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.678      ;
; -0.006 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.683      ;
; -0.006 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.683      ;
; -0.002 ; USBBridge:inst|DOStrobes[2]                                                                       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.678      ;
; 0.040  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.721      ;
; 0.041  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.730      ;
; 0.047  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                        ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.728      ;
; 0.052  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                         ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.741      ;
; 0.062  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.192      ; 1.428      ;
; 0.090  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 0.763      ;
; 0.093  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.773      ;
; 0.094  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 1.896      ;
; 0.104  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.784      ;
; 0.108  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                        ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.780      ;
; 0.115  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 0.609      ;
; 0.127  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.807      ;
; 0.140  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.192      ; 1.506      ;
; 0.143  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.824      ;
; 0.145  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 1.947      ;
; 0.155  ; USBBridge:inst|DFFE_inst23                                                                        ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[4]                                                                        ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.164  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 0.827      ;
; 0.164  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.844      ;
; 0.174  ; lab:inst4|inst42                                                                                  ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.203      ; 1.551      ;
; 0.175  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]                                         ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.855      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.020      ; 1.974      ;
; 0.179  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.860      ;
; 0.182  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.863      ;
; 0.185  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]                                        ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 0.858      ;
; 0.190  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                        ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 0.880      ;
; 0.197  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 0.861      ;
; 0.205  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                               ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.827      ; 1.821      ;
; 0.210  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 0.884      ;
; 0.216  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                        ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.896      ;
; 0.220  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 0.715      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.243  ; lab:inst4|UA:inst100|y[11]                                                                        ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.013      ; 2.035      ;
; 0.249  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 0.744      ;
; 0.261  ; USBBridge:inst|DOStrobes[0]                                                                       ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 0.756      ;
; 0.263  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4] ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.280 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.684      ; 1.568      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.252 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.587      ;
; -0.206 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.640      ;
; -0.206 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.640      ;
; -0.206 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.640      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.640      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.640      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.640      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.640      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.640      ;
; -0.203 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.694      ; 1.655      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.668      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.668      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.668      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.668      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.668      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.668      ;
; -0.179 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.668      ;
; -0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.674      ; 1.689      ;
; -0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.674      ; 1.689      ;
; -0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.674      ; 1.689      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.133 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.683      ; 1.714      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.682      ; 1.723      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.769      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.071 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.771      ;
; -0.040 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.804      ;
; -0.040 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.804      ;
; -0.040 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.804      ;
; -0.040 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.804      ;
; -0.040 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 1.804      ;
; -0.039 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.803      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.834      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.834      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.834      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.834      ;
; -0.023 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.834      ;
; -0.019 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.823      ;
; -0.019 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.678      ; 1.823      ;
; -0.017 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.693      ; 1.840      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; -0.004 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.835      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.839      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.839      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.839      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.839      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.839      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.839      ;
; 0.008  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.676      ; 1.848      ;
; 0.016  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.855      ;
; 0.016  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.675      ; 1.855      ;
; 0.020  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.674      ; 1.858      ;
; 0.020  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.674      ; 1.858      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.666 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.027      ; 0.357      ;
; 0.765 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.027      ; 0.456      ;
; 0.771 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.032      ; 0.467      ;
; 0.853 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.033      ; 0.550      ;
; 0.859 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.034      ; 0.557      ;
; 0.868 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.028      ; 0.560      ;
; 0.877 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.030      ; 0.571      ;
; 0.885 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.028      ; 0.577      ;
; 0.887 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.023      ; 0.574      ;
; 0.896 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.028      ; 0.588      ;
; 0.898 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.032      ; 0.594      ;
; 0.899 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.581      ;
; 0.902 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.041      ; 0.607      ;
; 0.914 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.041      ; 0.619      ;
; 0.919 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.018      ; 0.601      ;
; 0.920 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.025      ; 0.609      ;
; 0.921 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.041      ; 0.626      ;
; 0.921 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.024      ; 0.609      ;
; 0.926 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.041      ; 0.631      ;
; 0.931 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.033      ; 0.628      ;
; 0.932 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.034      ; 0.630      ;
; 0.938 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.030      ; 0.632      ;
; 0.938 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.030      ; 0.632      ;
; 0.947 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.028      ; 0.639      ;
; 0.950 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.031      ; 0.645      ;
; 0.955 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.028      ; 0.647      ;
; 0.959 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.024      ; 0.647      ;
; 0.960 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.028      ; 0.652      ;
; 0.961 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.027      ; 0.652      ;
; 0.962 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.027      ; 0.653      ;
; 0.964 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.023      ; 0.651      ;
; 0.971 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.027      ; 0.662      ;
; 0.996 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.034      ; 0.694      ;
; 1.009 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.017      ; 0.690      ;
; 1.013 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.034      ; 0.711      ;
; 1.058 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.041      ; 0.763      ;
; 1.073 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.040      ; 0.777      ;
; 1.074 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.023      ; 0.761      ;
; 1.084 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.017      ; 0.765      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.451 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.583      ;
; 1.518 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.650      ;
; 1.583 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.715      ;
; 1.635 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.767      ;
; 1.648 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.780      ;
; 1.714 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.846      ;
; 1.759 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.891      ;
; 1.781 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.913      ;
; 1.830 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.962      ;
; 1.833 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 0.965      ;
; 1.852 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 0.977      ;
; 1.907 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.032      ;
; 1.918 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.043      ;
; 1.950 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.076      ;
; 1.951 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.077      ;
; 1.966 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 1.098      ;
; 1.985 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.110      ;
; 2.016 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.142      ;
; 2.028 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.154      ;
; 2.040 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.165      ;
; 2.093 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.219      ;
; 2.097 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.223      ;
; 2.105 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.230      ;
; 2.170 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.295      ;
; 2.172 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.298      ;
; 2.173 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.299      ;
; 2.177 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.302      ;
; 2.183 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.308      ;
; 2.192 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.318      ;
; 2.193 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.019     ; 1.328      ;
; 2.207 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.333      ;
; 2.208 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.019     ; 1.343      ;
; 2.241 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.367      ;
; 2.273 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.399      ;
; 2.279 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.405      ;
; 2.282 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.408      ;
; 2.285 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.411      ;
; 2.297 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.422      ;
; 2.308 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.434      ;
; 2.313 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.439      ;
; 2.330 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.456      ;
; 2.333 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.459      ;
; 2.336 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.462      ;
; 2.403 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.853     ; 1.704      ;
; 2.413 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.022     ; 1.545      ;
; 2.441 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.566      ;
; 2.460 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.586      ;
; 2.526 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.652      ;
; 2.615 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 1.741      ;
; 2.837 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.029     ; 1.962      ;
; 3.347 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.028     ; 2.473      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 1.560 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -0.868     ; 0.786      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.469 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -1.434     ; 0.952      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.246 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.183     ; 0.980      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.957 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -1.186     ; 0.688      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.597 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.496     ; 1.008      ;
; -0.441 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.496     ; 0.852      ;
; -0.096 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.047      ;
; -0.017 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 0.968      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.000   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 1.047      ;
; 0.000   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 1.047      ;
; 0.078   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.119      ; 0.968      ;
; 0.078   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.119      ; 0.968      ;
; 998.931 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.008      ;
; 998.931 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.008      ;
; 999.086 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 0.852      ;
; 999.086 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 0.852      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.172 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.852      ;
; 0.172 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.852      ;
; 0.242 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.922      ;
; 0.242 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 0.922      ;
; 0.606 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.759      ;
; 0.606 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.759      ;
; 0.742 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.894      ;
; 0.742 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.894      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.712 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.852      ;
; 0.714 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.119     ; 0.759      ;
; 0.782 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.922      ;
; 0.850 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.120     ; 0.894      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.328 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -0.867     ; 0.615      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.565 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.863     ; 0.856      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.817 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -1.124     ; 0.847      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.162  ; 0.378        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.162  ; 0.378        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.162  ; 0.378        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.162  ; 0.378        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.163  ; 0.379        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.164  ; 0.380        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.432  ; 0.616        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.432  ; 0.616        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.343  ; 0.559        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.608 ; 499.824      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.609 ; 499.825      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.609 ; 499.825      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.609 ; 499.825      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.609 ; 499.825      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.609 ; 499.825      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.609 ; 499.825      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.648 ; 499.832      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.648 ; 499.832      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 2.491 ; 3.177 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 2.491 ; 3.177 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 2.204 ; 2.895 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 1.609 ; 2.280 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 1.604 ; 2.313 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 1.353 ; 2.044 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 1.756 ; 2.501 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 1.438 ; 2.162 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 1.733 ; 2.445 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 2.056 ; 2.301 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 1.749 ; 1.979 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 2.056 ; 2.301 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 3.530 ; 4.121 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 3.458 ; 4.083 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 4.619 ; 4.881 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 4.619 ; 4.881 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.616 ; -1.232 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.784 ; -1.429 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.754 ; -1.365 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.692 ; -1.282 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.803 ; -1.436 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.694 ; -1.322 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.759 ; -1.370 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.616 ; -1.232 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.650 ; -1.236 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 0.556  ; 0.266  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 0.450  ; 0.143  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 0.556  ; 0.266  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -3.173 ; -3.761 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -3.112 ; -3.727 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.515 ; -0.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.515 ; -0.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+-----------+-------------------------------------+-------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 4.085 ; 3.785  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.085 ; 3.785  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 9.472 ; 9.872  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 7.794 ; 8.121  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.815 ; 8.197  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 8.160 ; 8.495  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 8.462 ; 8.891  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 6.942 ; 7.085  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 9.060 ; 9.424  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.687 ; 9.018  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.472 ; 9.872  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.713 ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.901  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.613 ; 6.859  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.900 ; 6.209  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.181 ; 5.369  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.268 ; 5.432  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.015 ; 6.298  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.731 ; 4.915  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.656 ; 5.863  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.197 ; 5.501  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.613 ; 6.859  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.195 ; 4.046  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.195 ; 4.046  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.811  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 9.846 ; 10.161 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.905 ; 7.424  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.846 ; 10.161 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 4.196 ; 4.328  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.051 ; 4.081  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.202 ; 4.615  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.042 ; 4.174  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.703 ; 3.804  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.726 ; 5.869  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 4.754 ; 5.033  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 4.050 ; 4.166  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 4.639 ; 4.882  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 3.765 ; 3.851  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 4.404 ; 4.558  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 4.710 ; 4.857  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 4.754 ; 5.033  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 3.917 ; 4.016  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 4.078 ; 4.219  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 4.663 ; 4.918  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 3.889 ; 3.985  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 4.424 ; 4.647  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 4.240 ; 4.421  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 4.317 ; 4.542  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 3.858 ; 3.960  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 4.016 ; 4.161  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 4.286 ; 4.442  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 4.034 ; 4.177  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 3.802 ; 3.912  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 4.190 ; 4.374  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 4.130 ; 4.284  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 3.093 ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.093 ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 9.302 ; 9.575  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 8.520 ; 9.045  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.265 ; 9.575  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.842 ; 8.371  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.383 ; 6.626  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.049 ; 7.237  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 9.302 ; 9.060  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 8.063 ; 8.440  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.292 ; 7.690  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.208 ; 2.336  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 6.397 ; 6.937  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 6.397 ; 6.937  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 2.303 ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 2.303 ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;       ; 2.448  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;       ; 2.448  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 6.213 ; 6.698  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 6.213 ; 6.698  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.642 ; 5.001  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 6.035 ; 6.406  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 3.435 ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 3.435 ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;       ; 3.653  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;       ; 3.653  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.780 ; 5.121  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.780 ; 5.121  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 2.691 ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 2.691 ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;       ; 2.959  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;       ; 2.959  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.429 ; 5.944  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.429 ; 5.944  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 2.005 ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 2.005 ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;       ; 2.101  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;       ; 2.101  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.503 ; 3.293 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.503 ; 3.293 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.990 ; 4.098 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.970 ; 5.261 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.502 ; 4.732 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.556 ; 4.739 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 5.045 ; 5.272 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 3.990 ; 4.098 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.190 ; 4.383 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.530 ; 4.765 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 5.025 ; 5.207 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.656 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.837 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.229 ; 4.368 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.465 ; 5.776 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.788 ; 4.978 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.589 ; 4.763 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.415 ; 5.700 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.229 ; 4.368 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.933 ; 5.143 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.533 ; 4.706 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.864 ; 6.115 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.875 ; 2.552 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.875 ; 3.732 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.552 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.005 ; 2.982 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.079 ; 3.278 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.396 ; 3.403 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.535 ; 3.670 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.301 ; 3.451 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.005 ; 2.982 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.380 ; 3.490 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.102 ; 3.209 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.957 ; 5.116 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 3.460 ; 3.543 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 3.734 ; 3.846 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 4.300 ; 4.534 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 3.460 ; 3.543 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 4.075 ; 4.224 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 4.407 ; 4.550 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 4.412 ; 4.680 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 3.606 ; 3.702 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 3.763 ; 3.900 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 4.324 ; 4.570 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 3.580 ; 3.673 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 4.093 ; 4.307 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 3.916 ; 4.091 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 3.991 ; 4.207 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 3.551 ; 3.649 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 3.702 ; 3.842 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 3.961 ; 4.111 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 3.718 ; 3.857 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 3.498 ; 3.605 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 3.870 ; 4.048 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 3.813 ; 3.961 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.811 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.811 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.771 ; 2.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.212 ; 3.212 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.948 ; 2.948 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.948 ; 2.948 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.084 ; 3.084 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.432 ; 3.432 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.930 ; 2.930 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.771 ; 2.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.927 ; 2.927 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 1.975 ; 2.098 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 6.160 ; 6.672 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 6.160 ; 6.672 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 2.262 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 2.262 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;       ; 2.402 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;       ; 2.402 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.500 ; 4.849 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 5.942 ; 6.385 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.500 ; 4.849 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 5.754 ; 6.125 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 3.386 ;       ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 3.386 ;       ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;       ; 3.598 ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;       ; 3.598 ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.634 ; 4.962 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.634 ; 4.962 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 2.636 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 2.636 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;       ; 2.894 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;       ; 2.894 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.179 ; 5.643 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.179 ; 5.643 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 1.976 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 1.976 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;       ; 2.069 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;       ; 2.069 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.195 ; 4.195 ; 4.429 ; 4.426 ;
; mode_usb_n ; usb_d[1]    ; 3.892 ; 3.892 ; 4.157 ; 4.153 ;
; mode_usb_n ; usb_d[2]    ; 3.892 ; 3.892 ; 4.157 ; 4.153 ;
; mode_usb_n ; usb_d[3]    ; 4.037 ; 4.037 ; 4.295 ; 4.292 ;
; mode_usb_n ; usb_d[4]    ; 4.444 ; 4.444 ; 4.658 ; 4.655 ;
; mode_usb_n ; usb_d[5]    ; 3.880 ; 3.880 ; 4.138 ; 4.134 ;
; mode_usb_n ; usb_d[6]    ; 3.694 ; 3.694 ; 3.973 ; 3.969 ;
; mode_usb_n ; usb_d[7]    ; 3.883 ; 3.883 ; 4.135 ; 4.131 ;
; mode_usb_n ; usb_rdn     ; 3.299 ; 3.296 ; 3.595 ; 3.595 ;
; mode_usb_n ; usb_wr      ; 3.429 ; 3.425 ; 3.700 ; 3.700 ;
; sw[0]      ; led[0]      ;       ; 2.558 ; 2.834 ;       ;
; sw[1]      ; led[1]      ;       ; 2.424 ; 2.720 ;       ;
; sw[1]      ; usb_d[1]    ; 4.738 ; 5.044 ; 5.042 ; 5.374 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.338 ; 3.272 ; 3.511 ; 3.511 ;
; mode_usb_n ; usb_d[1]    ; 3.036 ; 2.978 ; 3.247 ; 3.247 ;
; mode_usb_n ; usb_d[2]    ; 3.036 ; 2.978 ; 3.247 ; 3.247 ;
; mode_usb_n ; usb_d[3]    ; 3.186 ; 3.120 ; 3.383 ; 3.383 ;
; mode_usb_n ; usb_d[4]    ; 3.576 ; 3.510 ; 3.731 ; 3.731 ;
; mode_usb_n ; usb_d[5]    ; 3.024 ; 2.966 ; 3.229 ; 3.229 ;
; mode_usb_n ; usb_d[6]    ; 2.846 ; 2.788 ; 3.070 ; 3.070 ;
; mode_usb_n ; usb_d[7]    ; 3.028 ; 2.970 ; 3.226 ; 3.226 ;
; mode_usb_n ; usb_rdn     ; 2.427 ; 2.427 ; 2.792 ; 2.726 ;
; mode_usb_n ; usb_wr      ; 2.549 ; 2.549 ; 2.882 ; 2.824 ;
; sw[0]      ; led[0]      ;       ; 2.522 ; 2.802 ;       ;
; sw[1]      ; led[1]      ;       ; 2.393 ; 2.693 ;       ;
; sw[1]      ; usb_d[1]    ; 4.615 ; 4.896 ; 4.907 ; 5.219 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.271   ; -1.436  ; -4.739   ; 0.172   ; -1.487              ;
;  USBBridge:inst|USBRDn                             ; -5.084   ; -0.280  ; -2.314   ; 0.712   ; -1.487              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.531   ; 0.666   ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 19.597              ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -3.640   ; -1.436  ; -1.268   ; 0.172   ; 499.454             ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.271   ; 1.451   ; -4.147   ; 1.565   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -3.129   ; 1.560   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.587   ; 1.328   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -4.739   ; 1.817   ; -1.487              ;
; Design-wide TNS                                    ; -676.216 ; -25.832 ; -21.507  ; 0.0     ; -226.024            ;
;  USBBridge:inst|USBRDn                             ; -453.421 ; -11.558 ; -4.278   ; 0.000   ; -172.492            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -69.404  ; 0.000   ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -141.991 ; -14.274 ; -4.756   ; 0.000   ; 0.000               ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.271   ; 0.000   ; -4.147   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -3.129   ; 0.000   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.587   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -4.739   ; 0.000   ; -1.487              ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 5.353 ; 5.596 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 5.353 ; 5.596 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.738 ; 4.966 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 3.644 ; 3.652 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.489 ; 3.601 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.920 ; 3.108 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 3.788 ; 3.841 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 3.072 ; 3.292 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 3.654 ; 3.791 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 3.976 ; 4.315 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 3.542 ; 3.665 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 3.976 ; 4.315 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 7.328 ; 7.622 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 7.203 ; 7.589 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 9.313 ; 9.286 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 9.313 ; 9.286 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.616 ; -1.119 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.784 ; -1.427 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.754 ; -1.365 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.692 ; -1.282 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.803 ; -1.436 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.694 ; -1.260 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.759 ; -1.370 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.616 ; -1.119 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.650 ; -1.176 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 1.844  ; 1.654  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 1.520  ; 1.396  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.844  ; 1.654  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -3.173 ; -3.761 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -3.112 ; -3.727 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.515 ; -0.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.515 ; -0.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 8.174  ; 8.408  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.174  ; 8.408  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 20.182 ; 19.639 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 16.991 ; 16.835 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 17.380 ; 16.936 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 17.683 ; 17.422 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 19.156 ; 18.365 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 14.707 ; 14.510 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 19.792 ; 19.250 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 19.006 ; 18.617 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 20.182 ; 19.639 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 5.735  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 5.457  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.844 ; 13.528 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.843 ; 12.600 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.285 ; 10.968 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.378 ; 11.116 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.274 ; 12.846 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.135 ; 10.135 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.366 ; 12.125 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.400 ; 11.260 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.844 ; 13.528 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 9.097  ; 9.163  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.097  ; 9.163  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.352  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 22.048 ; 21.731 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.223 ; 15.708 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 22.048 ; 21.731 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 9.035  ; 8.766  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 9.080  ; 8.804  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.619  ; 9.419  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 8.605  ; 8.424  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 8.056  ; 7.913  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 11.665 ; 11.564 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 10.639 ; 10.418 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 9.130  ; 8.989  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 10.353 ; 10.181 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 8.541  ; 8.407  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 10.027 ; 9.735  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 10.036 ; 10.000 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 10.577 ; 10.418 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 8.916  ; 8.737  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 9.157  ; 9.057  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 10.639 ; 10.315 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 8.861  ; 8.659  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 9.893  ; 9.763  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 9.551  ; 9.429  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 9.785  ; 9.605  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 8.756  ; 8.604  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 9.058  ; 8.918  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 9.705  ; 9.475  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 9.129  ; 9.024  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 8.611  ; 8.482  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 9.509  ; 9.366  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 9.387  ; 9.185  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 6.057  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.057  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 20.069 ; 20.003 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 19.109 ; 18.585 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 20.069 ; 19.752 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 17.720 ; 16.957 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 14.277 ; 13.749 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 15.452 ; 15.149 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 19.545 ; 20.003 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 17.515 ; 17.199 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 15.791 ; 15.329 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.742  ; 4.661  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 15.116 ; 14.215 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 15.116 ; 14.215 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 4.776  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 4.776  ;        ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;        ; 4.617  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;        ; 4.617  ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 14.317 ; 13.692 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 14.317 ; 13.692 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.515 ; 10.181 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 13.342 ; 13.064 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 6.781  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 6.781  ;        ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;        ; 6.598  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;        ; 6.598  ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 11.010 ; 10.520 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 11.010 ; 10.520 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 5.605  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 5.605  ;        ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;        ; 5.569  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;        ; 5.569  ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 12.366 ; 12.025 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 12.366 ; 12.025 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 4.158  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 4.158  ;        ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;        ; 4.007  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;        ; 4.007  ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.503 ; 3.293 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.503 ; 3.293 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.990 ; 4.098 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.970 ; 5.261 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.502 ; 4.732 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.556 ; 4.739 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 5.045 ; 5.272 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 3.990 ; 4.098 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.190 ; 4.383 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.530 ; 4.765 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 5.025 ; 5.207 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.656 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.837 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.229 ; 4.368 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.465 ; 5.776 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.788 ; 4.978 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.589 ; 4.763 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.415 ; 5.700 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.229 ; 4.368 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.933 ; 5.143 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.533 ; 4.706 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.864 ; 6.115 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.875 ; 2.552 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.875 ; 3.732 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.552 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.005 ; 2.982 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.079 ; 3.278 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.396 ; 3.403 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.535 ; 3.670 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.301 ; 3.451 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.005 ; 2.982 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.380 ; 3.490 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.102 ; 3.209 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.957 ; 5.116 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; y[*]      ; clk_25mhz                           ; 3.460 ; 3.543 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[0]     ; clk_25mhz                           ; 3.734 ; 3.846 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[2]     ; clk_25mhz                           ; 4.300 ; 4.534 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[3]     ; clk_25mhz                           ; 3.460 ; 3.543 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[4]     ; clk_25mhz                           ; 4.075 ; 4.224 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[5]     ; clk_25mhz                           ; 4.407 ; 4.550 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[6]     ; clk_25mhz                           ; 4.412 ; 4.680 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[7]     ; clk_25mhz                           ; 3.606 ; 3.702 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[8]     ; clk_25mhz                           ; 3.763 ; 3.900 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[10]    ; clk_25mhz                           ; 4.324 ; 4.570 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[12]    ; clk_25mhz                           ; 3.580 ; 3.673 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[13]    ; clk_25mhz                           ; 4.093 ; 4.307 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[14]    ; clk_25mhz                           ; 3.916 ; 4.091 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[16]    ; clk_25mhz                           ; 3.991 ; 4.207 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[17]    ; clk_25mhz                           ; 3.551 ; 3.649 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[18]    ; clk_25mhz                           ; 3.702 ; 3.842 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[19]    ; clk_25mhz                           ; 3.961 ; 4.111 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[20]    ; clk_25mhz                           ; 3.718 ; 3.857 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[21]    ; clk_25mhz                           ; 3.498 ; 3.605 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[22]    ; clk_25mhz                           ; 3.870 ; 4.048 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  y[26]    ; clk_25mhz                           ; 3.813 ; 3.961 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.811 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.811 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.771 ; 2.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.212 ; 3.212 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.948 ; 2.948 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.948 ; 2.948 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.084 ; 3.084 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.432 ; 3.432 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.930 ; 2.930 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.771 ; 2.771 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.927 ; 2.927 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 1.975 ; 2.098 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 6.160 ; 6.672 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 6.160 ; 6.672 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ; 2.262 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ; 2.262 ;       ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[11]          ;       ; 2.402 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
;  y[11]    ; lab:inst4|UA:inst100|y[11]          ;       ; 2.402 ; Fall       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.500 ; 4.849 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 5.942 ; 6.385 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.500 ; 4.849 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 5.754 ; 6.125 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ; 3.386 ;       ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ; 3.386 ;       ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; y[*]      ; lab:inst4|UA:inst100|y[1]           ;       ; 3.598 ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
;  y[1]     ; lab:inst4|UA:inst100|y[1]           ;       ; 3.598 ; Fall       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.634 ; 4.962 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.634 ; 4.962 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ; 2.636 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ; 2.636 ;       ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[23]          ;       ; 2.894 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
;  y[23]    ; lab:inst4|UA:inst100|y[23]          ;       ; 2.894 ; Fall       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.179 ; 5.643 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.179 ; 5.643 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ; 1.976 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ; 1.976 ;       ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
; y[*]      ; lab:inst4|UA:inst100|y[24]          ;       ; 2.069 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
;  y[24]    ; lab:inst4|UA:inst100|y[24]          ;       ; 2.069 ; Fall       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 6.899  ; 6.762  ; 7.307  ; 7.307  ;
; mode_usb_n ; usb_d[1]    ; 6.291  ; 6.160  ; 6.627  ; 6.627  ;
; mode_usb_n ; usb_d[2]    ; 6.291  ; 6.160  ; 6.627  ; 6.627  ;
; mode_usb_n ; usb_d[3]    ; 6.590  ; 6.453  ; 6.947  ; 6.947  ;
; mode_usb_n ; usb_d[4]    ; 7.407  ; 7.270  ; 7.941  ; 7.941  ;
; mode_usb_n ; usb_d[5]    ; 6.294  ; 6.163  ; 6.646  ; 6.646  ;
; mode_usb_n ; usb_d[6]    ; 5.925  ; 5.794  ; 6.238  ; 6.238  ;
; mode_usb_n ; usb_d[7]    ; 6.287  ; 6.156  ; 6.645  ; 6.645  ;
; mode_usb_n ; usb_rdn     ; 5.040  ; 5.040  ; 5.312  ; 5.175  ;
; mode_usb_n ; usb_wr      ; 5.325  ; 5.325  ; 5.457  ; 5.326  ;
; sw[0]      ; led[0]      ;        ; 5.035  ; 5.176  ;        ;
; sw[1]      ; led[1]      ;        ; 4.783  ; 4.883  ;        ;
; sw[1]      ; usb_d[1]    ; 10.382 ; 10.007 ; 10.476 ; 10.178 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.338 ; 3.272 ; 3.511 ; 3.511 ;
; mode_usb_n ; usb_d[1]    ; 3.036 ; 2.978 ; 3.247 ; 3.247 ;
; mode_usb_n ; usb_d[2]    ; 3.036 ; 2.978 ; 3.247 ; 3.247 ;
; mode_usb_n ; usb_d[3]    ; 3.186 ; 3.120 ; 3.383 ; 3.383 ;
; mode_usb_n ; usb_d[4]    ; 3.576 ; 3.510 ; 3.731 ; 3.731 ;
; mode_usb_n ; usb_d[5]    ; 3.024 ; 2.966 ; 3.229 ; 3.229 ;
; mode_usb_n ; usb_d[6]    ; 2.846 ; 2.788 ; 3.070 ; 3.070 ;
; mode_usb_n ; usb_d[7]    ; 3.028 ; 2.970 ; 3.226 ; 3.226 ;
; mode_usb_n ; usb_rdn     ; 2.427 ; 2.427 ; 2.792 ; 2.726 ;
; mode_usb_n ; usb_wr      ; 2.549 ; 2.549 ; 2.882 ; 2.824 ;
; sw[0]      ; led[0]      ;       ; 2.522 ; 2.802 ;       ;
; sw[1]      ; led[1]      ;       ; 2.393 ; 2.693 ;       ;
; sw[1]      ; usb_d[1]    ; 4.615 ; 4.896 ; 4.907 ; 5.219 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; y[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; y[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; y[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; y[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; y[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 511      ; 375      ; 948      ; 1924     ;
; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 123      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 25       ; 122      ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 39       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 511      ; 375      ; 948      ; 1924     ;
; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 123      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 25       ; 122      ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 39       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 178   ; 178  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 343   ; 343  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 14 11:25:06 2019
Info: Command: quartus_sta lab -c lab
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "ALUUAPR" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALUUAPR -section_id Top was ignored
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst4|inst50~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[1] lab:inst4|UA:inst100|y[1]
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[23] lab:inst4|UA:inst100|y[23]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[11] lab:inst4|UA:inst100|y[11]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[24] lab:inst4|UA:inst100|y[24]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.271
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.271        -8.271 lab:inst4|UA:inst100|y[11] 
    Info:    -5.084      -453.421 USBBridge:inst|USBRDn 
    Info:    -3.640      -141.991 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -3.129        -3.129 lab:inst4|UA:inst100|y[1] 
    Info:    -2.531       -69.404 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -1.235
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.235       -11.943 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.064        -0.968 USBBridge:inst|USBRDn 
    Info:     1.220         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     3.220         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.518         0.000 lab:inst4|UA:inst100|y[1] 
Info: Worst-case recovery slack is -4.739
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.739        -4.739 lab:inst4|UA:inst100|y[24] 
    Info:    -4.147        -4.147 lab:inst4|UA:inst100|y[11] 
    Info:    -3.587        -3.587 lab:inst4|UA:inst100|y[23] 
    Info:    -2.314        -4.278 USBBridge:inst|USBRDn 
    Info:    -1.268        -4.756 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.757
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.757         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.674         0.000 USBBridge:inst|USBRDn 
    Info:     3.395         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     3.995         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     4.623         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.929         0.000 clk_25mhz 
    Info:   499.580         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.582
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.582        -7.582 lab:inst4|UA:inst100|y[11] 
    Info:    -4.716      -423.634 USBBridge:inst|USBRDn 
    Info:    -3.284      -122.259 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.839        -2.839 lab:inst4|UA:inst100|y[1] 
    Info:    -2.453       -67.035 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -1.436
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.436        -8.741 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.006         0.000 USBBridge:inst|USBRDn 
    Info:     1.280         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.975         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.199         0.000 lab:inst4|UA:inst100|y[1] 
Info: Worst-case recovery slack is -4.495
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.495        -4.495 lab:inst4|UA:inst100|y[24] 
    Info:    -3.890        -3.890 lab:inst4|UA:inst100|y[11] 
    Info:    -3.347        -3.347 lab:inst4|UA:inst100|y[23] 
    Info:    -2.117        -3.836 USBBridge:inst|USBRDn 
    Info:    -1.005        -3.740 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.672
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.672         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.561         0.000 USBBridge:inst|USBRDn 
    Info:     3.264         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     3.822         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     4.428         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.917         0.000 clk_25mhz 
    Info:   499.454         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.359
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.359        -3.359 lab:inst4|UA:inst100|y[11] 
    Info:    -1.725      -135.897 USBBridge:inst|USBRDn 
    Info:    -1.280       -24.271 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.869        -0.869 lab:inst4|UA:inst100|y[1] 
    Info:    -0.864       -21.924 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -0.603
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.603       -14.274 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.280       -11.558 USBBridge:inst|USBRDn 
    Info:     0.666         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     1.451         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     1.560         0.000 lab:inst4|UA:inst100|y[1] 
Info: Worst-case recovery slack is -1.469
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.469        -1.469 lab:inst4|UA:inst100|y[24] 
    Info:    -1.246        -1.246 lab:inst4|UA:inst100|y[11] 
    Info:    -0.957        -0.957 lab:inst4|UA:inst100|y[23] 
    Info:    -0.597        -1.038 USBBridge:inst|USBRDn 
    Info:     0.000         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.172
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.172         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.712         0.000 USBBridge:inst|USBRDn 
    Info:     1.328         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     1.565         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     1.817         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[11] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[1] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[23] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[24] 
    Info:    19.597         0.000 clk_25mhz 
    Info:   499.607         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Sat Dec 14 11:25:16 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


>>>>>>> f5f044ec4e6736365cbbed6454219d8c87e6af10
