Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  5 23:38:33 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_maquina_estado_calcu_control_sets_placed.rpt
| Design       : top_maquina_estado_calcu
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           18 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             545 |          207 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|                              Clock Signal                              |                         Enable Signal                        |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/led_error_o_i_1_n_0          | rst_pi_IBUF                                    |                1 |              1 |
|  mode_calculadora/module_control/leds_rgb_control/rgb_o_reg[2]_i_2_n_0 |                                                              |                                                |                2 |              3 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_full[3]_i_1_n_0     | rst_pi_IBUF                                    |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | barrido/barrido/contador_full[3]_i_1__0_n_0                  | barrido/module_clock_divider/SR[0]             |                1 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/operacion_o[3]_i_1_n_0       |                                                |                1 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | barrido/module_clock_divider/E[0]                            | barrido/module_clock_divider/SR[0]             |                1 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   |                                                              |                                                |                2 |              5 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   |                                                              | module_memoria_calcu/FSM_onehot_state_reg[1]_0 |                2 |              5 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/addr_rs1_o[4]_i_1_n_0        | rst_pi_IBUF                                    |                1 |              5 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/addr_rs2_o[4]_i_1_n_0        | rst_pi_IBUF                                    |                1 |              5 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador[4]_i_1__0_n_0       | rst_pi_IBUF                                    |                3 |              5 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | barrido/module_clock_divider/E[0]                            | barrido/barrido/contador[4]_i_1_n_0            |                1 |              5 |
|  next_state                                                            |                                                              |                                                |                2 |              7 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[3]_2[0]         | rst_pi_IBUF                                    |                7 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_0[0]         | rst_pi_IBUF                                    |                3 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_7[0]         | rst_pi_IBUF                                    |                7 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[0]_2[0]         | rst_pi_IBUF                                    |               11 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[0]_0[0]         | rst_pi_IBUF                                    |                6 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[2]_3[0]         | rst_pi_IBUF                                    |                6 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_4[0]         | rst_pi_IBUF                                    |                4 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[2]_1[0]         | rst_pi_IBUF                                    |                9 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[0]_3[0]         | rst_pi_IBUF                                    |                4 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[3]_4[0]         | rst_pi_IBUF                                    |                7 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/FSM_onehot_state_reg[1]_1[0] | rst_pi_IBUF                                    |                4 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_10[0]        | rst_pi_IBUF                                    |                8 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_6[0]         | rst_pi_IBUF                                    |                4 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_8[0]         | rst_pi_IBUF                                    |                5 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_11[0]        | rst_pi_IBUF                                    |                5 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[1]_0[0]         | rst_pi_IBUF                                    |                5 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/FSM_onehot_state_reg[1][0]   | rst_pi_IBUF                                    |                6 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[2]_2[0]         | rst_pi_IBUF                                    |                5 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[3]_0[0]         | rst_pi_IBUF                                    |                6 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[1]_2[0]         | rst_pi_IBUF                                    |                8 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[3]_3[0]         | rst_pi_IBUF                                    |                4 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_3[0]         | rst_pi_IBUF                                    |               10 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_5[0]         | rst_pi_IBUF                                    |                6 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_1[0]         | rst_pi_IBUF                                    |                5 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[2]_0[0]         | rst_pi_IBUF                                    |                4 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_9[0]         | rst_pi_IBUF                                    |                7 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[3]_1[0]         | rst_pi_IBUF                                    |                5 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[4]_2[0]         | rst_pi_IBUF                                    |                7 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[1]_1[0]         | rst_pi_IBUF                                    |                8 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/E[0]                         | rst_pi_IBUF                                    |                7 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | mode_calculadora/module_control/contador_reg[0]_1[0]         | rst_pi_IBUF                                    |                8 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   | seg7_control_calcu/register_pp/state[15]_i_1_n_0             | rst_pi_IBUF                                    |                5 |             16 |
|  generate_clock_10Mhz/inst/CLK_10MHZ                                   |                                                              | rst_pi_IBUF                                    |               16 |             68 |
+------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------+------------------+----------------+


