\doxysubsubsection{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}
\hypertarget{group___configuration__section__for___c_m_s_i_s}{}\label{group___configuration__section__for___c_m_s_i_s}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection*{Makrolar}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Typedef\textquotesingle{}ler}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Enümerasyonlar}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} \{ \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\+\_\+\+STAMP\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\+\_\+\+Stream0\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\+\_\+\+Stream1\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\+\_\+\+Stream2\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2}{DMA1\+\_\+\+Stream3\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a}{DMA1\+\_\+\+Stream4\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\+\_\+\+Stream5\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\+\_\+\+Stream6\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3}{ADC\+\_\+\+IRQn}} = 18
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Ayrıntılı tanımlama}


\doxysubsubsubsection{Makro Dokümantasyonu}
\Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}}
{\footnotesize\ttfamily \label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}}
{\footnotesize\ttfamily \label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

FPU present ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F4\+XX provides an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F4\+XX uses 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used ~\newline
 

\doxysubsubsubsection{Typedef Dokümantasyonu}
\Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!IRQn\_Type@{IRQn\_Type}}
\index{IRQn\_Type@{IRQn\_Type}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{IRQn\_Type}{IRQn\_Type}}
{\footnotesize\ttfamily \label{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3} 
typedef enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}



STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. 



\doxysubsubsubsection{Enümerasyon Tipi Dokümantasyonu}
\Hypertarget{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!IRQn@{IRQn}}
\index{IRQn@{IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{IRQn}{IRQn}}
{\footnotesize\ttfamily \label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}}



STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. 

\begin{DoxyEnumFields}[2]{Enümeratör}
\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
Non\+Maskable\+Int\+\_\+\+IRQn&2 Non Maskable Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
Memory\+Management\+\_\+\+IRQn&4 Cortex-\/\+M4 Memory Management Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!BusFault\_IRQn@{BusFault\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
Bus\+Fault\+\_\+\+IRQn&5 Cortex-\/\+M4 Bus Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
Usage\+Fault\+\_\+\+IRQn&6 Cortex-\/\+M4 Usage Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SVCall\_IRQn@{SVCall\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
SVCall\+\_\+\+IRQn&11 Cortex-\/\+M4 SV Call Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
Debug\+Monitor\+\_\+\+IRQn&12 Cortex-\/\+M4 Debug Monitor Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PendSV\_IRQn@{PendSV\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
Pend\+SV\+\_\+\+IRQn&14 Cortex-\/\+M4 Pend SV Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SysTick\_IRQn@{SysTick\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
Sys\+Tick\+\_\+\+IRQn&15 Cortex-\/\+M4 System Tick Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WWDG\_IRQn@{WWDG\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!WWDG\_IRQn@{WWDG\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
WWDG\+\_\+\+IRQn&Window Watch\+Dog Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PVD\_IRQn@{PVD\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PVD\_IRQn@{PVD\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
PVD\+\_\+\+IRQn&PVD through EXTI Line detection Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TAMP\_STAMP\_IRQn@{TAMP\_STAMP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TAMP\_STAMP\_IRQn@{TAMP\_STAMP\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
TAMP\+\_\+\+STAMP\+\_\+\+IRQn&Tamper and Time\+Stamp interrupts through the EXTI line ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_WKUP\_IRQn@{RTC\_WKUP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RTC\_WKUP\_IRQn@{RTC\_WKUP\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
RTC\+\_\+\+WKUP\+\_\+\+IRQn&RTC Wakeup interrupt through the EXTI line ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FLASH\_IRQn@{FLASH\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!FLASH\_IRQn@{FLASH\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
FLASH\+\_\+\+IRQn&FLASH global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_IRQn@{RCC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RCC\_IRQn@{RCC\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
RCC\+\_\+\+IRQn&RCC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI0\_IRQn@{EXTI0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI0\_IRQn@{EXTI0\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
EXTI0\+\_\+\+IRQn&EXTI Line0 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI1\_IRQn@{EXTI1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI1\_IRQn@{EXTI1\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
EXTI1\+\_\+\+IRQn&EXTI Line1 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI2\_IRQn@{EXTI2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI2\_IRQn@{EXTI2\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
EXTI2\+\_\+\+IRQn&EXTI Line2 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI3\_IRQn@{EXTI3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI3\_IRQn@{EXTI3\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
EXTI3\+\_\+\+IRQn&EXTI Line3 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI4\_IRQn@{EXTI4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI4\_IRQn@{EXTI4\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
EXTI4\+\_\+\+IRQn&EXTI Line4 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream0\_IRQn@{DMA1\_Stream0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream0\_IRQn@{DMA1\_Stream0\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
DMA1\+\_\+\+Stream0\+\_\+\+IRQn&DMA1 Stream 0 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream1\_IRQn@{DMA1\_Stream1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream1\_IRQn@{DMA1\_Stream1\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
DMA1\+\_\+\+Stream1\+\_\+\+IRQn&DMA1 Stream 1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream2\_IRQn@{DMA1\_Stream2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream2\_IRQn@{DMA1\_Stream2\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
DMA1\+\_\+\+Stream2\+\_\+\+IRQn&DMA1 Stream 2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream3\_IRQn@{DMA1\_Stream3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream3\_IRQn@{DMA1\_Stream3\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
DMA1\+\_\+\+Stream3\+\_\+\+IRQn&DMA1 Stream 3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream4\_IRQn@{DMA1\_Stream4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream4\_IRQn@{DMA1\_Stream4\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
DMA1\+\_\+\+Stream4\+\_\+\+IRQn&DMA1 Stream 4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream5\_IRQn@{DMA1\_Stream5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream5\_IRQn@{DMA1\_Stream5\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
DMA1\+\_\+\+Stream5\+\_\+\+IRQn&DMA1 Stream 5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Stream6\_IRQn@{DMA1\_Stream6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Stream6\_IRQn@{DMA1\_Stream6\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
DMA1\+\_\+\+Stream6\+\_\+\+IRQn&DMA1 Stream 6 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ADC\_IRQn@{ADC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!ADC\_IRQn@{ADC\_IRQn}}}\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083} 
ADC\+\_\+\+IRQn&ADC1, ADC2 and ADC3 global Interrupts ~\newline
 \\
\hline

\end{DoxyEnumFields}
