abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 3206278936
[133800] is replaced by [122747] with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit result/c7552_1_0_2730_69.4.blif
time = 23224171 us
--------------- round 2 ---------------
seed = 3711542895
[122760] is replaced by [124995] with estimated error 3e-05
error = 3e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit result/c7552_2_3e-05_2710_69.4.blif
time = 45217668 us
--------------- round 3 ---------------
seed = 172785795
[125607] is replaced by [24292] with estimated error 3e-05
error = 3e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit result/c7552_3_3e-05_2708_69.4.blif
time = 67034377 us
--------------- round 4 ---------------
seed = 4258260646
[124903] is replaced by zero with estimated error 0.00011
error = 0.00011
area = 2703
delay = 69.4
#gates = 1105
output circuit result/c7552_4_0.00011_2703_69.4.blif
time = 88768066 us
--------------- round 5 ---------------
seed = 2233986496
[38381] is replaced by [124767] with estimated error 4e-05
error = 4e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit result/c7552_5_4e-05_2701_69.4.blif
time = 110348042 us
--------------- round 6 ---------------
seed = 1388499516
[125604] is replaced by [122532] with estimated error 6e-05
error = 6e-05
area = 2699
delay = 69.4
#gates = 1103
output circuit result/c7552_6_6e-05_2699_69.4.blif
time = 131956198 us
--------------- round 7 ---------------
seed = 327552555
[32818] is replaced by [122701] with estimated error 0.00015
error = 0.00015
area = 2694
delay = 69.4
#gates = 1101
output circuit result/c7552_7_0.00015_2694_69.4.blif
time = 153494192 us
--------------- round 8 ---------------
seed = 2882361193
[116062] is replaced by [126662] with estimated error 0.0001
error = 0.0001
area = 2683
delay = 69.4
#gates = 1097
output circuit result/c7552_8_0.0001_2683_69.4.blif
time = 175012244 us
--------------- round 9 ---------------
seed = 4059612995
[125601] is replaced by [125830] with estimated error 0.00014
error = 0.00014
area = 2681
delay = 69.4
#gates = 1096
output circuit result/c7552_9_0.00014_2681_69.4.blif
time = 196349990 us
--------------- round 10 ---------------
seed = 3288065633
[125603] is replaced by [124995] with estimated error 0.00027
error = 0.00027
area = 2680
delay = 69.4
#gates = 1095
output circuit result/c7552_10_0.00027_2680_69.4.blif
time = 217606771 us
--------------- round 11 ---------------
seed = 1870293244
[126564] is replaced by [122696] with estimated error 0.00026
error = 0.00026
area = 2676
delay = 69.4
#gates = 1094
output circuit result/c7552_11_0.00026_2676_69.4.blif
time = 238861755 us
--------------- round 12 ---------------
seed = 2382867584
[122763] is replaced by one with estimated error 0.00025
error = 0.00025
area = 2671
delay = 69.4
#gates = 1092
output circuit result/c7552_12_0.00025_2671_69.4.blif
time = 260085340 us
--------------- round 13 ---------------
seed = 2984828139
10729 is replaced by one with estimated error 0.00022
error = 0.00022
area = 2662
delay = 69.4
#gates = 1089
output circuit result/c7552_13_0.00022_2662_69.4.blif
time = 281232839 us
--------------- round 14 ---------------
seed = 1328901526
[121766] is replaced by [111393] with estimated error 0.00029
error = 0.00029
area = 2659
delay = 69.4
#gates = 1088
output circuit result/c7552_14_0.00029_2659_69.4.blif
time = 302241391 us
--------------- round 15 ---------------
seed = 3372923503
[122804] is replaced by one with estimated error 0.00042
error = 0.00042
area = 2652
delay = 69.4
#gates = 1085
output circuit result/c7552_15_0.00042_2652_69.4.blif
time = 323283796 us
--------------- round 16 ---------------
seed = 2250478028
[127134] is replaced by [122641] with estimated error 0.00043
error = 0.00043
area = 2649
delay = 69.4
#gates = 1083
output circuit result/c7552_16_0.00043_2649_69.4.blif
time = 344161983 us
--------------- round 17 ---------------
seed = 1242489528
[125290] is replaced by [124611] with estimated error 0.00027
error = 0.00027
area = 2646
delay = 69.4
#gates = 1081
output circuit result/c7552_17_0.00027_2646_69.4.blif
time = 364991293 us
--------------- round 18 ---------------
seed = 3424856991
[122966] is replaced by [124341] with estimated error 0.00021
error = 0.00021
area = 2643
delay = 69.4
#gates = 1080
output circuit result/c7552_18_0.00021_2643_69.4.blif
time = 385689388 us
--------------- round 19 ---------------
seed = 3160712883
[111393] is replaced by [125951] with inverter with estimated error 0.00031
error = 0.00031
area = 2642
delay = 69.4
#gates = 1080
output circuit result/c7552_19_0.00031_2642_69.4.blif
time = 406361707 us
--------------- round 20 ---------------
seed = 1161626930
[24321] is replaced by [125087] with estimated error 0.00024
error = 0.00024
area = 2640
delay = 69.4
#gates = 1079
output circuit result/c7552_20_0.00024_2640_69.4.blif
time = 427044893 us
--------------- round 21 ---------------
seed = 2925245681
n1443 is replaced by zero with estimated error 0.00037
error = 0.00037
area = 2639
delay = 69.4
#gates = 1078
output circuit result/c7552_21_0.00037_2639_69.4.blif
time = 447713715 us
--------------- round 22 ---------------
seed = 3443655538
[122987] is replaced by [125075] with estimated error 0.00028
error = 0.00028
area = 2637
delay = 69.4
#gates = 1077
output circuit result/c7552_22_0.00028_2637_69.4.blif
time = 468291678 us
--------------- round 23 ---------------
seed = 2579424381
[122794] is replaced by [122789] with estimated error 0.00034
error = 0.00034
area = 2633
delay = 69.4
#gates = 1076
output circuit result/c7552_23_0.00034_2633_69.4.blif
time = 488811165 us
--------------- round 24 ---------------
seed = 1204397366
[122795] is replaced by [125951] with estimated error 0.00031
error = 0.00031
area = 2630
delay = 69.4
#gates = 1075
output circuit result/c7552_24_0.00031_2630_69.4.blif
time = 509336315 us
--------------- round 25 ---------------
seed = 451243062
[125449] is replaced by [122532] with estimated error 0.0003
error = 0.0003
area = 2628
delay = 69.4
#gates = 1074
output circuit result/c7552_25_0.0003_2628_69.4.blif
time = 529989412 us
--------------- round 26 ---------------
seed = 3788470645
[119502] is replaced by zero with estimated error 0.00043
error = 0.00043
area = 2626
delay = 69.4
#gates = 1073
output circuit result/c7552_26_0.00043_2626_69.4.blif
time = 550529669 us
--------------- round 27 ---------------
seed = 4038907836
[119498] is replaced by zero with estimated error 0.00044
error = 0.00044
area = 2624
delay = 69.4
#gates = 1072
output circuit result/c7552_27_0.00044_2624_69.4.blif
time = 571064171 us
--------------- round 28 ---------------
seed = 2769549980
[126069] is replaced by [267980] with estimated error 0.00031
error = 0.00031
area = 2623
delay = 69.4
#gates = 1071
output circuit result/c7552_28_0.00031_2623_69.4.blif
time = 591502215 us
--------------- round 29 ---------------
seed = 3215909569
[124064] is replaced by [122567] with estimated error 0.00038
error = 0.00038
area = 2622
delay = 65.9
#gates = 1070
output circuit result/c7552_29_0.00038_2622_65.9.blif
time = 611929609 us
--------------- round 30 ---------------
seed = 918286797
[124460] is replaced by [125087] with estimated error 0.00044
error = 0.00044
area = 2621
delay = 65.9
#gates = 1069
output circuit result/c7552_30_0.00044_2621_65.9.blif
time = 632507460 us
--------------- round 31 ---------------
seed = 2826378818
[126850] is replaced by [125972] with inverter with estimated error 0.00049
error = 0.00049
area = 2615
delay = 65.9
#gates = 1067
output circuit result/c7552_31_0.00049_2615_65.9.blif
time = 652803931 us
--------------- round 32 ---------------
seed = 3054697919
n1444 is replaced by [122532] with estimated error 0.00052
error = 0.00052
area = 2614
delay = 65.9
#gates = 1066
output circuit result/c7552_32_0.00052_2614_65.9.blif
time = 673332943 us
--------------- round 33 ---------------
seed = 3593112272
[126896] is replaced by [125951] with estimated error 0.00052
error = 0.00052
area = 2611
delay = 65.9
#gates = 1065
output circuit result/c7552_33_0.00052_2611_65.9.blif
time = 693542162 us
--------------- round 34 ---------------
seed = 4195591214
[126845] is replaced by [122704] with estimated error 0.0006
error = 0.0006
area = 2608
delay = 65.9
#gates = 1064
output circuit result/c7552_34_0.0006_2608_65.9.blif
time = 713695655 us
--------------- round 35 ---------------
seed = 2020185868
[118996] is replaced by [126263] with estimated error 0.00055
error = 0.00055
area = 2601
delay = 65.9
#gates = 1062
output circuit result/c7552_35_0.00055_2601_65.9.blif
time = 733857115 us
--------------- round 36 ---------------
seed = 2908719367
[149992] is replaced by [122694] with estimated error 0.00082
error = 0.00082
area = 2591
delay = 65.9
#gates = 1058
output circuit result/c7552_36_0.00082_2591_65.9.blif
time = 754044963 us
--------------- round 37 ---------------
seed = 1532509888
[113138] is replaced by [122770] with estimated error 0.00162
error = 0.00162
area = 2559
delay = 65.9
#gates = 1047
output circuit result/c7552_37_0.00162_2559_65.9.blif
time = 773926051 us
--------------- round 38 ---------------
seed = 689662804
[122742] is replaced by one with estimated error 0.00222
error = 0.00222
area = 2549
delay = 65.9
#gates = 1043
output circuit result/c7552_38_0.00222_2549_65.9.blif
time = 793481343 us
--------------- round 39 ---------------
seed = 2154137601
[126906] is replaced by [125951] with estimated error 0.0033
error = 0.0033
area = 2532
delay = 65.9
#gates = 1037
output circuit result/c7552_39_0.0033_2532_65.9.blif
time = 813018066 us
--------------- round 40 ---------------
seed = 4036898243
[126556] is replaced by [122709] with estimated error 0.0043
error = 0.0043
area = 2524
delay = 65.9
#gates = 1034
output circuit result/c7552_40_0.0043_2524_65.9.blif
time = 832235344 us
--------------- round 41 ---------------
seed = 2322608851
exceed error bound
