FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT
 *
 * Copyright © 2019 Intel Corporation
/* bench 13625.2.0 d9bfcf936763 */
/* bench 13625.2.1 14419ed7fc90 */
/* bench 13625.2.2 f5d662c2dd71 */
/* bench 13625.2.3 b9effb6329d2 */
/* bench 13625.2.4 dfae7bb44897 */
/* bench 13625.2.5 0dfa31be0d80 */
/* bench 13625.2.6 c3655083c13c */
/* bench 13625.2.7 47950dc7b2de */
/* bench 13625.2.8 0ebede502e3c */
/* bench 13625.2.9 6de1069c65a3 */
/* bench 13625.2.10 fb10b33caef8 */
/* bench 13625.2.11 a6915900d3cd */
 */

#ifndef _INTEL_DSB_H
#define _INTEL_DSB_H

#include <linux/types.h>

#include "i915_reg.h"

struct intel_crtc_state;
struct i915_vma;

enum dsb_id {
	INVALID_DSB = -1,
	DSB1,
	DSB2,
	DSB3,
	MAX_DSB_PER_PIPE
};

struct intel_dsb {
	enum dsb_id id;
	u32 *cmd_buf;
	struct i915_vma *vma;

	/*
	 * free_pos will point the first free entry position
	 * and help in calculating tail of command buffer.
	 */
	int free_pos;

	/*
	 * ins_start_offset will help to store start address of the dsb
	 * instuction and help in identifying the batch of auto-increment
	 * register.
	 */
	u32 ins_start_offset;
};

void intel_dsb_prepare(struct intel_crtc_state *crtc_state);
void intel_dsb_cleanup(struct intel_crtc_state *crtc_state);
void intel_dsb_reg_write(const struct intel_crtc_state *crtc_state,
			 i915_reg_t reg, u32 val);
void intel_dsb_indexed_reg_write(const struct intel_crtc_state *crtc_state,
				 i915_reg_t reg, u32 val);
void intel_dsb_commit(const struct intel_crtc_state *crtc_state);

#endif
