C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1"   -part LCMXO2_7000ZE  -package TG144C  -grade -1    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\report\ProjectoFinal_impl1_premap.xml"  -top_level_module  testBench  -oedif  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1.edi"  -conchk_prepass  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1_cck.rpt"   -freq 1.000   "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\syntmp\ProjectoFinal_impl1.plg"  -osyn  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_prem.srd"  -prjdir  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\"  -prjname  proj_1  -log  "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\ProjectoFinal_impl1_premap.srr"  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1" -part LCMXO2_7000ZE -package TG144C -grade -1 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\report\ProjectoFinal_impl1_premap.xml" -top_level_module testBench -oedif "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1.edi" -conchk_prepass "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1_cck.rpt" -freq 1.000 "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_prem.srd" -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\syntmp\ProjectoFinal_impl1.plg" -osyn "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_prem.srd" -prjdir "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\" -prjname proj_1 -log "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\ProjectoFinal_impl1_premap.srr" -jobname "premap"
rc:1 success:1 runtime:2
file:..\ProjectoFinal_impl1.edi|io:o|time:1559842615|size:3157335|exec:0|csum:
file:..\ProjectoFinal_impl1_cck.rpt|io:o|time:1559844955|size:3575|exec:0|csum:
file:..\synwork\ProjectoFinal_impl1_mult.srs|io:i|time:1559844954|size:56410|exec:0|csum:468EBB701F9325D7C5A06EBF4B75C3E1
file:..\synwork\ProjectoFinal_impl1_prem.srd|io:o|time:1559844955|size:167569|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501914216|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501914216|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\syntmp\ProjectoFinal_impl1.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\synwork\ProjectoFinal_impl1_prem.srd|io:o|time:1559844955|size:167569|exec:0|csum:
file:..\synlog\ProjectoFinal_impl1_premap.srr|io:o|time:1559844956|size:5669|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501917114|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
