Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TopModul.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModul.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModul"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : TopModul
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\IN31\Intel_i11\UpravljackaJedinica.vhd" into library work
Parsing entity <UpravljackaJedinica>.
Parsing architecture <Behavioral> of entity <upravljackajedinica>.
Parsing VHDL file "D:\IN31\Intel_i11\Registar.vhd" into library work
Parsing entity <Registar>.
Parsing architecture <Behavioral> of entity <registar>.
Parsing VHDL file "D:\IN31\Intel_i11\Multiplekser.vhd" into library work
Parsing entity <Multiplekser>.
Parsing architecture <Behavioral> of entity <multiplekser>.
Parsing VHDL file "D:\IN31\Intel_i11\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\IN31\Intel_i11\TopModul.vhd" into library work
Parsing entity <TopModul>.
Parsing architecture <Behavioral> of entity <topmodul>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopModul> (architecture <Behavioral>) from library <work>.

Elaborating entity <Registar> (architecture <Behavioral>) from library <work>.

Elaborating entity <Multiplekser> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <UpravljackaJedinica> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModul>.
    Related source file is "D:\IN31\Intel_i11\TopModul.vhd".
INFO:Xst:3210 - "D:\IN31\Intel_i11\TopModul.vhd" line 183: Output port <oZERO> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\IN31\Intel_i11\TopModul.vhd" line 183: Output port <oCARRY> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\IN31\Intel_i11\TopModul.vhd" line 183: Output port <oSIGN> of the instance <ALU1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TopModul> synthesized.

Synthesizing Unit <Registar>.
    Related source file is "D:\IN31\Intel_i11\Registar.vhd".
    Found 16-bit register for signal <sREG>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Registar> synthesized.

Synthesizing Unit <Multiplekser>.
    Related source file is "D:\IN31\Intel_i11\Multiplekser.vhd".
    Found 16-bit 12-to-1 multiplexer for signal <sMUX> created at line 53.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplekser> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\IN31\Intel_i11\ALU.vhd".
    Found 16-bit adder for signal <iA[15]_iB[15]_add_0_OUT> created at line 54.
    Found 17-bit adder for signal <GND_8_o_GND_8_o_add_1_OUT> created at line 55.
    Found 16-bit adder for signal <iA[15]_GND_8_o_add_6_OUT> created at line 64.
    Found 17-bit adder for signal <GND_8_o_GND_8_o_add_7_OUT> created at line 65.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_3_OUT<15:0>> created at line 56.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_9_OUT<15:0>> created at line 66.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_10_OUT<15:0>> created at line 72.
    Found 16-bit 13-to-1 multiplexer for signal <sALU> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <UpravljackaJedinica>.
    Related source file is "D:\IN31\Intel_i11\UpravljackaJedinica.vhd".
    Found 2-bit register for signal <sSTATE>.
    Found finite state machine <FSM_0> for signal <sSTATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 15                                             |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <UpravljackaJedinica> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 17-bit adder                                          : 1
# Registers                                            : 8
 16-bit register                                       : 8
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 12-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 19
 17-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <sREG_11> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_10> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_9> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_8> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_7> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_6> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_5> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_4> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_3> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_2> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_1> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_0> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_15> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_14> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_13> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_12> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_11> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_10> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_9> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_8> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_15> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_14> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_13> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_12> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_11> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_10> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_9> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_8> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_7> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_6> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_5> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_4> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_3> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_2> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_1> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_0> (without init value) has a constant value of 0 in block <REG7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_15> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_14> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_13> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_12> (without init value) has a constant value of 0 in block <REG6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_3> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_2> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_1> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_0> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_15> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_14> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_13> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_12> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_11> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_10> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_9> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_8> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_7> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_6> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_5> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_4> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_3> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_2> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_1> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_0> (without init value) has a constant value of 0 in block <REG0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_7> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_6> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_5> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_4> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_3> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_2> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_1> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_0> (without init value) has a constant value of 0 in block <REG5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_15> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_14> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_13> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_12> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_11> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_10> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_9> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_8> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_7> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_6> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_5> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sREG_4> (without init value) has a constant value of 0 in block <REG4>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 17-bit adder                                          : 1
# Registers                                            : 128
 Flip-Flops                                            : 128
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 12-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 19
 17-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <REG7/sREG_10> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_10> <REG5/sREG_10> <REG4/sREG_10> <REG0/sREG_10> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_11> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_11> <REG5/sREG_11> <REG4/sREG_11> <REG0/sREG_11> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_12> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_12> <REG5/sREG_12> <REG4/sREG_12> <REG0/sREG_12> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_13> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_13> <REG5/sREG_13> <REG4/sREG_13> <REG0/sREG_13> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_14> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_14> <REG5/sREG_14> <REG4/sREG_14> <REG0/sREG_14> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_15> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_15> <REG5/sREG_15> <REG4/sREG_15> <REG0/sREG_15> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_0> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_0> <REG5/sREG_0> <REG4/sREG_0> <REG0/sREG_0> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_1> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_1> <REG5/sREG_1> <REG4/sREG_1> <REG0/sREG_1> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_2> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_2> <REG5/sREG_2> <REG4/sREG_2> <REG0/sREG_2> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_3> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_3> <REG5/sREG_3> <REG4/sREG_3> <REG0/sREG_3> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_4> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_4> <REG5/sREG_4> <REG4/sREG_4> <REG0/sREG_4> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_5> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_5> <REG5/sREG_5> <REG4/sREG_5> <REG0/sREG_5> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_6> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_6> <REG5/sREG_6> <REG4/sREG_6> <REG0/sREG_6> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_7> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_7> <REG5/sREG_7> <REG4/sREG_7> <REG0/sREG_7> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_8> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_8> <REG5/sREG_8> <REG4/sREG_8> <REG0/sREG_8> 
INFO:Xst:2261 - The FF/Latch <REG7/sREG_9> in Unit <TopModul> is equivalent to the following 4 FFs/Latches, which will be removed : <REG6/sREG_9> <REG5/sREG_9> <REG4/sREG_9> <REG0/sREG_9> 
WARNING:Xst:1710 - FF/Latch <REG7/sREG_15> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_14> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_13> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_12> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_11> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_10> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_9> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_8> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_7> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_6> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_5> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_4> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_3> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_2> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_1> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG7/sREG_0> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <sSTATE[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s1    | 0001
 s2    | 0010
 s3    | 0100
 nop   | 1000
-------------------
WARNING:Xst:2677 - Node <REG3/sREG_15> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_14> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_13> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_12> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_11> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_10> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_9> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_8> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_7> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_6> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_5> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_4> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_3> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_2> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_1> of sequential type is unconnected in block <TopModul>.
WARNING:Xst:2677 - Node <REG3/sREG_0> of sequential type is unconnected in block <TopModul>.

Optimizing unit <TopModul> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <REG1/sREG_1> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_2> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_3> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_4> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_5> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_6> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_7> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_8> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_9> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_10> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_11> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_12> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_13> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_14> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG1/sREG_15> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_1> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_2> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_3> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_4> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_5> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_6> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_7> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_8> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_9> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_10> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_11> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_12> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_13> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_14> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG2/sREG_15> (without init value) has a constant value of 0 in block <TopModul>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <REG1/sREG_0> in Unit <TopModul> is the opposite to the following FF/Latch, which will be removed : <UJ/sSTATE_FSM_FFd4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModul, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModul.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 52
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT5                        : 1
#      MUXCY                       : 15
#      XORCY                       : 16
# FlipFlops/Latches                : 5
#      FDC                         : 3
#      FDCE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  54576     0%  
 Number of Slice LUTs:                   20  out of  27288     0%  
    Number used as Logic:                20  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     22
   Number with an unused Flip Flop:      17  out of     22    77%  
   Number with an unused LUT:             2  out of     22     9%  
   Number of fully used LUT-FF pairs:     3  out of     22    13%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  18  out of    358     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.572ns (Maximum Frequency: 388.802MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 6.555ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 2.572ns (frequency: 388.802MHz)
  Total number of paths / destination ports: 18 / 7
-------------------------------------------------------------------------
Delay:               2.572ns (Levels of Logic = 1)
  Source:            REG1/sREG_0 (FF)
  Destination:       REG1/sREG_0 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: REG1/sREG_0 to REG1/sREG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.765  REG1/sREG_0 (REG1/sREG_0)
     INV:I->O              2   0.255   0.725  sREG1<0>_inv1_INV_0 (FSM_FFd4)
     FDCE:CE                   0.302          REG1/sREG_0
    ----------------------------------------
    Total                      2.572ns (1.082ns logic, 1.490ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.563ns (Levels of Logic = 2)
  Source:            inRST (PAD)
  Destination:       REG2/sREG_0 (FF)
  Destination Clock: iCLK rising

  Data Path: inRST to REG2/sREG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  inRST_IBUF (inRST_IBUF)
     INV:I->O              5   0.255   0.840  REG0/inRST_inv1_INV_0 (REG0/inRST_inv)
     FDCE:CLR                  0.459          REG2/sREG_0
    ----------------------------------------
    Total                      3.563ns (2.042ns logic, 1.521ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 261 / 16
-------------------------------------------------------------------------
Offset:              6.555ns (Levels of Logic = 18)
  Source:            UJ/sSTATE_FSM_FFd1 (FF)
  Destination:       oDATA<15> (PAD)
  Source Clock:      iCLK rising

  Data Path: UJ/sSTATE_FSM_FFd1 to oDATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.525   1.489  UJ/sSTATE_FSM_FFd1 (UJ/sSTATE_FSM_FFd1)
     LUT3:I0->O            0   0.235   0.000  ALU1/Mmux_sALU12_A21 (ALU1/Mmux_sALU12_rs_A<0>)
     MUXCY:DI->O           1   0.181   0.000  ALU1/Mmux_sALU12_rs_cy<0> (ALU1/Mmux_sALU12_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<1> (ALU1/Mmux_sALU12_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<2> (ALU1/Mmux_sALU12_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<3> (ALU1/Mmux_sALU12_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<4> (ALU1/Mmux_sALU12_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<5> (ALU1/Mmux_sALU12_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<6> (ALU1/Mmux_sALU12_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<7> (ALU1/Mmux_sALU12_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<8> (ALU1/Mmux_sALU12_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<9> (ALU1/Mmux_sALU12_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<10> (ALU1/Mmux_sALU12_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<11> (ALU1/Mmux_sALU12_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<12> (ALU1/Mmux_sALU12_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<13> (ALU1/Mmux_sALU12_rs_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  ALU1/Mmux_sALU12_rs_cy<14> (ALU1/Mmux_sALU12_rs_cy<14>)
     XORCY:CI->O           1   0.206   0.681  ALU1/Mmux_sALU12_rs_xor<15> (oDATA_15_OBUF)
     OBUF:I->O                 2.912          oDATA_15_OBUF (oDATA<15>)
    ----------------------------------------
    Total                      6.555ns (4.385ns logic, 2.170ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    2.572|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.88 secs
 
--> 

Total memory usage is 260928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  142 (   0 filtered)
Number of infos    :   21 (   0 filtered)

