ARM GAS  /tmp/cc1IxuV8.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"txe_block_release.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Middlewares/ST/threadx/common/src/txe_block_release.c"
  19              		.section	.text._txe_block_release,"ax",%progbits
  20              		.align	1
  21              		.global	_txe_block_release
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_txe_block_release:
  27              	.LVL0:
  28              	.LFB8:
   1:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
   2:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
   3:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
   5:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  10:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
  11:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  12:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  13:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
  14:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
  15:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**                                                                       */
  16:Middlewares/ST/threadx/common/src/txe_block_release.c **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**                                                                       */
  18:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**   Block Pool                                                          */
  19:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**                                                                       */
  20:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
  21:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
  22:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  23:Middlewares/ST/threadx/common/src/txe_block_release.c **** #define TX_SOURCE_CODE
  24:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  25:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  26:Middlewares/ST/threadx/common/src/txe_block_release.c **** /* Include necessary system files.  */
  27:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  28:Middlewares/ST/threadx/common/src/txe_block_release.c **** #include "tx_api.h"
  29:Middlewares/ST/threadx/common/src/txe_block_release.c **** #include "tx_block_pool.h"
  30:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
ARM GAS  /tmp/cc1IxuV8.s 			page 2


  31:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  32:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
  33:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  34:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  FUNCTION                                               RELEASE        */
  35:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  36:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    _txe_block_release                                  PORTABLE C      */
  37:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                           6.1          */
  38:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  AUTHOR                                                                */
  39:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  40:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    William E. Lamie, Microsoft Corporation                             */
  41:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  42:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  DESCRIPTION                                                           */
  43:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  44:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    This function checks for errors in the block release function call. */
  45:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  46:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  INPUT                                                                 */
  47:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  48:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    block_ptr                         Pointer to memory block           */
  49:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  50:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  OUTPUT                                                                */
  51:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  52:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    TX_PTR_ERROR                      Invalid memory block pointer      */
  53:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    status                            Actual completion status          */
  54:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  55:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  CALLS                                                                 */
  56:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  57:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    _tx_block_release                 Actual block release function     */
  58:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  59:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  CALLED BY                                                             */
  60:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  61:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    Application Code                                                    */
  62:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  63:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  RELEASE HISTORY                                                       */
  64:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  65:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*    DATE              NAME                      DESCRIPTION             */
  66:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  67:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  68:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  69:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                            resulting in version 6.1    */
  70:Middlewares/ST/threadx/common/src/txe_block_release.c **** /*                                                                        */
  71:Middlewares/ST/threadx/common/src/txe_block_release.c **** /**************************************************************************/
  72:Middlewares/ST/threadx/common/src/txe_block_release.c **** UINT  _txe_block_release(VOID *block_ptr)
  73:Middlewares/ST/threadx/common/src/txe_block_release.c **** {
  29              		.loc 1 73 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  74:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  75:Middlewares/ST/threadx/common/src/txe_block_release.c **** UINT                status;
  33              		.loc 1 75 1 view .LVU1
  76:Middlewares/ST/threadx/common/src/txe_block_release.c **** TX_BLOCK_POOL       *pool_ptr;
  34              		.loc 1 76 1 view .LVU2
  77:Middlewares/ST/threadx/common/src/txe_block_release.c **** UCHAR               **indirect_ptr;
  35              		.loc 1 77 1 view .LVU3
  78:Middlewares/ST/threadx/common/src/txe_block_release.c **** UCHAR               *work_ptr;
  36              		.loc 1 78 1 view .LVU4
  79:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
ARM GAS  /tmp/cc1IxuV8.s 			page 3


  80:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  81:Middlewares/ST/threadx/common/src/txe_block_release.c ****     /* First check the supplied pointer.  */
  82:Middlewares/ST/threadx/common/src/txe_block_release.c ****     if (block_ptr == TX_NULL)
  37              		.loc 1 82 5 view .LVU5
  38              		.loc 1 82 8 is_stmt 0 view .LVU6
  39 0000 60B1     		cbz	r0, .L3
  73:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  40              		.loc 1 73 1 view .LVU7
  41 0002 08B5     		push	{r3, lr}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 8
  44              		.cfi_offset 3, -8
  45              		.cfi_offset 14, -4
  83:Middlewares/ST/threadx/common/src/txe_block_release.c ****     {
  84:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  85:Middlewares/ST/threadx/common/src/txe_block_release.c ****         /* The block pointer is invalid, return appropriate status.  */
  86:Middlewares/ST/threadx/common/src/txe_block_release.c ****         status =  TX_PTR_ERROR;
  87:Middlewares/ST/threadx/common/src/txe_block_release.c ****     }
  88:Middlewares/ST/threadx/common/src/txe_block_release.c ****     else
  89:Middlewares/ST/threadx/common/src/txe_block_release.c ****     {
  90:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  91:Middlewares/ST/threadx/common/src/txe_block_release.c ****         /* Pickup the pool pointer which is just previous to the starting
  92:Middlewares/ST/threadx/common/src/txe_block_release.c ****            address of block that the caller sees.  */
  93:Middlewares/ST/threadx/common/src/txe_block_release.c ****         work_ptr =      TX_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr);
  46              		.loc 1 93 9 is_stmt 1 view .LVU8
  47              	.LVL1:
  94:Middlewares/ST/threadx/common/src/txe_block_release.c ****         work_ptr =      TX_UCHAR_POINTER_SUB(work_ptr, (sizeof(UCHAR *)));
  48              		.loc 1 94 9 view .LVU9
  95:Middlewares/ST/threadx/common/src/txe_block_release.c ****         indirect_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
  49              		.loc 1 95 9 view .LVU10
  96:Middlewares/ST/threadx/common/src/txe_block_release.c ****         work_ptr =      *indirect_ptr;
  50              		.loc 1 96 9 view .LVU11
  51              		.loc 1 96 18 is_stmt 0 view .LVU12
  52 0004 50F8043C 		ldr	r3, [r0, #-4]
  53              	.LVL2:
  97:Middlewares/ST/threadx/common/src/txe_block_release.c ****         pool_ptr =      TX_UCHAR_TO_BLOCK_POOL_POINTER_CONVERT(work_ptr);
  54              		.loc 1 97 9 is_stmt 1 view .LVU13
  98:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
  99:Middlewares/ST/threadx/common/src/txe_block_release.c ****         /* Check for an invalid pool pointer.  */
 100:Middlewares/ST/threadx/common/src/txe_block_release.c ****         if (pool_ptr == TX_NULL)
  55              		.loc 1 100 9 view .LVU14
  56              		.loc 1 100 12 is_stmt 0 view .LVU15
  57 0008 53B1     		cbz	r3, .L4
 101:Middlewares/ST/threadx/common/src/txe_block_release.c ****         {
 102:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
 103:Middlewares/ST/threadx/common/src/txe_block_release.c ****             /* Pool pointer is invalid, return appropriate error code.  */
 104:Middlewares/ST/threadx/common/src/txe_block_release.c ****             status =  TX_PTR_ERROR;
 105:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
 106:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
 107:Middlewares/ST/threadx/common/src/txe_block_release.c ****         /* Now check for invalid pool ID.  */
 108:Middlewares/ST/threadx/common/src/txe_block_release.c ****         else if  (pool_ptr -> tx_block_pool_id != TX_BLOCK_POOL_ID)
  58              		.loc 1 108 14 is_stmt 1 view .LVU16
  59              		.loc 1 108 28 is_stmt 0 view .LVU17
  60 000a 1968     		ldr	r1, [r3]
  61              		.loc 1 108 18 view .LVU18
  62 000c 054B     		ldr	r3, .L11
  63              	.LVL3:
ARM GAS  /tmp/cc1IxuV8.s 			page 4


  64              		.loc 1 108 18 view .LVU19
  65 000e 9942     		cmp	r1, r3
  66 0010 01D0     		beq	.L10
 109:Middlewares/ST/threadx/common/src/txe_block_release.c ****         {
 110:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
 111:Middlewares/ST/threadx/common/src/txe_block_release.c ****             /* Pool pointer is invalid, return appropriate error code.  */
 112:Middlewares/ST/threadx/common/src/txe_block_release.c ****             status =  TX_PTR_ERROR;
  67              		.loc 1 112 20 view .LVU20
  68 0012 0320     		movs	r0, #3
  69              	.LVL4:
 113:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
 114:Middlewares/ST/threadx/common/src/txe_block_release.c ****         else
 115:Middlewares/ST/threadx/common/src/txe_block_release.c ****         {
 116:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
 117:Middlewares/ST/threadx/common/src/txe_block_release.c ****             /* Call actual block release function.  */
 118:Middlewares/ST/threadx/common/src/txe_block_release.c ****             status =  _tx_block_release(block_ptr);
 119:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
 120:Middlewares/ST/threadx/common/src/txe_block_release.c ****     }
 121:Middlewares/ST/threadx/common/src/txe_block_release.c **** 
 122:Middlewares/ST/threadx/common/src/txe_block_release.c ****     /* Return completion status.  */
 123:Middlewares/ST/threadx/common/src/txe_block_release.c ****     return(status);
  70              		.loc 1 123 5 is_stmt 1 view .LVU21
  71              	.L1:
 124:Middlewares/ST/threadx/common/src/txe_block_release.c **** }
  72              		.loc 1 124 1 is_stmt 0 view .LVU22
  73 0014 08BD     		pop	{r3, pc}
  74              	.LVL5:
  75              	.L10:
 118:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
  76              		.loc 1 118 13 is_stmt 1 view .LVU23
 118:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
  77              		.loc 1 118 23 is_stmt 0 view .LVU24
  78 0016 FFF7FEFF 		bl	_tx_block_release
  79              	.LVL6:
 118:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
  80              		.loc 1 118 23 view .LVU25
  81 001a FBE7     		b	.L1
  82              	.LVL7:
  83              	.L3:
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		.cfi_restore 3
  87              		.cfi_restore 14
  86:Middlewares/ST/threadx/common/src/txe_block_release.c ****     }
  88              		.loc 1 86 16 view .LVU26
  89 001c 0320     		movs	r0, #3
  90              	.LVL8:
  91              		.loc 1 124 1 view .LVU27
  92 001e 7047     		bx	lr
  93              	.LVL9:
  94              	.L4:
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 3, -8
  98              		.cfi_offset 14, -4
 104:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
  99              		.loc 1 104 20 view .LVU28
ARM GAS  /tmp/cc1IxuV8.s 			page 5


 100 0020 0320     		movs	r0, #3
 101              	.LVL10:
 104:Middlewares/ST/threadx/common/src/txe_block_release.c ****         }
 102              		.loc 1 104 20 view .LVU29
 103 0022 F7E7     		b	.L1
 104              	.L12:
 105              		.align	2
 106              	.L11:
 107 0024 434F4C42 		.word	1112297283
 108              		.cfi_endproc
 109              	.LFE8:
 111              		.text
 112              	.Letext0:
 113              		.file 2 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h"
 114              		.file 3 "Middlewares/ST/threadx/common/inc/tx_api.h"
ARM GAS  /tmp/cc1IxuV8.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 txe_block_release.c
     /tmp/cc1IxuV8.s:20     .text._txe_block_release:00000000 $t
     /tmp/cc1IxuV8.s:26     .text._txe_block_release:00000000 _txe_block_release
     /tmp/cc1IxuV8.s:107    .text._txe_block_release:00000024 $d

UNDEFINED SYMBOLS
_tx_block_release
