/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* Pin_DIN */
#define Pin_DIN_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Pin_DIN_0_INBUF_ENABLED 1u
#define Pin_DIN_0_INIT_DRIVESTATE 0u
#define Pin_DIN_0_INIT_MUXSEL 0u
#define Pin_DIN_0_INPUT_SYNC 2u
#define Pin_DIN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_DIN_0_NUM 4u
#define Pin_DIN_0_PORT GPIO_PRT0
#define Pin_DIN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_DIN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_DIN_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Pin_DIN_INBUF_ENABLED 1u
#define Pin_DIN_INIT_DRIVESTATE 0u
#define Pin_DIN_INIT_MUXSEL 0u
#define Pin_DIN_INPUT_SYNC 2u
#define Pin_DIN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_DIN_NUM 4u
#define Pin_DIN_PORT GPIO_PRT0
#define Pin_DIN_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_DIN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_SCK */
#define Pin_SCK_0_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_SCK_0_INBUF_ENABLED 1u
#define Pin_SCK_0_INIT_DRIVESTATE 0u
#define Pin_SCK_0_INIT_MUXSEL 0u
#define Pin_SCK_0_INPUT_SYNC 2u
#define Pin_SCK_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_SCK_0_NUM 5u
#define Pin_SCK_0_PORT GPIO_PRT0
#define Pin_SCK_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_SCK_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_SCK_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_SCK_INBUF_ENABLED 1u
#define Pin_SCK_INIT_DRIVESTATE 0u
#define Pin_SCK_INIT_MUXSEL 0u
#define Pin_SCK_INPUT_SYNC 2u
#define Pin_SCK_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_SCK_NUM 5u
#define Pin_SCK_PORT GPIO_PRT0
#define Pin_SCK_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_SCK_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LEDgreen */
#define LEDgreen_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LEDgreen_0_INBUF_ENABLED 0u
#define LEDgreen_0_INIT_DRIVESTATE 0u
#define LEDgreen_0_INIT_MUXSEL 0u
#define LEDgreen_0_INPUT_SYNC 2u
#define LEDgreen_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LEDgreen_0_NUM 1u
#define LEDgreen_0_PORT GPIO_PRT7
#define LEDgreen_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LEDgreen_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LEDgreen_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LEDgreen_INBUF_ENABLED 0u
#define LEDgreen_INIT_DRIVESTATE 0u
#define LEDgreen_INIT_MUXSEL 0u
#define LEDgreen_INPUT_SYNC 2u
#define LEDgreen_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LEDgreen_NUM 1u
#define LEDgreen_PORT GPIO_PRT7
#define LEDgreen_SLEWRATE CY_GPIO_SLEW_FAST
#define LEDgreen_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Batteri_PIN */
#define Batteri_PIN_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Batteri_PIN_0_INBUF_ENABLED 0u
#define Batteri_PIN_0_INIT_DRIVESTATE 1u
#define Batteri_PIN_0_INIT_MUXSEL 0u
#define Batteri_PIN_0_INPUT_SYNC 2u
#define Batteri_PIN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Batteri_PIN_0_NUM 2u
#define Batteri_PIN_0_PORT GPIO_PRT10
#define Batteri_PIN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Batteri_PIN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Batteri_PIN_DRIVEMODE CY_GPIO_DM_ANALOG
#define Batteri_PIN_INBUF_ENABLED 0u
#define Batteri_PIN_INIT_DRIVESTATE 1u
#define Batteri_PIN_INIT_MUXSEL 0u
#define Batteri_PIN_INPUT_SYNC 2u
#define Batteri_PIN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Batteri_PIN_NUM 2u
#define Batteri_PIN_PORT GPIO_PRT10
#define Batteri_PIN_SLEWRATE CY_GPIO_SLEW_FAST
#define Batteri_PIN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_DEB_rx */
#define UART_DEB_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_DEB_rx_0_INBUF_ENABLED 1u
#define UART_DEB_rx_0_INIT_DRIVESTATE 1u
#define UART_DEB_rx_0_INIT_MUXSEL 18u
#define UART_DEB_rx_0_INPUT_SYNC 2u
#define UART_DEB_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEB_rx_0_NUM 0u
#define UART_DEB_rx_0_PORT GPIO_PRT5
#define UART_DEB_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEB_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_DEB_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_DEB_rx_INBUF_ENABLED 1u
#define UART_DEB_rx_INIT_DRIVESTATE 1u
#define UART_DEB_rx_INIT_MUXSEL 18u
#define UART_DEB_rx_INPUT_SYNC 2u
#define UART_DEB_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEB_rx_NUM 0u
#define UART_DEB_rx_PORT GPIO_PRT5
#define UART_DEB_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEB_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_DEB_tx */
#define UART_DEB_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_DEB_tx_0_INBUF_ENABLED 0u
#define UART_DEB_tx_0_INIT_DRIVESTATE 1u
#define UART_DEB_tx_0_INIT_MUXSEL 18u
#define UART_DEB_tx_0_INPUT_SYNC 2u
#define UART_DEB_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEB_tx_0_NUM 1u
#define UART_DEB_tx_0_PORT GPIO_PRT5
#define UART_DEB_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEB_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_DEB_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_DEB_tx_INBUF_ENABLED 0u
#define UART_DEB_tx_INIT_DRIVESTATE 1u
#define UART_DEB_tx_INIT_MUXSEL 18u
#define UART_DEB_tx_INPUT_SYNC 2u
#define UART_DEB_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEB_tx_NUM 1u
#define UART_DEB_tx_PORT GPIO_PRT5
#define UART_DEB_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEB_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_MPU6050_scl */
#define I2C_MPU6050_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_MPU6050_scl_0_INBUF_ENABLED 1u
#define I2C_MPU6050_scl_0_INIT_DRIVESTATE 1u
#define I2C_MPU6050_scl_0_INIT_MUXSEL 19u
#define I2C_MPU6050_scl_0_INPUT_SYNC 2u
#define I2C_MPU6050_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_MPU6050_scl_0_NUM 4u
#define I2C_MPU6050_scl_0_PORT GPIO_PRT6
#define I2C_MPU6050_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_MPU6050_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_MPU6050_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_MPU6050_scl_INBUF_ENABLED 1u
#define I2C_MPU6050_scl_INIT_DRIVESTATE 1u
#define I2C_MPU6050_scl_INIT_MUXSEL 19u
#define I2C_MPU6050_scl_INPUT_SYNC 2u
#define I2C_MPU6050_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_MPU6050_scl_NUM 4u
#define I2C_MPU6050_scl_PORT GPIO_PRT6
#define I2C_MPU6050_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_MPU6050_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_MPU6050_sda */
#define I2C_MPU6050_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_MPU6050_sda_0_INBUF_ENABLED 1u
#define I2C_MPU6050_sda_0_INIT_DRIVESTATE 1u
#define I2C_MPU6050_sda_0_INIT_MUXSEL 19u
#define I2C_MPU6050_sda_0_INPUT_SYNC 2u
#define I2C_MPU6050_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_MPU6050_sda_0_NUM 5u
#define I2C_MPU6050_sda_0_PORT GPIO_PRT6
#define I2C_MPU6050_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_MPU6050_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_MPU6050_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_MPU6050_sda_INBUF_ENABLED 1u
#define I2C_MPU6050_sda_INIT_DRIVESTATE 1u
#define I2C_MPU6050_sda_INIT_MUXSEL 19u
#define I2C_MPU6050_sda_INPUT_SYNC 2u
#define I2C_MPU6050_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_MPU6050_sda_NUM 5u
#define I2C_MPU6050_sda_PORT GPIO_PRT6
#define I2C_MPU6050_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_MPU6050_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
