

================================================================
== Vitis HLS Report for 'levmarq'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  9174017|  25820161|  57.906 ms|  0.163 sec|  9174017|  25820161|       no|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174  |levmarq_Pipeline_VITIS_LOOP_19_3  |       30|      157|  0.153 us|  0.799 us|   30|  157|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1    |  9174016|  25820160|  8959 ~ 25215|          -|          -|  1024|        no|
        | + VITIS_LOOP_14_2  |     8832|     25088|      69 ~ 196|          -|          -|   128|        no|
        +--------------------+---------+----------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    2073|   2384|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1378|    -|
|Register         |        -|    -|     786|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|    2859|   3830|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U22          |fadd_32ns_32ns_32_10_full_dsp_1      |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U23          |fadd_32ns_32ns_32_10_full_dsp_1      |        0|   2|  365|  421|    0|
    |faddfsub_32ns_32ns_32_10_full_dsp_1_U21      |faddfsub_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U24            |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U25            |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U26            |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174  |levmarq_Pipeline_VITIS_LOOP_19_3     |        0|   0|  381|  149|    0|
    |sitofp_32ns_32_7_no_dsp_1_U27                |sitofp_32ns_32_7_no_dsp_1            |        0|   0|    0|    0|    0|
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                     |        0|  15| 2073| 2384|    0|
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_365_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln14_fu_349_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln4_fu_323_p2     |         +|   0|  0|  12|          11|           1|
    |icmp_ln14_fu_343_p2   |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln4_fu_317_p2    |      icmp|   0|  0|  12|          11|          12|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  68|          46|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  891|        167|    1|        167|
    |g_address0           |   31|          6|    7|         42|
    |g_ce0                |   14|          3|    1|          3|
    |g_d0                 |   20|          4|   32|        128|
    |grp_fu_187_ce        |    9|          2|    1|          2|
    |grp_fu_187_opcode    |   20|          4|    2|          8|
    |grp_fu_187_p0        |   53|         10|   32|        320|
    |grp_fu_187_p1        |   53|         10|   32|        320|
    |grp_fu_192_p0        |   14|          3|   32|         96|
    |grp_fu_192_p1        |   25|          5|   32|        160|
    |grp_fu_197_p0        |   14|          3|   32|         96|
    |grp_fu_197_p1        |   25|          5|   32|        160|
    |grp_fu_213_p0        |   31|          6|   32|        192|
    |grp_fu_213_p1        |   53|         10|   32|        320|
    |grp_fu_218_ce        |    9|          2|    1|          2|
    |grp_fu_218_p0        |   20|          4|   32|        128|
    |grp_fu_218_p1        |   20|          4|   32|        128|
    |grp_fu_223_ce        |    9|          2|    1|          2|
    |grp_fu_223_p0        |   20|          4|   32|        128|
    |grp_fu_223_p1        |   20|          4|   32|        128|
    |i_reg_151            |    9|          2|    8|         16|
    |indvars_iv7_reg_162  |    9|          2|    8|         16|
    |x_fu_72              |    9|          2|   11|         22|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 1378|        264|  457|       2584|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |add_ln14_1_reg_472                                        |    8|   0|    8|          0|
    |add_ln14_reg_452                                          |    8|   0|    8|          0|
    |add_ln4_reg_411                                           |   11|   0|   11|          0|
    |ap_CS_fsm                                                 |  166|   0|  166|          0|
    |d_addr_reg_462                                            |    7|   0|    7|          0|
    |d_load_reg_488                                            |   32|   0|   32|          0|
    |empty_reg_467                                             |    7|   0|    7|          0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174_ap_start_reg  |    1|   0|    1|          0|
    |i_reg_151                                                 |    8|   0|    8|          0|
    |indvars_iv7_reg_162                                       |    8|   0|    8|          0|
    |reg_234                                                   |   32|   0|   32|          0|
    |reg_242                                                   |   32|   0|   32|          0|
    |reg_248                                                   |   32|   0|   32|          0|
    |reg_254                                                   |   32|   0|   32|          0|
    |reg_262                                                   |   32|   0|   32|          0|
    |reg_270                                                   |   32|   0|   32|          0|
    |reg_276                                                   |   32|   0|   32|          0|
    |reg_282                                                   |   32|   0|   32|          0|
    |reg_289                                                   |   32|   0|   32|          0|
    |reg_294                                                   |   32|   0|   32|          0|
    |reg_299                                                   |   32|   0|   32|          0|
    |reg_304                                                   |   32|   0|   32|          0|
    |tmp_1_reg_483                                             |    7|   0|   14|          7|
    |weight_reg_438                                            |   32|   0|   32|          0|
    |x_assign_reg_421                                          |   32|   0|   32|          0|
    |x_fu_72                                                   |   11|   0|   11|          0|
    |x_s_reg_477                                               |   32|   0|   32|          0|
    |y_load_reg_444                                            |   32|   0|   32|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     |  786|   0|  793|          7|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|dysq_address0  |  out|   10|   ap_memory|          dysq|         array|
|dysq_ce0       |  out|    1|   ap_memory|          dysq|         array|
|dysq_q0        |   in|   32|   ap_memory|          dysq|         array|
|g_address0     |  out|    7|   ap_memory|             g|         array|
|g_ce0          |  out|    1|   ap_memory|             g|         array|
|g_we0          |  out|    1|   ap_memory|             g|         array|
|g_d0           |  out|   32|   ap_memory|             g|         array|
|g_q0           |   in|   32|   ap_memory|             g|         array|
|d_address0     |  out|    7|   ap_memory|             d|         array|
|d_ce0          |  out|    1|   ap_memory|             d|         array|
|d_we0          |  out|    1|   ap_memory|             d|         array|
|d_d0           |  out|   32|   ap_memory|             d|         array|
|d_q0           |   in|   32|   ap_memory|             d|         array|
|y_address0     |  out|   10|   ap_memory|             y|         array|
|y_ce0          |  out|    1|   ap_memory|             y|         array|
|y_q0           |   in|   32|   ap_memory|             y|         array|
|h_address0     |  out|   14|   ap_memory|             h|         array|
|h_ce0          |  out|    1|   ap_memory|             h|         array|
|h_we0          |  out|    1|   ap_memory|             h|         array|
|h_d0           |  out|   32|   ap_memory|             h|         array|
|h_address1     |  out|   14|   ap_memory|             h|         array|
|h_ce1          |  out|    1|   ap_memory|             h|         array|
|h_q1           |   in|   32|   ap_memory|             h|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 166
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 2 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 128 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 167 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i32 %g, i64 0, i64 0" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:3]   --->   Operation 168 'getelementptr' 'g_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%g_addr_1 = getelementptr i32 %g, i64 0, i64 1"   --->   Operation 169 'getelementptr' 'g_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%g_addr_2 = getelementptr i32 %g, i64 0, i64 2"   --->   Operation 170 'getelementptr' 'g_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln4 = store i11 0, i11 %x" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 171 'store' 'store_ln4' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_14_2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 172 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%x_1 = load i11 %x" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 173 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.63ns)   --->   "%icmp_ln4 = icmp_eq  i11 %x_1, i11 1024" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 174 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (1.63ns)   --->   "%add_ln4 = add i11 %x_1, i11 1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 175 'add' 'add_ln4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %VITIS_LOOP_14_2.split, void %for.end34" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 176 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i11 %x_1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 177 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i10 %trunc_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 178 'zext' 'zext_ln8' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 179 [7/7] (6.31ns)   --->   "%x_assign = sitofp i32 %zext_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 179 'sitofp' 'x_assign' <Predicate = (!icmp_ln4)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:23]   --->   Operation 180 'ret' 'ret_ln23' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 181 [6/7] (6.31ns)   --->   "%x_assign = sitofp i32 %zext_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 181 'sitofp' 'x_assign' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 182 [5/7] (6.31ns)   --->   "%x_assign = sitofp i32 %zext_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 182 'sitofp' 'x_assign' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 183 [4/7] (6.31ns)   --->   "%x_assign = sitofp i32 %zext_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 183 'sitofp' 'x_assign' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 184 [3/7] (6.31ns)   --->   "%x_assign = sitofp i32 %zext_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 184 'sitofp' 'x_assign' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 185 [2/7] (6.31ns)   --->   "%x_assign = sitofp i32 %zext_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 185 'sitofp' 'x_assign' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 186 [1/7] (6.31ns)   --->   "%x_assign = sitofp i32 %zext_ln8" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 186 'sitofp' 'x_assign' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 187 [8/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 187 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [8/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 188 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [8/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 189 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 190 [7/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 190 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [7/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 191 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [7/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 192 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 193 [6/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 193 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [6/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 194 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [6/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 195 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 196 [5/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 196 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [5/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 197 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [5/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 198 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [8/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 199 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 200 [4/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 200 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [4/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 201 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [4/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 202 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [7/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 203 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 204 [3/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 204 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [3/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 205 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [3/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 206 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [6/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 207 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 208 [2/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 208 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [2/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 209 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [2/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 210 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [5/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 211 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 212 [1/8] (2.56ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [benchmarks/jianyicheng/levmarq/src/g1.cpp:4->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 212 'fmul' 'd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/8] (2.56ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [benchmarks/jianyicheng/levmarq/src/g1.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 213 'fmul' 'd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/8] (2.56ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [benchmarks/jianyicheng/levmarq/src/g1.cpp:10->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 214 'fmul' 'd_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [4/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 215 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 216 [10/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 216 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [10/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 217 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [10/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 218 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [3/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 219 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 220 [9/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 220 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [9/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 221 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [9/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 222 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [2/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 223 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 224 [8/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 224 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [8/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 225 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [8/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 226 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/8] (2.56ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 227 'fmul' 'd_4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 228 [7/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 228 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [7/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 229 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [7/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 230 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [10/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 231 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 232 [6/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 232 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [6/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 233 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [6/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 234 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [9/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 235 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 236 [5/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 236 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [5/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 237 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [5/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 238 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [8/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 239 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 240 [4/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 240 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [4/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 241 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [4/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 242 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [7/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 243 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 244 [3/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 244 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [3/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 245 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [3/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 246 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 247 [6/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 247 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 248 [2/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 248 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [2/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 249 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [2/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 250 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [5/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 251 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 252 [1/10] (3.35ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 252 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 253 [1/10] (3.35ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 253 'fadd' 'add12_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/10] (3.35ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 254 'fadd' 'add24_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 255 [4/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 255 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 256 [8/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 256 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 257 [8/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 257 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 258 [8/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 258 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [3/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 259 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 260 [7/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 260 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [7/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 261 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [7/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 262 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 263 [2/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 263 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 264 [6/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 264 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [6/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 265 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 266 [6/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 266 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [1/10] (3.35ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 267 'fadd' 'add_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.56>
ST_30 : Operation 268 [5/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 268 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 269 [5/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 269 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 270 [5/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 270 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 271 [8/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 271 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.56>
ST_31 : Operation 272 [4/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 272 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 273 [4/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 273 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 274 [4/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 274 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 275 [7/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 275 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.56>
ST_32 : Operation 276 [3/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 276 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [3/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 277 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 278 [3/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 278 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 279 [6/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 279 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.56>
ST_33 : Operation 280 [2/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 280 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 281 [2/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 281 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 282 [2/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 282 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 283 [5/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 283 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.56>
ST_34 : Operation 284 [1/8] (2.56ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 284 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 285 [1/8] (2.56ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 285 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 286 [1/8] (2.56ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 286 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 287 [4/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 287 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.35>
ST_35 : Operation 288 [10/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 288 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 289 [10/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 289 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 290 [10/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 290 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 291 [3/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 291 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.35>
ST_36 : Operation 292 [9/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 292 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 293 [9/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 293 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 294 [9/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 294 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 295 [2/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 295 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.35>
ST_37 : Operation 296 [8/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 296 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 297 [8/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 297 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 298 [8/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 298 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 299 [1/8] (2.56ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 299 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.35>
ST_38 : Operation 300 [7/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 300 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 301 [7/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 301 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 302 [7/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 302 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 303 [10/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 303 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.35>
ST_39 : Operation 304 [6/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 304 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 305 [6/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 305 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 306 [6/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 306 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 307 [9/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 307 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.35>
ST_40 : Operation 308 [5/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 308 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 309 [5/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 309 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 310 [5/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 310 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 311 [8/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 311 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.35>
ST_41 : Operation 312 [4/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 312 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 313 [4/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 313 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 314 [4/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 314 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 315 [7/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 315 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.35>
ST_42 : Operation 316 [3/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 316 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 317 [3/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 317 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 318 [3/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 318 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 319 [6/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 319 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.35>
ST_43 : Operation 320 [2/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 320 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 321 [2/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 321 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 322 [2/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 322 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 323 [5/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 323 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.35>
ST_44 : Operation 324 [1/10] (3.35ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 324 'fadd' 'add2_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 325 [1/10] (3.35ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 325 'fadd' 'add14_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 326 [1/10] (3.35ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 326 'fadd' 'add26_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 327 [4/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 327 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.35>
ST_45 : Operation 328 [8/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 328 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 329 [8/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 329 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 330 [8/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 330 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 331 [3/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 331 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.35>
ST_46 : Operation 332 [7/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 332 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 333 [7/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 333 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 334 [7/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 334 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 335 [2/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 335 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.35>
ST_47 : Operation 336 [6/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 336 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 337 [6/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 337 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 338 [6/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 338 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 339 [1/10] (3.35ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 339 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.56>
ST_48 : Operation 340 [5/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 340 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 341 [5/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 341 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 342 [5/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 342 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 343 [8/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 343 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.56>
ST_49 : Operation 344 [4/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 344 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 345 [4/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 345 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 346 [4/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 346 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 347 [7/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 347 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.56>
ST_50 : Operation 348 [3/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 348 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 349 [3/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 349 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 350 [3/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 350 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 351 [6/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 351 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.56>
ST_51 : Operation 352 [2/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 352 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 353 [2/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 353 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 354 [2/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 354 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 355 [5/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 355 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.56>
ST_52 : Operation 356 [1/8] (2.56ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 356 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 357 [1/8] (2.56ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 357 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 358 [1/8] (2.56ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 358 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 359 [4/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 359 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.35>
ST_53 : Operation 360 [10/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 360 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 361 [10/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 361 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 362 [10/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 362 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 363 [3/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 363 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.35>
ST_54 : Operation 364 [9/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 364 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 365 [9/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 365 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 366 [9/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 366 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 367 [2/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 367 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.35>
ST_55 : Operation 368 [8/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 368 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 369 [8/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 369 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 370 [8/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 370 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 371 [1/8] (2.56ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 371 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.35>
ST_56 : Operation 372 [7/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 372 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 373 [7/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 373 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 374 [7/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 374 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 375 [10/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 375 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.35>
ST_57 : Operation 376 [6/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 376 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 377 [6/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 377 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 378 [6/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 378 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 379 [9/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 379 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.35>
ST_58 : Operation 380 [5/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 380 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 381 [5/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 381 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 382 [5/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 382 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 383 [8/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 383 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.35>
ST_59 : Operation 384 [4/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 384 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 385 [4/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 385 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 386 [4/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 386 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 387 [7/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 387 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.35>
ST_60 : Operation 388 [3/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 388 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 389 [3/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 389 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 390 [3/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 390 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 391 [6/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 391 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.35>
ST_61 : Operation 392 [2/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 392 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 393 [2/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 393 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 394 [2/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 394 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 395 [5/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 395 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.35>
ST_62 : Operation 396 [1/10] (3.35ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 396 'fadd' 'add4_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 397 [1/10] (3.35ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 397 'fadd' 'add16_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 398 [1/10] (3.35ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 398 'fadd' 'add28_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 399 [4/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 399 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.35>
ST_63 : Operation 400 [8/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 400 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 401 [8/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 401 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 402 [8/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 402 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 403 [3/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 403 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.35>
ST_64 : Operation 404 [7/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 404 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 405 [7/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 405 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 406 [7/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 406 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 407 [2/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 407 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.35>
ST_65 : Operation 408 [6/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 408 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 409 [6/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 409 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 410 [6/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 410 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 411 [1/10] (3.35ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 411 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.56>
ST_66 : Operation 412 [5/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 412 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 413 [5/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 413 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 414 [5/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 414 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 415 [8/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 415 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.56>
ST_67 : Operation 416 [4/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 416 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 417 [4/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 417 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 418 [4/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 418 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 419 [7/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 419 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.56>
ST_68 : Operation 420 [3/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 420 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 421 [3/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 421 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 422 [3/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 422 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 423 [6/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 423 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.56>
ST_69 : Operation 424 [2/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 424 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 425 [2/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 425 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 426 [2/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 426 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 427 [5/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 427 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.56>
ST_70 : Operation 428 [1/8] (2.56ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 428 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 429 [1/8] (2.56ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 429 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 430 [1/8] (2.56ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 430 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 431 [4/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 431 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.35>
ST_71 : Operation 432 [10/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 432 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 433 [10/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 433 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 434 [10/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 434 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 435 [3/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 435 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.35>
ST_72 : Operation 436 [9/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 436 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 437 [9/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 437 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 438 [9/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 438 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 439 [2/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 439 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.35>
ST_73 : Operation 440 [8/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 440 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 441 [8/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 441 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 442 [8/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 442 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 443 [1/8] (2.56ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 443 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.35>
ST_74 : Operation 444 [7/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 444 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 445 [7/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 445 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 446 [7/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 446 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 447 [10/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 447 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.35>
ST_75 : Operation 448 [6/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 448 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 449 [6/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 449 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 450 [6/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 450 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 451 [9/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 451 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.35>
ST_76 : Operation 452 [5/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 452 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 453 [5/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 453 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 454 [5/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 454 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 455 [8/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 455 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.35>
ST_77 : Operation 456 [4/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 456 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 457 [4/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 457 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 458 [4/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 458 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 459 [7/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 459 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.35>
ST_78 : Operation 460 [3/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 460 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 461 [3/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 461 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 462 [3/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 462 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 463 [6/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 463 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.35>
ST_79 : Operation 464 [2/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 464 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 465 [2/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 465 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 466 [2/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 466 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 467 [5/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 467 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.35>
ST_80 : Operation 468 [1/10] (3.35ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 468 'fadd' 'add6_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 469 [1/10] (3.35ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 469 'fadd' 'add18_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 470 [1/10] (3.35ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 470 'fadd' 'add30_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 471 [4/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 471 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.35>
ST_81 : Operation 472 [8/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 472 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 473 [8/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 473 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 474 [8/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 474 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 475 [3/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 475 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.35>
ST_82 : Operation 476 [7/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 476 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 477 [7/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 477 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 478 [7/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 478 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 479 [2/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 479 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.35>
ST_83 : Operation 480 [6/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 480 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 481 [6/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 481 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 482 [6/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 482 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 483 [1/10] (3.35ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 483 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.56>
ST_84 : Operation 484 [5/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 484 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 485 [5/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 485 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 486 [5/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 486 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 487 [8/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 487 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.56>
ST_85 : Operation 488 [4/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 488 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 489 [4/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 489 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 490 [4/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 490 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 491 [7/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 491 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.56>
ST_86 : Operation 492 [3/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 492 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 493 [3/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 493 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 494 [3/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 494 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 495 [6/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 495 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.56>
ST_87 : Operation 496 [2/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 496 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 497 [2/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 497 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 498 [2/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 498 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 499 [5/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 499 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.56>
ST_88 : Operation 500 [1/8] (2.56ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 500 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 501 [1/8] (2.56ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 501 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 502 [1/8] (2.56ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 502 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 503 [4/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 503 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.35>
ST_89 : Operation 504 [10/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 504 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 505 [10/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 505 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 506 [10/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 506 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 507 [3/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 507 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.35>
ST_90 : Operation 508 [9/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 508 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 509 [9/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 509 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 510 [9/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 510 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 511 [2/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 511 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.35>
ST_91 : Operation 512 [8/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 512 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 513 [8/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 513 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 514 [8/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 514 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 515 [1/8] (2.56ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 515 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.35>
ST_92 : Operation 516 [7/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 516 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 517 [7/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 517 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 518 [7/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 518 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 519 [10/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 519 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.35>
ST_93 : Operation 520 [6/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 520 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 521 [6/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 521 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 522 [6/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 522 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 523 [9/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 523 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.35>
ST_94 : Operation 524 [5/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 524 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 525 [5/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 525 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 526 [5/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 526 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 527 [8/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 527 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.35>
ST_95 : Operation 528 [4/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 528 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 529 [4/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 529 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 530 [4/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 530 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 531 [7/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 531 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.35>
ST_96 : Operation 532 [3/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 532 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 533 [3/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 533 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 534 [3/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 534 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 535 [6/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 535 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.35>
ST_97 : Operation 536 [2/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 536 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 537 [2/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 537 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 538 [2/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 538 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 539 [5/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 539 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.35>
ST_98 : Operation 540 [1/10] (3.35ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 540 'fadd' 'add8_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 541 [1/10] (3.35ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 541 'fadd' 'add20_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 542 [1/10] (3.35ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 542 'fadd' 'add32_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 543 [4/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 543 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.35>
ST_99 : Operation 544 [8/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 544 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 545 [8/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 545 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 546 [8/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 546 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 547 [3/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 547 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.35>
ST_100 : Operation 548 [7/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 548 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 549 [7/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 549 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 550 [7/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 550 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 551 [2/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 551 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.35>
ST_101 : Operation 552 [6/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 552 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 553 [6/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 553 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 554 [6/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 554 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 555 [1/10] (3.35ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 555 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.56>
ST_102 : Operation 556 [5/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 556 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 557 [5/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 557 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 558 [5/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 558 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 559 [8/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 559 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.56>
ST_103 : Operation 560 [4/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 560 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 561 [4/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 561 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 562 [4/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 562 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 563 [7/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 563 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.56>
ST_104 : Operation 564 [3/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 564 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 565 [3/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 565 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 566 [3/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 566 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 567 [6/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 567 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.56>
ST_105 : Operation 568 [2/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 568 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 569 [2/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 569 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 570 [2/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 570 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 571 [5/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 571 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.56>
ST_106 : Operation 572 [1/8] (2.56ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 572 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 573 [1/8] (2.56ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 573 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 574 [1/8] (2.56ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 574 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 575 [4/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 575 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.35>
ST_107 : Operation 576 [10/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 576 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 577 [10/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 577 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 578 [10/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 578 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 579 [3/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 579 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.35>
ST_108 : Operation 580 [9/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 580 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 581 [9/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 581 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 582 [9/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 582 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 583 [2/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 583 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.35>
ST_109 : Operation 584 [8/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 584 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 585 [8/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 585 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 586 [8/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 586 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 587 [8/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 587 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 588 [1/8] (2.56ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 588 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.35>
ST_110 : Operation 589 [7/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 589 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 590 [7/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 590 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 591 [7/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 591 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 592 [7/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 592 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 593 [10/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 593 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.35>
ST_111 : Operation 594 [6/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 594 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 595 [6/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 595 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 596 [6/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 596 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 597 [6/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 597 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 598 [9/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 598 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.35>
ST_112 : Operation 599 [5/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 599 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 600 [5/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 600 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 601 [5/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 601 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 602 [5/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 602 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 603 [8/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 603 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.35>
ST_113 : Operation 604 [4/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 604 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 605 [4/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 605 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 606 [4/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 606 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 607 [4/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 607 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 608 [7/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 608 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.35>
ST_114 : Operation 609 [3/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 609 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 610 [3/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 610 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 611 [3/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 611 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 612 [3/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 612 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 613 [6/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 613 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.35>
ST_115 : Operation 614 [2/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 614 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 615 [2/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 615 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 616 [2/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 616 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 617 [2/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 617 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 618 [5/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 618 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.35>
ST_116 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i11 %x_1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 619 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 620 [1/1] (0.00ns)   --->   "%dysq_addr = getelementptr i32 %dysq, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:5]   --->   Operation 620 'getelementptr' 'dysq_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 621 [2/2] (3.25ns)   --->   "%weight = load i10 %dysq_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:5]   --->   Operation 621 'load' 'weight' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 622 [1/10] (3.35ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:5->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 622 'fadd' 'exp_d' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 623 [1/10] (3.35ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:8->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 623 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 624 [1/10] (3.35ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 624 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 625 [1/8] (2.56ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 625 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 626 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 626 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 627 [2/2] (3.25ns)   --->   "%y_load = load i10 %y_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 627 'load' 'y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 628 [4/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 628 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 3.35>
ST_117 : Operation 629 [1/2] (3.25ns)   --->   "%weight = load i10 %dysq_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:5]   --->   Operation 629 'load' 'weight' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 630 [10/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 630 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 631 [8/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 631 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 632 [1/1] (3.25ns)   --->   "%store_ln11 = store i32 %exp_d_3, i7 %g_addr_1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:11]   --->   Operation 632 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_117 : Operation 633 [1/2] (3.25ns)   --->   "%y_load = load i10 %y_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 633 'load' 'y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 634 [3/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 634 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 3.35>
ST_118 : Operation 635 [9/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 635 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 636 [7/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 636 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 637 [2/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 637 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 638 [10/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 638 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.35>
ST_119 : Operation 639 [8/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 639 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 640 [6/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 640 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 641 [1/10] (3.35ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 641 'fadd' 'dout' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 642 [9/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 642 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.35>
ST_120 : Operation 643 [7/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 643 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 644 [5/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 644 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 645 [8/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 645 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 646 [8/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 646 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.35>
ST_121 : Operation 647 [6/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 647 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 648 [4/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 648 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 649 [7/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 649 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 650 [7/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 650 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.35>
ST_122 : Operation 651 [5/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 651 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 652 [3/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 652 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 653 [6/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 653 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 654 [6/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 654 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 3.35>
ST_123 : Operation 655 [4/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 655 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 656 [2/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 656 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 657 [5/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 657 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 658 [5/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 658 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.35>
ST_124 : Operation 659 [3/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 659 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 660 [1/8] (2.56ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [benchmarks/jianyicheng/levmarq/src/g1.cpp:12->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 660 'fmul' 'out2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 661 [4/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 661 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 662 [4/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 662 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.35>
ST_125 : Operation 663 [2/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 663 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 664 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %out2, i7 %g_addr_2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:12]   --->   Operation 664 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_125 : Operation 665 [3/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 665 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 666 [3/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 666 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.35>
ST_126 : Operation 667 [1/10] (3.35ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [benchmarks/jianyicheng/levmarq/src/g1.cpp:6->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 667 'fsub' 'out0' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 668 [2/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 668 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 669 [2/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 669 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.35>
ST_127 : Operation 670 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 670 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 671 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 671 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 672 [1/1] (3.25ns)   --->   "%store_ln10 = store i32 %out0, i7 %g_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:10]   --->   Operation 672 'store' 'store_ln10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_127 : Operation 673 [1/10] (3.35ns)   --->   "%sub_i = fadd i32 %y_load, i32 -0.076" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 673 'fadd' 'sub_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 674 [1/8] (2.56ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8]   --->   Operation 674 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 675 [1/1] (1.58ns)   --->   "%br_ln14 = br void %VITIS_LOOP_19_3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 675 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 128 <SV = 127> <Delay = 3.50>
ST_128 : Operation 676 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln14, void %VITIS_LOOP_19_3.split, i8 0, void %VITIS_LOOP_14_2.split" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 676 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 677 [1/1] (0.00ns)   --->   "%indvars_iv7 = phi i8 %add_ln14_1, void %VITIS_LOOP_19_3.split, i8 1, void %VITIS_LOOP_14_2.split" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 677 'phi' 'indvars_iv7' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 678 [1/1] (1.91ns)   --->   "%icmp_ln14 = icmp_eq  i8 %i, i8 128" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 678 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 679 [1/1] (1.91ns)   --->   "%add_ln14 = add i8 %i, i8 1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 679 'add' 'add_ln14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_19_3.split, void %for.inc32" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 680 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %i" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 681 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_128 : Operation 682 [1/1] (0.00ns)   --->   "%g_addr_3 = getelementptr i32 %g, i64 0, i64 %zext_ln14" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:15]   --->   Operation 682 'getelementptr' 'g_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_128 : Operation 683 [2/2] (3.25ns)   --->   "%x_s = load i7 %g_addr_3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:15]   --->   Operation 683 'load' 'x_s' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_128 : Operation 684 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i32 %d, i64 0, i64 %zext_ln14" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 684 'getelementptr' 'd_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_128 : Operation 685 [1/1] (0.00ns)   --->   "%empty = trunc i8 %i" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 685 'trunc' 'empty' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_128 : Operation 686 [1/1] (1.91ns)   --->   "%add_ln14_1 = add i8 %indvars_iv7, i8 1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 686 'add' 'add_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 687 [1/1] (1.58ns)   --->   "%store_ln4 = store i11 %add_ln4, i11 %x" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 687 'store' 'store_ln4' <Predicate = (icmp_ln14)> <Delay = 1.58>
ST_128 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_14_2" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4]   --->   Operation 688 'br' 'br_ln4' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 129 <SV = 128> <Delay = 3.25>
ST_129 : Operation 689 [1/2] (3.25ns)   --->   "%x_s = load i7 %g_addr_3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:15]   --->   Operation 689 'load' 'x_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 130 <SV = 129> <Delay = 3.50>
ST_130 : Operation 690 [8/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 690 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty, i7 0" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 691 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 692 [2/2] (3.50ns)   --->   "%call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i8 %indvars_iv7, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 692 'call' 'call_ln14' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 130> <Delay = 2.56>
ST_131 : Operation 693 [7/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 693 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 694 [1/2] (0.00ns)   --->   "%call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i8 %indvars_iv7, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 694 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 131> <Delay = 2.56>
ST_132 : Operation 695 [6/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 695 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.56>
ST_133 : Operation 696 [5/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 696 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.56>
ST_134 : Operation 697 [4/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 697 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.56>
ST_135 : Operation 698 [3/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 698 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.56>
ST_136 : Operation 699 [2/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 699 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.56>
ST_137 : Operation 700 [1/8] (2.56ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 700 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.56>
ST_138 : Operation 701 [8/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 701 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.56>
ST_139 : Operation 702 [7/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 702 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.56>
ST_140 : Operation 703 [6/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 703 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.56>
ST_141 : Operation 704 [5/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 704 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.56>
ST_142 : Operation 705 [4/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 705 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.56>
ST_143 : Operation 706 [3/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 706 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.56>
ST_144 : Operation 707 [2/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 707 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.56>
ST_145 : Operation 708 [1/8] (2.56ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 708 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.35>
ST_146 : Operation 709 [10/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 709 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 3.35>
ST_147 : Operation 710 [9/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 710 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 3.35>
ST_148 : Operation 711 [8/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 711 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 3.35>
ST_149 : Operation 712 [7/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 712 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 3.35>
ST_150 : Operation 713 [6/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 713 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.35>
ST_151 : Operation 714 [5/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 714 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.35>
ST_152 : Operation 715 [4/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 715 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.35>
ST_153 : Operation 716 [3/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 716 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.35>
ST_154 : Operation 717 [2/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 717 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 718 [2/2] (3.25ns)   --->   "%d_load = load i7 %d_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 718 'load' 'd_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 155 <SV = 154> <Delay = 3.35>
ST_155 : Operation 719 [1/10] (3.35ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [benchmarks/jianyicheng/levmarq/src/g2.cpp:7->benchmarks/jianyicheng/levmarq/src/levmarq.cpp:16]   --->   Operation 719 'fadd' 'k' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 720 [1/2] (3.25ns)   --->   "%d_load = load i7 %d_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 720 'load' 'd_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 156 <SV = 155> <Delay = 3.35>
ST_156 : Operation 721 [10/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 721 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.35>
ST_157 : Operation 722 [9/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 722 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.35>
ST_158 : Operation 723 [8/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 723 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.35>
ST_159 : Operation 724 [7/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 724 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.35>
ST_160 : Operation 725 [6/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 725 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.35>
ST_161 : Operation 726 [5/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 726 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.35>
ST_162 : Operation 727 [4/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 727 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.35>
ST_163 : Operation 728 [3/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 728 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.35>
ST_164 : Operation 729 [2/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 729 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.35>
ST_165 : Operation 730 [1/10] (3.35ns)   --->   "%add = fadd i32 %d_load, i32 %k" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 730 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.25>
ST_166 : Operation 731 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 731 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 732 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 732 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 733 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %add, i7 %d_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18]   --->   Operation 733 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_166 : Operation 734 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_19_3" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14]   --->   Operation 734 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dysq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
g_addr                 (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
g_addr_1               (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
g_addr_2               (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln4              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln4                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1                    (load             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000]
icmp_ln4               (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln4                (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln4                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln8               (zext             ) [ 00011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln23               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign               (sitofp           ) [ 00000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000]
d_1                    (fmul             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
d_2                    (fmul             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
d_3                    (fmul             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
d_4                    (fmul             ) [ 00000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
add_i                  (fadd             ) [ 00000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add12_i                (fadd             ) [ 00000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add24_i                (fadd             ) [ 00000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_i1                 (fadd             ) [ 00000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i                 (fmul             ) [ 00000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul13_i                (fmul             ) [ 00000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul25_i                (fmul             ) [ 00000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i1                (fmul             ) [ 00000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add2_i                 (fadd             ) [ 00000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add14_i                (fadd             ) [ 00000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add26_i                (fadd             ) [ 00000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add2_i1                (fadd             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3_i                 (fmul             ) [ 00000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul15_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul27_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3_i1                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add4_i                 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add16_i                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add28_i                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add4_i1                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul5_i                 (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul17_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul29_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul5_i1                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add6_i                 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
add18_i                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
add30_i                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
add6_i1                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul7_i                 (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000]
mul19_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000]
mul31_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000]
mul7_i1                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000]
add8_i                 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000]
add20_i                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000]
add32_i                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000]
add8_i1                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000]
mul9_i                 (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000]
mul21_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000]
mul33_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000]
mul9_i1                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000]
zext_ln4               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dysq_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
exp_d                  (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000]
exp_d_3                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
exp_d_2                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000]
mul36_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000]
y_addr                 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
weight                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111]
store_ln11             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_load                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000]
dout                   (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000]
out2                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
store_ln12             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out0                   (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
speclooptripcount_ln4  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln4       (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln10             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i                  (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111]
mul11_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111]
br_ln14                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i                      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
indvars_iv7            (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000]
icmp_ln14              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln14               (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln14                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_addr_3               (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
d_addr                 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111]
empty                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
add_ln14_1             (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln4              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln4                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_s                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
call_ln14              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul12_i                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000]
mul13_i1               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000]
k                      (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
d_load                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110]
add                    (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
speclooptripcount_ln14 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln14      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dysq">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dysq"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="g">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="levmarq_Pipeline_VITIS_LOOP_19_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="x_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="g_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="126"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="g_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="116"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="g_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="124"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="dysq_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dysq_addr/116 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight/116 "/>
</bind>
</comp>

<comp id="113" class="1004" name="y_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/116 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/116 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/117 store_ln12/125 store_ln10/127 x_s/128 "/>
</bind>
</comp>

<comp id="131" class="1004" name="g_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_3/128 "/>
</bind>
</comp>

<comp id="139" class="1004" name="d_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/128 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="26"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="d_load/154 store_ln18/166 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/128 "/>
</bind>
</comp>

<comp id="162" class="1005" name="indvars_iv7_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv7 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvars_iv7_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv7/128 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="32" slack="1"/>
<pin id="179" dir="0" index="4" bw="32" slack="13"/>
<pin id="180" dir="0" index="5" bw="14" slack="0"/>
<pin id="181" dir="0" index="6" bw="32" slack="0"/>
<pin id="182" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/130 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add_i/17 add_i1/20 add2_i/35 add2_i1/38 add4_i/53 add4_i1/56 add6_i/71 add6_i1/74 add8_i/89 add8_i1/92 exp_d/107 dout/110 out0/117 sub_i/118 k/146 add/156 add1/19 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add12_i/17 add14_i/35 add16_i/53 add18_i/71 add20_i/89 exp_d_3/107 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add24_i/17 add26_i/35 add28_i/53 add30_i/71 add32_i/89 exp_d_2/107 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="d_1/9 d_4/12 mul1_i/27 mul1_i1/30 mul3_i/45 mul3_i1/48 mul5_i/63 mul5_i1/66 mul7_i/81 mul7_i1/84 mul9_i/99 mul9_i1/102 mul36_i/109 out2/117 mul11_i/120 mul12_i/130 mul13_i1/138 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="d_2/9 mul13_i/27 mul15_i/45 mul17_i/63 mul19_i/81 mul21_i/99 mul/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="d_3/9 mul25_i/27 mul27_i/45 mul29_i/63 mul31_i/81 mul33_i/99 mul1/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="x_assign/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_1 mul9_i mul36_i out2 mul11_i "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_2 mul21_i "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_3 mul33_i "/>
</bind>
</comp>

<comp id="254" class="1005" name="reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_4 mul9_i1 mul12_i mul13_i1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add2_i add4_i add6_i add8_i exp_d out0 sub_i "/>
</bind>
</comp>

<comp id="270" class="1005" name="reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add12_i add14_i add16_i add18_i add20_i exp_d_3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add24_i add26_i add28_i add30_i add32_i exp_d_2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i1 add2_i1 add4_i1 add6_i1 add8_i1 dout k add "/>
</bind>
</comp>

<comp id="289" class="1005" name="reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i mul3_i mul5_i mul7_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_i mul15_i mul17_i mul19_i "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i mul27_i mul29_i mul31_i "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i1 mul3_i1 mul5_i1 mul7_i1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln4_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="x_1_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="1"/>
<pin id="316" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="11" slack="126"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln8_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/116 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln14_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/128 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln14_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/128 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln14_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/128 "/>
</bind>
</comp>

<comp id="361" class="1004" name="empty_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/128 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln14_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/128 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln4_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="126"/>
<pin id="373" dir="0" index="1" bw="11" slack="127"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/128 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="2"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/130 "/>
</bind>
</comp>

<comp id="383" class="1005" name="x_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="390" class="1005" name="g_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="126"/>
<pin id="392" dir="1" index="1" bw="7" slack="126"/>
</pin_list>
<bind>
<opset="g_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="g_addr_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="116"/>
<pin id="397" dir="1" index="1" bw="7" slack="116"/>
</pin_list>
<bind>
<opset="g_addr_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="g_addr_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="124"/>
<pin id="402" dir="1" index="1" bw="7" slack="124"/>
</pin_list>
<bind>
<opset="g_addr_2 "/>
</bind>
</comp>

<comp id="411" class="1005" name="add_ln4_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="126"/>
<pin id="413" dir="1" index="1" bw="11" slack="126"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="416" class="1005" name="zext_ln8_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="x_assign_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="428" class="1005" name="dysq_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dysq_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="y_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="1"/>
<pin id="435" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="weight_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="13"/>
<pin id="440" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="weight "/>
</bind>
</comp>

<comp id="444" class="1005" name="y_load_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln14_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="457" class="1005" name="g_addr_3_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="1"/>
<pin id="459" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="d_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="26"/>
<pin id="464" dir="1" index="1" bw="7" slack="26"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="empty_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="2"/>
<pin id="469" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="472" class="1005" name="add_ln14_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="x_s_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_s "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="14" slack="1"/>
<pin id="485" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="d_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="162" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="237"><net_src comp="213" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="245"><net_src comp="218" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="251"><net_src comp="223" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="257"><net_src comp="213" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="265"><net_src comp="187" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="273"><net_src comp="192" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="279"><net_src comp="197" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="285"><net_src comp="187" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="292"><net_src comp="213" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="297"><net_src comp="218" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="302"><net_src comp="223" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="307"><net_src comp="213" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="314" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="347"><net_src comp="155" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="155" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="155" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="364"><net_src comp="155" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="166" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="174" pin=5"/></net>

<net id="386"><net_src comp="72" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="393"><net_src comp="76" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="398"><net_src comp="84" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="403"><net_src comp="92" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="414"><net_src comp="323" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="419"><net_src comp="333" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="424"><net_src comp="231" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="431"><net_src comp="100" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="436"><net_src comp="113" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="441"><net_src comp="107" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="447"><net_src comp="120" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="455"><net_src comp="349" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="460"><net_src comp="131" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="465"><net_src comp="139" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="470"><net_src comp="361" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="475"><net_src comp="365" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="480"><net_src comp="126" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="486"><net_src comp="375" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="174" pin=5"/></net>

<net id="491"><net_src comp="146" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: g | {117 125 127 }
	Port: d | {166 }
	Port: h | {130 131 }
 - Input state : 
	Port: levmarq : dysq | {116 117 }
	Port: levmarq : g | {128 129 130 131 }
	Port: levmarq : d | {154 155 }
	Port: levmarq : y | {116 117 }
	Port: levmarq : h | {130 131 }
  - Chain level:
	State 1
		store_ln4 : 1
	State 2
		icmp_ln4 : 1
		add_ln4 : 1
		br_ln4 : 2
		trunc_ln8 : 1
		zext_ln8 : 2
		x_assign : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
		dysq_addr : 1
		weight : 2
		y_addr : 1
		y_load : 2
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		zext_ln14 : 1
		g_addr_3 : 2
		x_s : 3
		d_addr : 2
		empty : 1
		add_ln14_1 : 1
	State 129
	State 130
		call_ln14 : 1
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_187                 |    2    |    0    |   365   |   421   |
|   fadd   |                  grp_fu_192                 |    2    |    0    |   365   |   421   |
|          |                  grp_fu_197                 |    2    |    0    |   365   |   421   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174 |    8    |  3.176  |   1031  |   1134  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_213                 |    3    |    0    |   199   |   324   |
|   fmul   |                  grp_fu_218                 |    3    |    0    |   199   |   324   |
|          |                  grp_fu_223                 |    3    |    0    |   199   |   324   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                add_ln4_fu_323               |    0    |    0    |    0    |    12   |
|    add   |               add_ln14_fu_349               |    0    |    0    |    0    |    15   |
|          |              add_ln14_1_fu_365              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln4_fu_317               |    0    |    0    |    0    |    12   |
|          |               icmp_ln14_fu_343              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_231                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln8_fu_329              |    0    |    0    |    0    |    0    |
|          |                 empty_fu_361                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln8_fu_333               |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln4_fu_338               |    0    |    0    |    0    |    0    |
|          |               zext_ln14_fu_355              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                 tmp_1_fu_375                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    23   |  3.176  |   2723  |   3438  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln14_1_reg_472|    8   |
|  add_ln14_reg_452 |    8   |
|  add_ln4_reg_411  |   11   |
|   d_addr_reg_462  |    7   |
|   d_load_reg_488  |   32   |
| dysq_addr_reg_428 |   10   |
|   empty_reg_467   |    7   |
|  g_addr_1_reg_395 |    7   |
|  g_addr_2_reg_400 |    7   |
|  g_addr_3_reg_457 |    7   |
|   g_addr_reg_390  |    7   |
|     i_reg_151     |    8   |
|indvars_iv7_reg_162|    8   |
|      reg_234      |   32   |
|      reg_242      |   32   |
|      reg_248      |   32   |
|      reg_254      |   32   |
|      reg_262      |   32   |
|      reg_270      |   32   |
|      reg_276      |   32   |
|      reg_282      |   32   |
|      reg_289      |   32   |
|      reg_294      |   32   |
|      reg_299      |   32   |
|      reg_304      |   32   |
|   tmp_1_reg_483   |   14   |
|   weight_reg_438  |   32   |
|  x_assign_reg_421 |   32   |
|     x_reg_383     |   11   |
|    x_s_reg_477    |   32   |
|   y_addr_reg_433  |   10   |
|   y_load_reg_444  |   32   |
|  zext_ln8_reg_416 |   32   |
+-------------------+--------+
|       Total       |   706  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_107              |  p0  |   2  |  10  |   20   ||    9    |
|              grp_access_fu_120              |  p0  |   2  |  10  |   20   ||    9    |
|              grp_access_fu_126              |  p0  |   5  |   7  |   35   ||    25   |
|              grp_access_fu_126              |  p1  |   3  |  32  |   96   ||    14   |
|             indvars_iv7_reg_162             |  p0  |   2  |   8  |   16   ||    9    |
| grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174 |  p5  |   2  |  14  |   28   ||    9    |
|                  grp_fu_187                 |  p0  |   8  |  32  |   256  ||    42   |
|                  grp_fu_187                 |  p1  |   8  |  32  |   256  ||    25   |
|                  grp_fu_192                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_192                 |  p1  |   4  |  32  |   128  ||    9    |
|                  grp_fu_197                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_197                 |  p1  |   4  |  32  |   128  ||    9    |
|                  grp_fu_213                 |  p0  |   5  |  32  |   160  ||    25   |
|                  grp_fu_213                 |  p1  |   9  |  32  |   288  ||    37   |
|                  grp_fu_218                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_218                 |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_fu_223                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_223                 |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_fu_231                 |  p0  |   2  |  10  |   20   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |  1835  ||  33.751 ||   285   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    3   |  2723  |  3438  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   33   |    -   |   285  |
|  Register |    -   |    -   |   706  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   36   |  3429  |  3723  |
+-----------+--------+--------+--------+--------+
