 //***************************************
//
//	œÓÂÍÚ ‚ÂÒ˚ ‰Îˇ ¿Ì‰ÂÂ‚Ë˜‡
//	07.05.14
//	29.05.14		—¡Œ– ¿ Ã¿ ≈“¿
//  23.09.14
//***************************************



#include "compiler_defs.h"
#include "C8051F350_defs.h"



//#include <c8051f350.h>                       // SFR declarations
#include <stdio.h>
#include <string.h>
#include <intrins.h> 
#include <math.h>
#include <stdlib.h>
#include <andr.h>

		
		const char code InitConfigRegsPer[] = {
		/* 0 */				CHIPMODE_STBYMODE | FREQBAND_915 | VCO_TRIM_00,   //0b00110000
		/* 1 */				MODSEL_OOK | DATAMODE_PACKET | IFGAIN_0 | DATAMODE_BUFFERED | OOKTHRESHTYPE_PEAK,          //0b01101100 
		/* 2 */				0x0a,  //b`00001001,										  //0b00001001
		/* 3 */			   0x13,  //0b00010011,										  //0b00010011	
		/* 4 */				OOKFLOORTHRESH_VALUE,							  //0b00001100
		/* 5 */				0x0f,  //0b00001111,                                       //0b00001111 FIFOSIZE_64 | FIFO_THRSHOLD_1
		/* 6 */				153,
		/* 7 */				122,
		/* 8 */				68,
		/* 9 */				0,
		/* 10 0x0a*/			0,
		/* 11 0x0b*/			0,
		/* 12 0x0c*/			DEF_PARAMP | PA_RAMP_23,						  //0b00111000
		/* 13 0x0d*/			IRQ1_TX_TXDONE,                                   //0b00001000        **          
		/* 14 0x0e*/ 			IRQ0_TX_START_FIFONOTEMPTY | IRQ1_PLL_LOCK_PIN_ON,            //0b00010001
		/* 15 0x0f*/ 			RSSIIRQTHRESH_VALUE,														//0b00000000
		/* 16 0x10*/ 			PASSIVEFILT_378 | RXFC_FOPLUS100,                                             //0b10100011  **
		/* 17 0x11*/			DEF_RXPARAM1 | FO_100,														  //0b00111000
		/* 18 0x12*/			DEF_RXPARAM2 | POLYPFILT_ON | SYNC_SIZE_32 | SYNC_ON | SYNC_ERRORS_0,        // 0b10111000  ** 
		/* 19 0x13*/			DEF_RXPARAM3,                   // 0b00000111                                 //0b00000111  **
		/* 20 0x14*/			0,
		/* 21 0x15*/			OOK_THRESH_DECSTEP_000 | OOK_THRESH_DECPERIOD_000 | OOK_THRESH_AVERAGING_00,  //0b00000000
		/* 22 0x16*/ 			0x97, // 1st byte of Sync word,
		/* 23 0x17*/ 			0x37, // 2nd byte of Sync word,
		/* 24 0x18*/ 			0xF1, // 3rd byte of Sync word,
		/* 25 0x19*/ 			0xC3, // 4th byte of Sync word,
		/* 26 0x1a*/ 			FC_200 | TXPOWER_13,                                           //0b01110000 
		/* 27 0x1b*/ 			CLKOUT_OFF | CLKOUT_12800,                                     //0b00000000
		/* 28 0x1c*/ 			MANCHESTER_OFF | 2,										       //0b00000010
		/* 29 0x1d*/ 			NODEADRS_VALUE,                                                //0
		/* 30 0x1e*/ 			PKT_FORMAT_FIXED | PREAMBLE_SIZE_3 | WHITENING_OFF | CRC_ON | ADRSFILT_NONE,  //0b01001000
 		/* 31 0x1f*/ 			FIFO_AUTOCLR_ON | FIFO_STBY_ACCESS_WRITE                      //0b00000000
							};	
			
	const char code InitConfigRegsPri[] = {
		/* 0 */				CHIPMODE_STBYMODE | FREQBAND_915 | VCO_TRIM_00,   //0b00110000
		/* 1 */				MODSEL_OOK | DATAMODE_PACKET | IFGAIN_0 | DATAMODE_BUFFERED | OOKTHRESHTYPE_PEAK,          //0b01101100 
		/* 2 */				0x0a,  //0b00001001,										  //0b00001001
		/* 3 */				0x13,  //0b00010011,										  //0b00010011	
		/* 4 */				OOKFLOORTHRESH_VALUE,							  //0b00001100
		/* 5 */				0x1f,  //0b00001111,                                       //0b00001111 FIFOSIZE_64 | FIFO_THRSHOLD_1
		/* 6 */				153,
		/* 7 */				122,
		/* 8 */				68,
		/* 9 */				0,
		/* 10 0x0a*/			0,
		/* 11 0x0b*/			0,
		/* 12 0x0c*/			DEF_PARAMP | PA_RAMP_23,						  //0b00111000
		/* 13 0x0d*/			IRQ0_RX_STDBY_FIFOEMPTY | IRQ1_RX_STDBY_CRCOK,                                   //0b00001000        **          
		/* 14 0x0e*/ 			IRQ1_PLL_LOCK_PIN_ON,            //0b00010001
		/* 15 0x0f*/ 			RSSIIRQTHRESH_VALUE,														//0b00000000
		/* 16 0x10*/ 			PASSIVEFILT_378 | RXFC_FOPLUS100,                                             //0b10100011  **
		/* 17 0x11*/			DEF_RXPARAM1 | FO_100,														  //0b00111000
		/* 18 0x12*/			DEF_RXPARAM2 | POLYPFILT_ON | SYNC_SIZE_32 | SYNC_ON | SYNC_ERRORS_0,        // 0b10111000  ** 
		/* 19 0x13*/			DEF_RXPARAM3,                   // 0b00000111                                 //0b00000111  **
		/* 20 0x14*/			0,
		/* 21 0x15*/			OOK_THRESH_DECSTEP_000 | OOK_THRESH_DECPERIOD_000 | OOK_THRESH_AVERAGING_00,  //0b00000000
		/* 22 0x16*/ 			0x97, // 1st byte of Sync word,
		/* 23 0x17*/ 			0x37, // 2nd byte of Sync word,
		/* 24 0x18*/ 			0xF1, // 3rd byte of Sync word,
		/* 25 0x19*/ 			0xC3, // 4th byte of Sync word,
		/* 26 0x1a*/ 			FC_200 | TXPOWER_13,                                           //0b01110000 
		/* 27 0x1b*/ 			CLKOUT_OFF | CLKOUT_12800,                                     //0b00000000
		/* 28 0x1c*/ 			MANCHESTER_OFF | 13,										       //0b00000010
		/* 29 0x1d*/ 			NODEADRS_VALUE,                                                //0
		/* 30 0x1e*/ 			PKT_FORMAT_FIXED | PREAMBLE_SIZE_3 | WHITENING_OFF | CRC_ON | ADRSFILT_NONE,  //0b01001000
 		/* 31 0x1f*/ 			FIFO_AUTOCLR_ON | FIFO_STBY_ACCESS_READ                      //0b00000000
							};				
	unsigned char xdata  TxPacket[packetlength];
unsigned char  xdata RxPacket[packetlength];				
					
   
  sbit A00 = P0^0; 
   sbit  A01 = P0^1; 
  sbit IRQ0 = P0^6;    
  sbit IRQ1 = P0^7;  
  sbit reset = P1^0;
  sbit CSCON= P1^3;
  sbit CSDAT = P1^2;
 
  bit cs_con = 1;
  bit cs_dat = 1;
  bit one,two,flag_int0=0,flag_int1=0;

unsigned char xdata A2,A3,i,a5,RxPacketLen;
unsigned char xdata command,val;
unsigned char xdata msek,diagnoz[12];

 void Timer_Init()
{
    TMOD      = 0x20;
    CKCON     = 0x01;
    TH1       = 0x60;
}

void UART_Init()
{
    SCON0     = 0x10;
}

void SPI_Init()
{
    SPI0CFG   = 0x40;
    SPI0CN    = 0x01;
    SPI0CKR   = 0x97;		   //  	 0x1D
	IT0 = 1;
	IT1 = 1;
}

void ADC_Init()
{
    ADC0MD    = 0x80;
    ADC0BUF   = 0x40;
    ADC0MUX   = 0x08;
}

void Port_IO_Init()
{
   

// This example is intended to be used with the SPI0_Slave example.
//
// Pinout:
//
// P0.0 - SPI SCK    (digital output, push-pull)
// P0.1 - SPI MISO   (digital input, open-drain)
// P0.2 - SPI MOSI   (digital output, push-pull)
// P0.3 - SPI NSS    (digital output, push-pull)
//
// P0.6 - LED        (digital output, push-pull)


  // P0.0  -  SCK  (SPI0), Push-Pull,  Digital
    // P0.1  -  MISO (SPI0), Open-Drain, Digital
    // P0.2  -  MOSI (SPI0), Push-Pull,  Digital
    // P0.3  -  Unassigned,  Open-Drain, Digital
    // P0.4  -  Unassigned,  Open-Drain, Digital
    // P0.5  -  Unassigned,  Open-Drain, Digital
    // P0.6  -  Unassigned,  Push-Pull,  Digital
    // P0.7  -  Unassigned,  Push-Pull,  Digital

    // P1.0  -  Unassigned,  Push-Pull,  Digital
    // P1.1  -  Unassigned,  Open-Drain, Digital
    // P1.2  -  Unassigned,  Push-Pull,  Digital
    // P1.3  -  Unassigned,  Push-Pull,  Digital
    // P1.4  -  Unassigned,  Open-Drain, Digital
    // P1.5  -  Unassigned,  Open-Drain, Digital
    // P1.6  -  Unassigned,  Open-Drain, Digital
    // P1.7  -  Unassigned,  Open-Drain, Digital

    //P0MDOUT   = 0xC5;
   // P1MDOUT   = 0x0D;
   // XBR0      = 0x02;
   /// XBR1      = 0xC0;


   // P0MDOUT   = 0xC5;
   // P1MDOUT   = 0x0D;
   // XBR0      = 0x02;
   // XBR1      = 0xC0;

               P0MDOUT   = 0xFB;
    P1MDOUT   = 0x0D;
    P0SKIP    = 0x01;
    XBR0      = 0x02;
    XBR1      = 0xC0;
    


}

void Oscillator_Init()
{
    OSCICN    = 0x83;
}

void Interrupts_Init()
{
   

	   EIE1      = 0x08;
    IT01CF    = 0xfe;
    IE        = 0xE5;


}

 void Timer2_Init (void)
	{
	  
	   CKCON     = 0x10;
      TMR2CN    = 0x04;

	   	

  						//  TMR2CN    = 0x04;
	TMR2L     = 0x06d;  //0x4a;   ///0x3e;
	TMR2H     = 0xf6;  //0xa0;   //0X50;			 // b
	TMR2RLH   = 0xf6;  //0X50;
	TMR2RLL   = 0x6d;  //0X3e;   
	     
	
	}
// Initialization function for device,
// Call Init_Device() from your main program
void Init_Device(void)
{Oscillator_Init();
    Timer_Init();
  //  UART_Init();
   
   // ADC_Init();
    Port_IO_Init();
	 SPI_Init();
    
   Timer2_Init();
    Interrupts_Init();
	 one = 0;
	 two = 0;
	 msek = 0;
	 TR2 = 1;           // Timer0 enabled
	// reset
	reset = 1;
	while (!one);
	// 100ucek 1
	reset = 0;
	while (!two);
	//  5 mcek 0
	_nop_();
	 TR2 = 0;

}

void write_spi_con(unsigned char A1, unsigned char value)
	{
		static unsigned char t;	
		t = 0;  

		t = _crol_(A1,1);
		while (command != NU);
		cs_con = 0;

		CSCON = 0;
		command = WR1;
		SPI0DAT = t;
		A2 = value;
		while (command != NU);
		CSCON = 1;

	}

unsigned char read_spi_con(unsigned char A1)
	{
			static unsigned char t;

			t = 0;	
			t = _crol_(A1,1);
			t |= 0x40;
			command = RD;
		    cs_con = 0;

			CSCON = 0;
			SPI0DAT = t;
			while (command != NU);
			command = RD;
			SPI0DAT = 0x00;
				//A3 =  SPI0DAT;
				while (command != NU);
			A3 =  SPI0DAT;
		   	CSCON = 1;
		return (A3);
	}


	
	void WriteFIFO(unsigned char Dat)

	{
									//volatile BYTE tmp0RFIE = PHY_IRQ1_En;
			
									//PHY_IRQ1_En = 0;
			CSDAT =0;
			while (command != NU);
			command = WR2;
			SPI0DAT = Dat;
			while (command != NU);
			CSDAT = 1;
									//PHY_IRQ1_En = tmp0RFIE;
			
	}		
	void SetRFMode_my( char mode)
{
	 char	mcparam0_read;
	mcparam0_read = read_spi_con(REG_MCPARAM0);
	switch (mode) {
		case RF_TRANSMITTER:
			write_spi_con(REG_MCPARAM0, (mcparam0_read & 0x1F) | RF_TRANSMITTER);
			RF_Mode = RF_TRANSMITTER;				//RF in TX mode
			break;
		case RF_RECEIVER:
			write_spi_con(REG_MCPARAM0, (mcparam0_read & 0x1F) | RF_RECEIVER);
			RF_Mode = RF_RECEIVER;					//RF in RX mode
			break;
		case RF_SYNTHESIZER:
			write_spi_con(REG_MCPARAM0, (mcparam0_read & 0x1F) | RF_SYNTHESIZER);
			RF_Mode = RF_SYNTHESIZER;				//RF in Synthesizer mode
			break;
		case RF_STANDBY:
			write_spi_con(REG_MCPARAM0, (mcparam0_read & 0x1F) | RF_STANDBY);
			RF_Mode = RF_STANDBY;					//RF in standby mode
			break;
		case RF_SLEEP:
			write_spi_con(REG_MCPARAM0, (mcparam0_read & 0x1F) | RF_SLEEP);
			RF_Mode = RF_SLEEP;						//RF in sleep mode
			break;
	} /* end switch (mode) */

}

 	unsigned char ReadFIFO(void)
	
		{
								//volatile BYTE tmp0RFIE = PHY_IRQ1_En;
			CSDAT =0;
			while (command != NU);
			command = RD;
			SPI0DAT = 0xff;
			while (command != NU);
			A3 =  SPI0DAT;
			CSDAT =1;
								//PHY_IRQ1_En = tmp0RFIE;
			return (A3);
		}


void di_(void)
	{		unsigned char  dat,  a;
			unsigned char i = 0;
					i =read_spi_con(RF_STANDBY);
					a = 0;
					while (a<32)
					{
						dat = ReadFIFO();
						RxPacket[a] = dat;	
						a++;
					}
					SetRFMode_my(RF_RECEIVER);
	}

	void dia(void)
				{
					unsigned char a;
					diagnoz[0] = read_spi_con(0x0); 	
					diagnoz[1] = read_spi_con(0x0d); 
					diagnoz[2] = read_spi_con(0x0e); 
					diagnoz[3] = read_spi_con(0x1d); 
					diagnoz[4] = read_spi_con(0x1c);  //  ŒÀ-¡¿…“
					diagnoz[5] = read_spi_con(0x14);  //   RSSI Value bits ÏÓ˘ÌÓÒÚ¸
					diagnoz[6] = read_spi_con(0x1a);  //  bit 3-1 TXOPVAL<2:0>:Transmit Output Power Value bits (1 step ò3dB)   000= 13 dBm  
					diagnoz[7] = read_spi_con(0x12);
					diagnoz[8] = read_spi_con(0x1e);
				   diagnoz[9] = read_spi_con(0x04);
				    diagnoz[10] = read_spi_con(0x1f);
					a=0;
											//	di_();
				}

	void init_TX(void)
			{	unsigned char i;
			for(i = 0;i <32;i++)
				TxPacket[i] = i;
			
			}
	
	void init_RX(void)
			{	unsigned char i;
			for(i = 0;i <32;i++)
				RxPacket[i] = 0;
			
			}
	void Send_Packet_my(void)
	{
		unsigned int i;
		unsigned char a,a1,a2,dat;
		SetRFMode_my(RF_STANDBY);
		
		write_spi_con(0x1F, ((InitConfigRegsPer[0x1F] & 0xBF)| FIFO_STBY_ACCESS_WRITE));
		write_spi_con(0x0D, (InitConfigRegsPer[0x0D] | IRQ1_FIFO_OVERRUN_CLEAR ));
		write_spi_con(0x0E, ((InitConfigRegsPer[0x0E]) | 0x02));
		write_spi_con(0x16, 0x97);	//Ì‡ ÔÂÂ‰‡˜Û
		dia();
		//WriteFIFO(TxPacketLen+1);
		WriteFIFO(16);	//Node_adrs
		WriteFIFO(0x23);
		init_RX();
		init_TX();
		for(i=0; i< packetlength; i++)
		{
		WriteFIFO(TxPacket[i]);
		}

		a1 =read_spi_con(0x1f); 
		write_spi_con(0x1F,0x40);
		a2 =read_spi_con(0x1f); 
		a= 0;
			while (a<32)
					{
						dat = ReadFIFO();
						RxPacket[a] = dat;	
						a++;
					}
		write_spi_con(0x1F,a1);



	//	INTCONbits.GIE = 0;    //?
		//‰Ó ˝ÚÓ„Ó ÏÓÏÂÌÚ‡ Ì‡ ÌÓ„Â ÔÂ˚‚‡ÌËˇ 0
		SetRFMode_my(RF_TRANSMITTER);
		dia();
		for(i=0;i<255;i++)
		{
	_nop_();_nop_();_nop_();_nop_();
	_nop_();_nop_();_nop_();_nop_();
		}

	while(!(flag_int0));
		flag_int0 = 0;
	//Á‰ÂÒ¸ ‰ÓÎÊÌÓ Ì‡ ÌÓ„Â irq1 ÔÓˇ‚ËÚ¸Òˇ ÎÓ„ 1
	//     IT01CF    = 0xFE;
    //     IE        = 0x85; ( 0x05) EX1 EX0 )
	//    TCON     (IE1   IE0 )  0 - Í ÛÓ‚Ì˛           1 - Í ÙÓÌÚÛ

	//
	//
		{
		_nop_();	//ÓÊË‰‡ÌËÂ ÔÂ˚‚‡ÌËˇ ·Û‰ÂÚ Á‡ÏÂÌÂÌÓ ‚ÂÏÂÌÌÓÈ Á‡‰ÂÊÍÓÈ.
		_nop_();
		_nop_();
		_nop_();
		}

	//	INTCONbits.GIE = 1;   //?
		dia();
		
		
		write_spi_con(0x16, 0x68);
		SetRFMode_my(RF_RECEIVER);	//rfmode = ÂÒË‚Â
		//Reset FIFO  Ó˜ËÒÚËÚ¸ ·ÛÙÂ ÔÓÒÎÂ ÔÂÂ‰‡˜Ë
		i = read_spi_con(REG_IRQPARAM0);
		write_spi_con(REG_IRQPARAM0, (i | 0x01));

	}	

	/*	
void ReceiveFrame()
{
	unsigned char data, node_adrs;
	unsigned char i = 0;
	while(!(flag_int1));
		{
		RxPacketLen = ReadFIFO();	
		flag_int0 = 0;
		node_adrs = ReadFIFO();
		RxPacketLen = (RxPacketLen-1);

		while(RxPacketLen--)
			{
			flag_int0 = 0;
			data = ReadFIFO();
			RxPacket[i] = data;
			i++;
			};
		RxPacketLen = i;
		}	
	flag_int1 = 0;

	//hasPacket = TRUE;
	//Reset FIFO
	i = RegisterRead(REG_IRQPARAM0);
	RegisterSet(REG_IRQPARAM0, (i | 0x01));
}
*/		
unsigned char ReceiveFrame_my(void)
		{
			unsigned char  dat, node_adrs;
			unsigned char i = 0;
				SetRFMode_my(RF_STANDBY);
			///////////////////////
			write_spi_con(0x1F, ((InitConfigRegsPri[0x1F] & 0xBF)| FIFO_STBY_ACCESS_READ)|FIFO_AUTOCLR_OFF);// 
			write_spi_con(0x0D, (InitConfigRegsPri[0x0D] | IRQ1_FIFO_OVERRUN_CLEAR ));
			write_spi_con(0x0E, ((InitConfigRegsPri[0x0E]) | 0x02));
		//	write_spi_con(0x16, 0x97);		   // 0x97
			SetRFMode_my(RF_RECEIVER);
			init_RX();
			dia();
			//////////////////////////
			
			while(!(flag_int1));
			dia();
				SetRFMode_my(RF_STANDBY);
			RxPacketLen = 16;  // ReadFIFO();	
			flag_int0 = 0;
			node_adrs = ReadFIFO();
			RxPacketLen = (RxPacketLen-1);
			

			while(RxPacketLen--)
			{
			flag_int0 = 0;
			dat = ReadFIFO();
			RxPacket[i] = dat;
			i++;
			};
		RxPacketLen = i;
			
	flag_int1 = 0;

			//write_spi_con(0x0D, (0x0a));	//ÔÂÂÁ‡„ÛÁËÚ¸ ÙËÙÓ
				i = read_spi_con(REG_IRQPARAM0);
		        write_spi_con(REG_IRQPARAM0, (i | 0x01));
			
			
			return node_adrs;
		}



void main(void)
	{
		PCA0MD &= ~0x40; 
		Init_Device();
		flag_int0 = 0;
		flag_int1 = 0;


		IE0 = 0;
		IE1 = 0;
	val = read_spi_con(0x01);
		while (1)
			{
				i =0;
												//	val = read_spi_con(0);
												//	__delay_ms(2);
												//	val = read_spi_con(2);
				while (i < 0x20)
					{
				
					//	for (i = 0 ; i <= 31; i++)
							{

							}	//Â„ËÒÚ˚ ‚˚ÒÚ‡‚ÎÂÌ˚
								write_spi_con(i,InitConfigRegsPri[i]);
												//__delay_ms(2);
												//	 write_spi_con(0x10,i);
													//	 write_spi_con(a,b);

												//	LATAbits.LATA1 = 0;
												//	LATAbits.LATA1 = 1;
								val = read_spi_con(i); 
												//	__delay_ms(2);
								a5 = InitConfigRegsPri[i];
												//	val = read_spi_con(1); 
								i++;
							}
						i = 0;
									  // while (i < 0x20)
										//  {
												
								//for (i = 0 ; i <= 31; i++)


								//Â„ËÒÚ˚ ‚˚ÒÚ‡‚ÎÂÌ˚
										//	write_spi_con(i,InitConfigRegs[i]);
																				//__delay_ms(2);
																				//	 write_spi_con(0x10,i);
																					//	 write_spi_con(a,b);

																				//	LATAbits.LATA1 = 0;
																				//	LATAbits.LATA1 = 1;
											//	val = read_spi_con(i); 
																				//	__delay_ms(2);
											//	a5 = InitConfigRegsPer[i];
																				//	val = read_spi_con(1); 
											//	i++;
									//}
						dia();
						
						val = read_spi_con(0x0e);
						write_spi_con(0x0e,(val | 0x02));
						val = read_spi_con(0x0e);
						val = read_spi_con(0x00);
						write_spi_con(0x00,((val & 0x1F) | RF_SYNTHESIZER));
						val = read_spi_con(0x00);
						do
							{
								val = read_spi_con(0x0e);

							}
						while (!(val & 0x02));
						dia();
						
						
						while (1)
						{	
						//	Send_Packet_my();
							ReceiveFrame_my();
						i++;
						}
			}


	}

     void spi_int(void) interrupt 6
	 	{


			  SPIF = 0;  
			  if (command == WR1)
			  	{
					SPI0DAT = A2;
					command = WR2;
				}                      // Clear the SPIF flag
			  else if (command == WR2)
			   		{command = NU;
						if   (!cs_con )
							{cs_con = 1;
						  // CSCON = 1;
							}
					}
			  else if (command == RD)
			  		{command = NU;
					
					}
		}

	  void Timer2_ISR (void) interrupt 5

	{
 	TF2H = 0;
 //	if (start)
	{															//	TR2=0;
	msek++;
		one = 1;
	if (msek==51)
		two = 1;
	}
	
		
 
 	}

	void irq0_int(void) interrupt 0
	 	{


			//  IE0 = 0;                        // Clear the SPIF flag
			  flag_int0 = 1;
		}
		void irq1_int(void) interrupt 2
	 	{


			//  IE1 = 0;                        // Clear the SPIF flag
			  flag_int1 = 1;
		}
