<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fpga/kernel.cpp:27:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:27:19" LoopName="VITIS_LOOP_27_1" ParentFunc="kernel(double*, bool*, unsigned int*)" Length="256" Direction="write" AccessID="v16seq" OrigID="for.inc.i.store.6" OrigAccess-DebugLoc="fpga/kernel.cpp:29:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fpga/kernel.cpp:71:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:71:21" LoopName="VITIS_LOOP_71_3" ParentFunc="kernel(double*, bool*, unsigned int*)" Length="3" Direction="read" AccessID="scevgepseq" OrigID="islist for.body6.load.22 for.body6.load.41 for.body6.load.19" OrigAccess-DebugLoc="isList fpga/kernel.cpp:76:25 fpga/kernel.cpp:79:29 fpga/kernel.cpp:76:7" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fpga/kernel.cpp:97:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 14 has been inferred" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:97:20" LoopName="VITIS_LOOP_97_6" ParentFunc="kernel(double*, bool*, unsigned int*)" Length="14" Direction="read" AccessID="scevgep19seq" OrigID="for.inc102.load.8" OrigAccess-DebugLoc="fpga/kernel.cpp:99:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fpga/kernel.cpp:97:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 14 has been inferred" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:97:20" LoopName="VITIS_LOOP_97_6" ParentFunc="kernel(double*, bool*, unsigned int*)" Length="14" Direction="read" AccessID="scevgep22seq" OrigID="for.inc102.load.14" OrigAccess-DebugLoc="fpga/kernel.cpp:100:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="fpga/kernel.cpp:97:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 14 has been inferred" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:97:20" LoopName="VITIS_LOOP_97_6" ParentFunc="kernel(double*, bool*, unsigned int*)" Length="14" Direction="write" AccessID="scevgep23seq" OrigID="for.inc102.store.18" OrigAccess-DebugLoc="fpga/kernel.cpp:100:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="fpga/kernel.cpp:65:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="fpga/kernel.cpp:65:19" LoopName="VITIS_LOOP_65_1" ParentFunc="kernel(double*, bool*, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:71:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:71:21" LoopName="VITIS_LOOP_71_3" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="scevgepseq" OrigAccess-DebugLoc="fpga/kernel.cpp:76:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:71:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:71:21" LoopName="VITIS_LOOP_71_3" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.body6.load.28" OrigAccess-DebugLoc="fpga/kernel.cpp:77:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:71:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:71:21" LoopName="VITIS_LOOP_71_3" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.body6.load.34" OrigAccess-DebugLoc="fpga/kernel.cpp:77:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:90:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:90:21" LoopName="VITIS_LOOP_90_5" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.inc71.store.9" OrigAccess-DebugLoc="fpga/kernel.cpp:92:17" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="fpga/kernel.cpp:101:14" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem0" VarName="v" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.inc102.load.19" OrigAccess-DebugLoc="fpga/kernel.cpp:101:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="fpga/kernel.cpp:99:17" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem0" VarName="v" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.inc102.store.10" OrigAccess-DebugLoc="fpga/kernel.cpp:99:17" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:104:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:104:21" LoopName="VITIS_LOOP_104_7" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.inc136.load.7" OrigAccess-DebugLoc="fpga/kernel.cpp:106:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:104:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:104:21" LoopName="VITIS_LOOP_104_7" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.inc136.load.12" OrigAccess-DebugLoc="fpga/kernel.cpp:107:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:104:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:104:21" LoopName="VITIS_LOOP_104_7" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.inc136.store.9" OrigAccess-DebugLoc="fpga/kernel.cpp:106:17" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="fpga/kernel.cpp:104:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:104:21" LoopName="VITIS_LOOP_104_7" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="for.inc136.store.15" OrigAccess-DebugLoc="fpga/kernel.cpp:107:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fpga/kernel.cpp:97:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:97:20" LoopName="VITIS_LOOP_97_6" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="scevgep19seq" OrigAccess-DebugLoc="fpga/kernel.cpp:97:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fpga/kernel.cpp:97:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:97:20" LoopName="VITIS_LOOP_97_6" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="scevgep22seq" OrigAccess-DebugLoc="fpga/kernel.cpp:97:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fpga/kernel.cpp:97:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:97:20" LoopName="VITIS_LOOP_97_6" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="scevgep23seq" OrigAccess-DebugLoc="fpga/kernel.cpp:97:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fpga/kernel.cpp:76:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="v" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="scevgepseq" OrigAccess-DebugLoc="fpga/kernel.cpp:76:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="fpga/kernel.cpp:28:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="v" LoopLoc="fpga/kernel.cpp:28:27" LoopName="VITIS_LOOP_28_2" ParentFunc="kernel(double*, bool*, unsigned int*)" OrigID="v16seq" OrigAccess-DebugLoc="fpga/kernel.cpp:27:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="fpga/kernel.cpp:97:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem0" ParentFunc="kernel(double*, bool*, unsigned int*)" Direction="read" OrigID="seq2" OrigAccess-DebugLoc="fpga/kernel.cpp:97:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="fpga/kernel.cpp:97:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem0" ParentFunc="kernel(double*, bool*, unsigned int*)" Direction="read" OrigID="seq3" OrigAccess-DebugLoc="fpga/kernel.cpp:97:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="fpga/kernel.cpp:97:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem0" ParentFunc="kernel(double*, bool*, unsigned int*)" Direction="write" OrigID="seq4" OrigAccess-DebugLoc="fpga/kernel.cpp:97:20" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fpga/kernel.cpp:27:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 64 in loop 'VITIS_LOOP_27_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="fpga/kernel.cpp:27:19" LoopName="VITIS_LOOP_27_1" Length="256" Width="64" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="fpga/kernel.cpp:76:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="3" Width="64" Direction="read"/>
</VitisHLS:BurstInfo>

