
=== SiFive Custom Vector Extension Functions

[[overloaded-sifive-int8-sfvqmaccqoq]]
==== SiFive Custom int8 Matrix-Multiply Instructions for DLEN >= 256, Xsfvqmaccqoq

[,c]
----
vint32m1_t __riscv_sf_vqmacc_4x8x4(vint32m1_t vd, vint8m1_t vs1, vint8mf2_t vs2,
                                   size_t vl);
vint32m2_t __riscv_sf_vqmacc_4x8x4(vint32m2_t vd, vint8m1_t vs1, vint8m1_t vs2,
                                   size_t vl);
vint32m4_t __riscv_sf_vqmacc_4x8x4(vint32m4_t vd, vint8m1_t vs1, vint8m2_t vs2,
                                   size_t vl);
vint32m8_t __riscv_sf_vqmacc_4x8x4(vint32m8_t vd, vint8m1_t vs1, vint8m4_t vs2,
                                   size_t vl);
vint32m1_t __riscv_sf_vqmaccus_4x8x4(vint32m1_t vd, vuint8m1_t vs1,
                                     vint8mf2_t vs2, size_t vl);
vint32m2_t __riscv_sf_vqmaccus_4x8x4(vint32m2_t vd, vuint8m1_t vs1,
                                     vint8m1_t vs2, size_t vl);
vint32m4_t __riscv_sf_vqmaccus_4x8x4(vint32m4_t vd, vuint8m1_t vs1,
                                     vint8m2_t vs2, size_t vl);
vint32m8_t __riscv_sf_vqmaccus_4x8x4(vint32m8_t vd, vuint8m1_t vs1,
                                     vint8m4_t vs2, size_t vl);
vint32m1_t __riscv_sf_vqmaccsu_4x8x4(vint32m1_t vd, vint8m1_t vs1,
                                     vuint8mf2_t vs2, size_t vl);
vint32m2_t __riscv_sf_vqmaccsu_4x8x4(vint32m2_t vd, vint8m1_t vs1,
                                     vuint8m1_t vs2, size_t vl);
vint32m4_t __riscv_sf_vqmaccsu_4x8x4(vint32m4_t vd, vint8m1_t vs1,
                                     vuint8m2_t vs2, size_t vl);
vint32m8_t __riscv_sf_vqmaccsu_4x8x4(vint32m8_t vd, vint8m1_t vs1,
                                     vuint8m4_t vs2, size_t vl);
vint32m1_t __riscv_sf_vqmaccu_4x8x4(vint32m1_t vd, vuint8m1_t vs1,
                                    vuint8mf2_t vs2, size_t vl);
vint32m2_t __riscv_sf_vqmaccu_4x8x4(vint32m2_t vd, vuint8m1_t vs1,
                                    vuint8m1_t vs2, size_t vl);
vint32m4_t __riscv_sf_vqmaccu_4x8x4(vint32m4_t vd, vuint8m1_t vs1,
                                    vuint8m2_t vs2, size_t vl);
vint32m8_t __riscv_sf_vqmaccu_4x8x4(vint32m8_t vd, vuint8m1_t vs1,
                                    vuint8m4_t vs2, size_t vl);
----

[[overloaded-sifive-int8-sfvqmaccdod]]
==== SiFive Custom int8 Matrix-Multiply Instructions for DLEN >= 128, Xsfvqmaccdod

[,c]
----
vint32m1_t __riscv_sf_vqmacc_2x8x2(vint32m1_t vd, vint8m1_t vs1, vint8m1_t vs2,
                                   size_t vl);
vint32m2_t __riscv_sf_vqmacc_2x8x2(vint32m2_t vd, vint8m1_t vs1, vint8m2_t vs2,
                                   size_t vl);
vint32m4_t __riscv_sf_vqmacc_2x8x2(vint32m4_t vd, vint8m1_t vs1, vint8m4_t vs2,
                                   size_t vl);
vint32m8_t __riscv_sf_vqmacc_2x8x2(vint32m8_t vd, vint8m1_t vs1, vint8m8_t vs2,
                                   size_t vl);
vint32m1_t __riscv_sf_vqmaccus_2x8x2(vint32m1_t vd, vuint8m1_t vs1,
                                     vint8m1_t vs2, size_t vl);
vint32m2_t __riscv_sf_vqmaccus_2x8x2(vint32m2_t vd, vuint8m1_t vs1,
                                     vint8m2_t vs2, size_t vl);
vint32m4_t __riscv_sf_vqmaccus_2x8x2(vint32m4_t vd, vuint8m1_t vs1,
                                     vint8m4_t vs2, size_t vl);
vint32m8_t __riscv_sf_vqmaccus_2x8x2(vint32m8_t vd, vuint8m1_t vs1,
                                     vint8m8_t vs2, size_t vl);
vint32m1_t __riscv_sf_vqmaccsu_2x8x2(vint32m1_t vd, vint8m1_t vs1,
                                     vuint8m1_t vs2, size_t vl);
vint32m2_t __riscv_sf_vqmaccsu_2x8x2(vint32m2_t vd, vint8m1_t vs1,
                                     vuint8m2_t vs2, size_t vl);
vint32m4_t __riscv_sf_vqmaccsu_2x8x2(vint32m4_t vd, vint8m1_t vs1,
                                     vuint8m4_t vs2, size_t vl);
vint32m8_t __riscv_sf_vqmaccsu_2x8x2(vint32m8_t vd, vint8m1_t vs1,
                                     vuint8m8_t vs2, size_t vl);
vint32m1_t __riscv_sf_vqmaccu_2x8x2(vint32m1_t vd, vuint8m1_t vs1,
                                    vuint8m1_t vs2, size_t vl);
vint32m2_t __riscv_sf_vqmaccu_2x8x2(vint32m2_t vd, vuint8m1_t vs1,
                                    vuint8m2_t vs2, size_t vl);
vint32m4_t __riscv_sf_vqmaccu_2x8x2(vint32m4_t vd, vuint8m1_t vs1,
                                    vuint8m4_t vs2, size_t vl);
vint32m8_t __riscv_sf_vqmaccu_2x8x2(vint32m8_t vd, vuint8m1_t vs1,
                                    vuint8m8_t vs2, size_t vl);
----

[[overloaded-sifive-ranged-clip-sfvfnrclipxfqf]]
==== SiFive Custom FP32-to-int8 Ranged Clip Instructions, Xsfvfnrclipxfqf

[,c]
----
vint8mf8_t __riscv_sf_vfnrclip_x_f_qf(vfloat32mf2_t vs2, float rs1, size_t vl);
vint8mf4_t __riscv_sf_vfnrclip_x_f_qf(vfloat32m1_t vs2, float rs1, size_t vl);
vint8mf2_t __riscv_sf_vfnrclip_x_f_qf(vfloat32m2_t vs2, float rs1, size_t vl);
vint8m1_t __riscv_sf_vfnrclip_x_f_qf(vfloat32m4_t vs2, float rs1, size_t vl);
vint8m2_t __riscv_sf_vfnrclip_x_f_qf(vfloat32m8_t vs2, float rs1, size_t vl);
vuint8mf8_t __riscv_sf_vfnrclip_xu_f_qf(vfloat32mf2_t vs2, float rs1,
                                        size_t vl);
vuint8mf4_t __riscv_sf_vfnrclip_xu_f_qf(vfloat32m1_t vs2, float rs1, size_t vl);
vuint8mf2_t __riscv_sf_vfnrclip_xu_f_qf(vfloat32m2_t vs2, float rs1, size_t vl);
vuint8m1_t __riscv_sf_vfnrclip_xu_f_qf(vfloat32m4_t vs2, float rs1, size_t vl);
vuint8m2_t __riscv_sf_vfnrclip_xu_f_qf(vfloat32m8_t vs2, float rs1, size_t vl);
// masked functions
vint8mf8_t __riscv_sf_vfnrclip_x_f_qf_i8mf8(vbool64_t vm, vfloat32mf2_t vs2,
                                            float rs1, size_t vl);
vint8mf4_t __riscv_sf_vfnrclip_x_f_qf_i8mf4(vbool32_t vm, vfloat32m1_t vs2,
                                            float rs1, size_t vl);
vint8mf2_t __riscv_sf_vfnrclip_x_f_qf_i8mf2(vbool16_t vm, vfloat32m2_t vs2,
                                            float rs1, size_t vl);
vint8m1_t __riscv_sf_vfnrclip_x_f_qf_i8m1(vbool8_t vm, vfloat32m4_t vs2,
                                          float rs1, size_t vl);
vint8m2_t __riscv_sf_vfnrclip_x_f_qf_i8m2(vbool4_t vm, vfloat32m8_t vs2,
                                          float rs1, size_t vl);
vuint8mf8_t __riscv_sf_vfnrclip_xu_f_qf_u8mf8(vbool64_t vm, vfloat32mf2_t vs2,
                                              float rs1, size_t vl);
vuint8mf4_t __riscv_sf_vfnrclip_xu_f_qf_u8mf4(vbool32_t vm, vfloat32m1_t vs2,
                                              float rs1, size_t vl);
vuint8mf2_t __riscv_sf_vfnrclip_xu_f_qf_u8mf2(vbool16_t vm, vfloat32m2_t vs2,
                                              float rs1, size_t vl);
vuint8m1_t __riscv_sf_vfnrclip_xu_f_qf_u8m1(vbool8_t vm, vfloat32m4_t vs2,
                                            float rs1, size_t vl);
vuint8m2_t __riscv_sf_vfnrclip_xu_f_qf_u8m2(vbool4_t vm, vfloat32m8_t vs2,
                                            float rs1, size_t vl);
----

[[overloaded-sifive-vcix]]
==== VCIX Instructions, Xsfvcp

[,c]
----
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint8mf8_t vs2,
                         vuint8mf8_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint8mf4_t vs2,
                         vuint8mf4_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint8mf2_t vs2,
                         vuint8mf2_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint8m1_t vs2,
                         vuint8m1_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint8m2_t vs2,
                         vuint8m2_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint8m4_t vs2,
                         vuint8m4_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint8m8_t vs2,
                         vuint8m8_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7,
                         vuint16mf4_t vs2, vuint16mf4_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7,
                         vuint16mf2_t vs2, vuint16mf2_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint16m1_t vs2,
                         vuint16m1_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint16m2_t vs2,
                         vuint16m2_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint16m4_t vs2,
                         vuint16m4_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint16m8_t vs2,
                         vuint16m8_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7,
                         vuint32mf2_t vs2, vuint32mf2_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint32m1_t vs2,
                         vuint32m1_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint32m2_t vs2,
                         vuint32m2_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint32m4_t vs2,
                         vuint32m4_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint32m8_t vs2,
                         vuint32m8_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint64m1_t vs2,
                         vuint64m1_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint64m2_t vs2,
                         vuint64m2_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint64m4_t vs2,
                         vuint64m4_t rs1, size_t vl);
void __riscv_sf_vc_vv_se(int bit_field27_26, int bit_field11_7, vuint64m8_t vs2,
                         vuint64m8_t rs1, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint8mf8_t vs2,
                               vuint8mf8_t rs1, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint8mf8_t vs2,
                                  vuint8mf8_t rs1, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint8mf4_t vs2,
                               vuint8mf4_t rs1, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint8mf4_t vs2,
                                  vuint8mf4_t rs1, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint8mf2_t vs2,
                               vuint8mf2_t rs1, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint8mf2_t vs2,
                                  vuint8mf2_t rs1, size_t vl);
vuint8m1_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint8m1_t vs2,
                              vuint8m1_t rs1, size_t vl);
vuint8m1_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint8m1_t vs2,
                                 vuint8m1_t rs1, size_t vl);
vuint8m2_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint8m2_t vs2,
                              vuint8m2_t rs1, size_t vl);
vuint8m2_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint8m2_t vs2,
                                 vuint8m2_t rs1, size_t vl);
vuint8m4_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint8m4_t vs2,
                              vuint8m4_t rs1, size_t vl);
vuint8m4_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint8m4_t vs2,
                                 vuint8m4_t rs1, size_t vl);
vuint8m8_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint8m8_t vs2,
                              vuint8m8_t rs1, size_t vl);
vuint8m8_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint8m8_t vs2,
                                 vuint8m8_t rs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint16mf4_t vs2,
                                vuint16mf4_t rs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint16mf4_t vs2,
                                   vuint16mf4_t rs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint16mf2_t vs2,
                                vuint16mf2_t rs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint16mf2_t vs2,
                                   vuint16mf2_t rs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint16m1_t vs2,
                               vuint16m1_t rs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint16m1_t vs2,
                                  vuint16m1_t rs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint16m2_t vs2,
                               vuint16m2_t rs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint16m2_t vs2,
                                  vuint16m2_t rs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint16m4_t vs2,
                               vuint16m4_t rs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint16m4_t vs2,
                                  vuint16m4_t rs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint16m8_t vs2,
                               vuint16m8_t rs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint16m8_t vs2,
                                  vuint16m8_t rs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint32mf2_t vs2,
                                vuint32mf2_t rs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint32mf2_t vs2,
                                   vuint32mf2_t rs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint32m1_t vs2,
                               vuint32m1_t rs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint32m1_t vs2,
                                  vuint32m1_t rs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint32m2_t vs2,
                               vuint32m2_t rs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint32m2_t vs2,
                                  vuint32m2_t rs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint32m4_t vs2,
                               vuint32m4_t rs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint32m4_t vs2,
                                  vuint32m4_t rs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint32m8_t vs2,
                               vuint32m8_t rs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint32m8_t vs2,
                                  vuint32m8_t rs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint64m1_t vs2,
                               vuint64m1_t rs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint64m1_t vs2,
                                  vuint64m1_t rs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint64m2_t vs2,
                               vuint64m2_t rs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint64m2_t vs2,
                                  vuint64m2_t rs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint64m4_t vs2,
                               vuint64m4_t rs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint64m4_t vs2,
                                  vuint64m4_t rs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_vv(int bit_field27_26, vuint64m8_t vs2,
                               vuint64m8_t rs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_vv_se(int bit_field27_26, vuint64m8_t vs2,
                                  vuint64m8_t rs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint8mf8_t vs2,
                         uint8_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint8mf4_t vs2,
                         uint8_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint8mf2_t vs2,
                         uint8_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint8m1_t vs2,
                         uint8_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint8m2_t vs2,
                         uint8_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint8m4_t vs2,
                         uint8_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint8m8_t vs2,
                         uint8_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7,
                         vuint16mf4_t vs2, uint16_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7,
                         vuint16mf2_t vs2, uint16_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint16m1_t vs2,
                         uint16_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint16m2_t vs2,
                         uint16_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint16m4_t vs2,
                         uint16_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint16m8_t vs2,
                         uint16_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7,
                         vuint32mf2_t vs2, uint32_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint32m1_t vs2,
                         uint32_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint32m2_t vs2,
                         uint32_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint32m4_t vs2,
                         uint32_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint32m8_t vs2,
                         uint32_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint64m1_t vs2,
                         uint64_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint64m2_t vs2,
                         uint64_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint64m4_t vs2,
                         uint64_t xs1, size_t vl);
void __riscv_sf_vc_xv_se(int bit_field27_26, int bit_field11_7, vuint64m8_t vs2,
                         uint64_t xs1, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint8mf8_t vs2, uint8_t xs1,
                               size_t vl);
vuint8mf8_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint8mf8_t vs2,
                                  uint8_t xs1, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint8mf4_t vs2, uint8_t xs1,
                               size_t vl);
vuint8mf4_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint8mf4_t vs2,
                                  uint8_t xs1, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint8mf2_t vs2, uint8_t xs1,
                               size_t vl);
vuint8mf2_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint8mf2_t vs2,
                                  uint8_t xs1, size_t vl);
vuint8m1_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint8m1_t vs2, uint8_t xs1,
                              size_t vl);
vuint8m1_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint8m1_t vs2,
                                 uint8_t xs1, size_t vl);
vuint8m2_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint8m2_t vs2, uint8_t xs1,
                              size_t vl);
vuint8m2_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint8m2_t vs2,
                                 uint8_t xs1, size_t vl);
vuint8m4_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint8m4_t vs2, uint8_t xs1,
                              size_t vl);
vuint8m4_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint8m4_t vs2,
                                 uint8_t xs1, size_t vl);
vuint8m8_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint8m8_t vs2, uint8_t xs1,
                              size_t vl);
vuint8m8_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint8m8_t vs2,
                                 uint8_t xs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint16mf4_t vs2,
                                uint16_t xs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint16mf4_t vs2,
                                   uint16_t xs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint16mf2_t vs2,
                                uint16_t xs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint16mf2_t vs2,
                                   uint16_t xs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint16m1_t vs2,
                               uint16_t xs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint16m1_t vs2,
                                  uint16_t xs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint16m2_t vs2,
                               uint16_t xs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint16m2_t vs2,
                                  uint16_t xs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint16m4_t vs2,
                               uint16_t xs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint16m4_t vs2,
                                  uint16_t xs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint16m8_t vs2,
                               uint16_t xs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint16m8_t vs2,
                                  uint16_t xs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint32mf2_t vs2,
                                uint32_t xs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint32mf2_t vs2,
                                   uint32_t xs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint32m1_t vs2,
                               uint32_t xs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint32m1_t vs2,
                                  uint32_t xs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint32m2_t vs2,
                               uint32_t xs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint32m2_t vs2,
                                  uint32_t xs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint32m4_t vs2,
                               uint32_t xs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint32m4_t vs2,
                                  uint32_t xs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint32m8_t vs2,
                               uint32_t xs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint32m8_t vs2,
                                  uint32_t xs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint64m1_t vs2,
                               uint64_t xs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint64m1_t vs2,
                                  uint64_t xs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint64m2_t vs2,
                               uint64_t xs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint64m2_t vs2,
                                  uint64_t xs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint64m4_t vs2,
                               uint64_t xs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint64m4_t vs2,
                                  uint64_t xs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_xv(int bit_field27_26, vuint64m8_t vs2,
                               uint64_t xs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_xv_se(int bit_field27_26, vuint64m8_t vs2,
                                  uint64_t xs1, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint8mf8_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint8mf4_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint8mf2_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint8m1_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint8m2_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint8m4_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint8m8_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7,
                         vuint16mf4_t vs2, int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7,
                         vuint16mf2_t vs2, int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint16m1_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint16m2_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint16m4_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint16m8_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7,
                         vuint32mf2_t vs2, int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint32m1_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint32m2_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint32m4_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint32m8_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint64m1_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint64m2_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint64m4_t vs2,
                         int simm5, size_t vl);
void __riscv_sf_vc_iv_se(int bit_field27_26, int bit_field11_7, vuint64m8_t vs2,
                         int simm5, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint8mf8_t vs2, int simm5,
                               size_t vl);
vuint8mf8_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint8mf8_t vs2,
                                  int simm5, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint8mf4_t vs2, int simm5,
                               size_t vl);
vuint8mf4_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint8mf4_t vs2,
                                  int simm5, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint8mf2_t vs2, int simm5,
                               size_t vl);
vuint8mf2_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint8mf2_t vs2,
                                  int simm5, size_t vl);
vuint8m1_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint8m1_t vs2, int simm5,
                              size_t vl);
vuint8m1_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint8m1_t vs2, int simm5,
                                 size_t vl);
vuint8m2_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint8m2_t vs2, int simm5,
                              size_t vl);
vuint8m2_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint8m2_t vs2, int simm5,
                                 size_t vl);
vuint8m4_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint8m4_t vs2, int simm5,
                              size_t vl);
vuint8m4_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint8m4_t vs2, int simm5,
                                 size_t vl);
vuint8m8_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint8m8_t vs2, int simm5,
                              size_t vl);
vuint8m8_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint8m8_t vs2, int simm5,
                                 size_t vl);
vuint16mf4_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint16mf4_t vs2, int simm5,
                                size_t vl);
vuint16mf4_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint16mf4_t vs2,
                                   int simm5, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint16mf2_t vs2, int simm5,
                                size_t vl);
vuint16mf2_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint16mf2_t vs2,
                                   int simm5, size_t vl);
vuint16m1_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint16m1_t vs2, int simm5,
                               size_t vl);
vuint16m1_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint16m1_t vs2,
                                  int simm5, size_t vl);
vuint16m2_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint16m2_t vs2, int simm5,
                               size_t vl);
vuint16m2_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint16m2_t vs2,
                                  int simm5, size_t vl);
vuint16m4_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint16m4_t vs2, int simm5,
                               size_t vl);
vuint16m4_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint16m4_t vs2,
                                  int simm5, size_t vl);
vuint16m8_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint16m8_t vs2, int simm5,
                               size_t vl);
vuint16m8_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint16m8_t vs2,
                                  int simm5, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint32mf2_t vs2, int simm5,
                                size_t vl);
vuint32mf2_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint32mf2_t vs2,
                                   int simm5, size_t vl);
vuint32m1_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint32m1_t vs2, int simm5,
                               size_t vl);
vuint32m1_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint32m1_t vs2,
                                  int simm5, size_t vl);
vuint32m2_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint32m2_t vs2, int simm5,
                               size_t vl);
vuint32m2_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint32m2_t vs2,
                                  int simm5, size_t vl);
vuint32m4_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint32m4_t vs2, int simm5,
                               size_t vl);
vuint32m4_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint32m4_t vs2,
                                  int simm5, size_t vl);
vuint32m8_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint32m8_t vs2, int simm5,
                               size_t vl);
vuint32m8_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint32m8_t vs2,
                                  int simm5, size_t vl);
vuint64m1_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint64m1_t vs2, int simm5,
                               size_t vl);
vuint64m1_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint64m1_t vs2,
                                  int simm5, size_t vl);
vuint64m2_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint64m2_t vs2, int simm5,
                               size_t vl);
vuint64m2_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint64m2_t vs2,
                                  int simm5, size_t vl);
vuint64m4_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint64m4_t vs2, int simm5,
                               size_t vl);
vuint64m4_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint64m4_t vs2,
                                  int simm5, size_t vl);
vuint64m8_t __riscv_sf_vc_v_iv(int bit_field27_26, vuint64m8_t vs2, int simm5,
                               size_t vl);
vuint64m8_t __riscv_sf_vc_v_iv_se(int bit_field27_26, vuint64m8_t vs2,
                                  int simm5, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint16mf4_t vs2,
                         _Float16 fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint16mf2_t vs2,
                         _Float16 fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint16m1_t vs2,
                         _Float16 fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint16m2_t vs2,
                         _Float16 fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint16m4_t vs2,
                         _Float16 fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint16m8_t vs2,
                         _Float16 fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint32mf2_t vs2,
                         float fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint32m1_t vs2,
                         float fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint32m2_t vs2,
                         float fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint32m4_t vs2,
                         float fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint32m8_t vs2,
                         float fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint64m1_t vs2,
                         double fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint64m2_t vs2,
                         double fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint64m4_t vs2,
                         double fs1, size_t vl);
void __riscv_sf_vc_fv_se(int bit_field26, int bit_field11_7, vuint64m8_t vs2,
                         double fs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_fv(int bit_field26, vuint16mf4_t vs2,
                                _Float16 fs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint16mf4_t vs2,
                                   _Float16 fs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_fv(int bit_field26, vuint16mf2_t vs2,
                                _Float16 fs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint16mf2_t vs2,
                                   _Float16 fs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_fv(int bit_field26, vuint16m1_t vs2, _Float16 fs1,
                               size_t vl);
vuint16m1_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint16m1_t vs2,
                                  _Float16 fs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_fv(int bit_field26, vuint16m2_t vs2, _Float16 fs1,
                               size_t vl);
vuint16m2_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint16m2_t vs2,
                                  _Float16 fs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_fv(int bit_field26, vuint16m4_t vs2, _Float16 fs1,
                               size_t vl);
vuint16m4_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint16m4_t vs2,
                                  _Float16 fs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_fv(int bit_field26, vuint16m8_t vs2, _Float16 fs1,
                               size_t vl);
vuint16m8_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint16m8_t vs2,
                                  _Float16 fs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_fv(int bit_field26, vuint32mf2_t vs2,
                                float fs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint32mf2_t vs2,
                                   float fs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_fv(int bit_field26, vuint32m1_t vs2, float fs1,
                               size_t vl);
vuint32m1_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint32m1_t vs2,
                                  float fs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_fv(int bit_field26, vuint32m2_t vs2, float fs1,
                               size_t vl);
vuint32m2_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint32m2_t vs2,
                                  float fs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_fv(int bit_field26, vuint32m4_t vs2, float fs1,
                               size_t vl);
vuint32m4_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint32m4_t vs2,
                                  float fs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_fv(int bit_field26, vuint32m8_t vs2, float fs1,
                               size_t vl);
vuint32m8_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint32m8_t vs2,
                                  float fs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_fv(int bit_field26, vuint64m1_t vs2, double fs1,
                               size_t vl);
vuint64m1_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint64m1_t vs2,
                                  double fs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_fv(int bit_field26, vuint64m2_t vs2, double fs1,
                               size_t vl);
vuint64m2_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint64m2_t vs2,
                                  double fs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_fv(int bit_field26, vuint64m4_t vs2, double fs1,
                               size_t vl);
vuint64m4_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint64m4_t vs2,
                                  double fs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_fv(int bit_field26, vuint64m8_t vs2, double fs1,
                               size_t vl);
vuint64m8_t __riscv_sf_vc_v_fv_se(int bit_field26, vuint64m8_t vs2,
                                  double fs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint8mf8_t vd, vuint8mf8_t vs2,
                          vuint8mf8_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint8mf4_t vd, vuint8mf4_t vs2,
                          vuint8mf4_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint8mf2_t vd, vuint8mf2_t vs2,
                          vuint8mf2_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint8m1_t vd, vuint8m1_t vs2,
                          vuint8m1_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint8m2_t vd, vuint8m2_t vs2,
                          vuint8m2_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint8m4_t vd, vuint8m4_t vs2,
                          vuint8m4_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint8m8_t vd, vuint8m8_t vs2,
                          vuint8m8_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint16mf4_t vd, vuint16mf4_t vs2,
                          vuint16mf4_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint16mf2_t vd, vuint16mf2_t vs2,
                          vuint16mf2_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint16m1_t vd, vuint16m1_t vs2,
                          vuint16m1_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint16m2_t vd, vuint16m2_t vs2,
                          vuint16m2_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint16m4_t vd, vuint16m4_t vs2,
                          vuint16m4_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint16m8_t vd, vuint16m8_t vs2,
                          vuint16m8_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint32mf2_t vd, vuint32mf2_t vs2,
                          vuint32mf2_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint32m1_t vd, vuint32m1_t vs2,
                          vuint32m1_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint32m2_t vd, vuint32m2_t vs2,
                          vuint32m2_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint32m4_t vd, vuint32m4_t vs2,
                          vuint32m4_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint32m8_t vd, vuint32m8_t vs2,
                          vuint32m8_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint64m1_t vd, vuint64m1_t vs2,
                          vuint64m1_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint64m2_t vd, vuint64m2_t vs2,
                          vuint64m2_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint64m4_t vd, vuint64m4_t vs2,
                          vuint64m4_t rs1, size_t vl);
void __riscv_sf_vc_vvv_se(int bit_field27_26, vuint64m8_t vd, vuint64m8_t vs2,
                          vuint64m8_t rs1, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint8mf8_t vd,
                                vuint8mf8_t vs2, vuint8mf8_t rs1, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint8mf8_t vd,
                                   vuint8mf8_t vs2, vuint8mf8_t rs1, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint8mf4_t vd,
                                vuint8mf4_t vs2, vuint8mf4_t rs1, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint8mf4_t vd,
                                   vuint8mf4_t vs2, vuint8mf4_t rs1, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint8mf2_t vd,
                                vuint8mf2_t vs2, vuint8mf2_t rs1, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint8mf2_t vd,
                                   vuint8mf2_t vs2, vuint8mf2_t rs1, size_t vl);
vuint8m1_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint8m1_t vd,
                               vuint8m1_t vs2, vuint8m1_t rs1, size_t vl);
vuint8m1_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint8m1_t vd,
                                  vuint8m1_t vs2, vuint8m1_t rs1, size_t vl);
vuint8m2_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint8m2_t vd,
                               vuint8m2_t vs2, vuint8m2_t rs1, size_t vl);
vuint8m2_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint8m2_t vd,
                                  vuint8m2_t vs2, vuint8m2_t rs1, size_t vl);
vuint8m4_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint8m4_t vd,
                               vuint8m4_t vs2, vuint8m4_t rs1, size_t vl);
vuint8m4_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint8m4_t vd,
                                  vuint8m4_t vs2, vuint8m4_t rs1, size_t vl);
vuint8m8_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint8m8_t vd,
                               vuint8m8_t vs2, vuint8m8_t rs1, size_t vl);
vuint8m8_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint8m8_t vd,
                                  vuint8m8_t vs2, vuint8m8_t rs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint16mf4_t vd,
                                 vuint16mf4_t vs2, vuint16mf4_t rs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint16mf4_t vd,
                                    vuint16mf4_t vs2, vuint16mf4_t rs1,
                                    size_t vl);
vuint16mf2_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint16mf2_t vd,
                                 vuint16mf2_t vs2, vuint16mf2_t rs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint16mf2_t vd,
                                    vuint16mf2_t vs2, vuint16mf2_t rs1,
                                    size_t vl);
vuint16m1_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint16m1_t vd,
                                vuint16m1_t vs2, vuint16m1_t rs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint16m1_t vd,
                                   vuint16m1_t vs2, vuint16m1_t rs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint16m2_t vd,
                                vuint16m2_t vs2, vuint16m2_t rs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint16m2_t vd,
                                   vuint16m2_t vs2, vuint16m2_t rs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint16m4_t vd,
                                vuint16m4_t vs2, vuint16m4_t rs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint16m4_t vd,
                                   vuint16m4_t vs2, vuint16m4_t rs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint16m8_t vd,
                                vuint16m8_t vs2, vuint16m8_t rs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint16m8_t vd,
                                   vuint16m8_t vs2, vuint16m8_t rs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint32mf2_t vd,
                                 vuint32mf2_t vs2, vuint32mf2_t rs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint32mf2_t vd,
                                    vuint32mf2_t vs2, vuint32mf2_t rs1,
                                    size_t vl);
vuint32m1_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint32m1_t vd,
                                vuint32m1_t vs2, vuint32m1_t rs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint32m1_t vd,
                                   vuint32m1_t vs2, vuint32m1_t rs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint32m2_t vd,
                                vuint32m2_t vs2, vuint32m2_t rs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint32m2_t vd,
                                   vuint32m2_t vs2, vuint32m2_t rs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint32m4_t vd,
                                vuint32m4_t vs2, vuint32m4_t rs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint32m4_t vd,
                                   vuint32m4_t vs2, vuint32m4_t rs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint32m8_t vd,
                                vuint32m8_t vs2, vuint32m8_t rs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint32m8_t vd,
                                   vuint32m8_t vs2, vuint32m8_t rs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint64m1_t vd,
                                vuint64m1_t vs2, vuint64m1_t rs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint64m1_t vd,
                                   vuint64m1_t vs2, vuint64m1_t rs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint64m2_t vd,
                                vuint64m2_t vs2, vuint64m2_t rs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint64m2_t vd,
                                   vuint64m2_t vs2, vuint64m2_t rs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint64m4_t vd,
                                vuint64m4_t vs2, vuint64m4_t rs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint64m4_t vd,
                                   vuint64m4_t vs2, vuint64m4_t rs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_vvv(int bit_field27_26, vuint64m8_t vd,
                                vuint64m8_t vs2, vuint64m8_t rs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_vvv_se(int bit_field27_26, vuint64m8_t vd,
                                   vuint64m8_t vs2, vuint64m8_t rs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint8mf8_t vd, vuint8mf8_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint8mf4_t vd, vuint8mf4_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint8mf2_t vd, vuint8mf2_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint8m1_t vd, vuint8m1_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint8m2_t vd, vuint8m2_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint8m4_t vd, vuint8m4_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint8m8_t vd, vuint8m8_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint16mf4_t vd, vuint16mf4_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint16mf2_t vd, vuint16mf2_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint16m1_t vd, vuint16m1_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint16m2_t vd, vuint16m2_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint16m4_t vd, vuint16m4_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint16m8_t vd, vuint16m8_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint32mf2_t vd, vuint32mf2_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint32m1_t vd, vuint32m1_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint32m2_t vd, vuint32m2_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint32m4_t vd, vuint32m4_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint32m8_t vd, vuint32m8_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint64m1_t vd, vuint64m1_t vs2,
                          uint64_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint64m2_t vd, vuint64m2_t vs2,
                          uint64_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint64m4_t vd, vuint64m4_t vs2,
                          uint64_t xs1, size_t vl);
void __riscv_sf_vc_xvv_se(int bit_field27_26, vuint64m8_t vd, vuint64m8_t vs2,
                          uint64_t xs1, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint8mf8_t vd,
                                vuint8mf8_t vs2, uint8_t xs1, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint8mf8_t vd,
                                   vuint8mf8_t vs2, uint8_t xs1, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint8mf4_t vd,
                                vuint8mf4_t vs2, uint8_t xs1, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint8mf4_t vd,
                                   vuint8mf4_t vs2, uint8_t xs1, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint8mf2_t vd,
                                vuint8mf2_t vs2, uint8_t xs1, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint8mf2_t vd,
                                   vuint8mf2_t vs2, uint8_t xs1, size_t vl);
vuint8m1_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint8m1_t vd,
                               vuint8m1_t vs2, uint8_t xs1, size_t vl);
vuint8m1_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint8m1_t vd,
                                  vuint8m1_t vs2, uint8_t xs1, size_t vl);
vuint8m2_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint8m2_t vd,
                               vuint8m2_t vs2, uint8_t xs1, size_t vl);
vuint8m2_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint8m2_t vd,
                                  vuint8m2_t vs2, uint8_t xs1, size_t vl);
vuint8m4_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint8m4_t vd,
                               vuint8m4_t vs2, uint8_t xs1, size_t vl);
vuint8m4_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint8m4_t vd,
                                  vuint8m4_t vs2, uint8_t xs1, size_t vl);
vuint8m8_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint8m8_t vd,
                               vuint8m8_t vs2, uint8_t xs1, size_t vl);
vuint8m8_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint8m8_t vd,
                                  vuint8m8_t vs2, uint8_t xs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint16mf4_t vd,
                                 vuint16mf4_t vs2, uint16_t xs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint16mf4_t vd,
                                    vuint16mf4_t vs2, uint16_t xs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint16mf2_t vd,
                                 vuint16mf2_t vs2, uint16_t xs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint16mf2_t vd,
                                    vuint16mf2_t vs2, uint16_t xs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint16m1_t vd,
                                vuint16m1_t vs2, uint16_t xs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint16m1_t vd,
                                   vuint16m1_t vs2, uint16_t xs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint16m2_t vd,
                                vuint16m2_t vs2, uint16_t xs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint16m2_t vd,
                                   vuint16m2_t vs2, uint16_t xs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint16m4_t vd,
                                vuint16m4_t vs2, uint16_t xs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint16m4_t vd,
                                   vuint16m4_t vs2, uint16_t xs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint16m8_t vd,
                                vuint16m8_t vs2, uint16_t xs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint16m8_t vd,
                                   vuint16m8_t vs2, uint16_t xs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint32mf2_t vd,
                                 vuint32mf2_t vs2, uint32_t xs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint32mf2_t vd,
                                    vuint32mf2_t vs2, uint32_t xs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint32m1_t vd,
                                vuint32m1_t vs2, uint32_t xs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint32m1_t vd,
                                   vuint32m1_t vs2, uint32_t xs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint32m2_t vd,
                                vuint32m2_t vs2, uint32_t xs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint32m2_t vd,
                                   vuint32m2_t vs2, uint32_t xs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint32m4_t vd,
                                vuint32m4_t vs2, uint32_t xs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint32m4_t vd,
                                   vuint32m4_t vs2, uint32_t xs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint32m8_t vd,
                                vuint32m8_t vs2, uint32_t xs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint32m8_t vd,
                                   vuint32m8_t vs2, uint32_t xs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint64m1_t vd,
                                vuint64m1_t vs2, uint64_t xs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint64m1_t vd,
                                   vuint64m1_t vs2, uint64_t xs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint64m2_t vd,
                                vuint64m2_t vs2, uint64_t xs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint64m2_t vd,
                                   vuint64m2_t vs2, uint64_t xs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint64m4_t vd,
                                vuint64m4_t vs2, uint64_t xs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint64m4_t vd,
                                   vuint64m4_t vs2, uint64_t xs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_xvv(int bit_field27_26, vuint64m8_t vd,
                                vuint64m8_t vs2, uint64_t xs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_xvv_se(int bit_field27_26, vuint64m8_t vd,
                                   vuint64m8_t vs2, uint64_t xs1, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint8mf8_t vd, vuint8mf8_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint8mf4_t vd, vuint8mf4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint8mf2_t vd, vuint8mf2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint8m1_t vd, vuint8m1_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint8m2_t vd, vuint8m2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint8m4_t vd, vuint8m4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint8m8_t vd, vuint8m8_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint16mf4_t vd, vuint16mf4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint16mf2_t vd, vuint16mf2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint16m1_t vd, vuint16m1_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint16m2_t vd, vuint16m2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint16m4_t vd, vuint16m4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint16m8_t vd, vuint16m8_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint32mf2_t vd, vuint32mf2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint32m1_t vd, vuint32m1_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint32m2_t vd, vuint32m2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint32m4_t vd, vuint32m4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint32m8_t vd, vuint32m8_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint64m1_t vd, vuint64m1_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint64m2_t vd, vuint64m2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint64m4_t vd, vuint64m4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivv_se(int bit_field27_26, vuint64m8_t vd, vuint64m8_t vs2,
                          int simm5, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint8mf8_t vd,
                                vuint8mf8_t vs2, int simm5, size_t vl);
vuint8mf8_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint8mf8_t vd,
                                   vuint8mf8_t vs2, int simm5, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint8mf4_t vd,
                                vuint8mf4_t vs2, int simm5, size_t vl);
vuint8mf4_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint8mf4_t vd,
                                   vuint8mf4_t vs2, int simm5, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint8mf2_t vd,
                                vuint8mf2_t vs2, int simm5, size_t vl);
vuint8mf2_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint8mf2_t vd,
                                   vuint8mf2_t vs2, int simm5, size_t vl);
vuint8m1_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint8m1_t vd,
                               vuint8m1_t vs2, int simm5, size_t vl);
vuint8m1_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint8m1_t vd,
                                  vuint8m1_t vs2, int simm5, size_t vl);
vuint8m2_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint8m2_t vd,
                               vuint8m2_t vs2, int simm5, size_t vl);
vuint8m2_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint8m2_t vd,
                                  vuint8m2_t vs2, int simm5, size_t vl);
vuint8m4_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint8m4_t vd,
                               vuint8m4_t vs2, int simm5, size_t vl);
vuint8m4_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint8m4_t vd,
                                  vuint8m4_t vs2, int simm5, size_t vl);
vuint8m8_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint8m8_t vd,
                               vuint8m8_t vs2, int simm5, size_t vl);
vuint8m8_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint8m8_t vd,
                                  vuint8m8_t vs2, int simm5, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint16mf4_t vd,
                                 vuint16mf4_t vs2, int simm5, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint16mf4_t vd,
                                    vuint16mf4_t vs2, int simm5, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint16mf2_t vd,
                                 vuint16mf2_t vs2, int simm5, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint16mf2_t vd,
                                    vuint16mf2_t vs2, int simm5, size_t vl);
vuint16m1_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint16m1_t vd,
                                vuint16m1_t vs2, int simm5, size_t vl);
vuint16m1_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint16m1_t vd,
                                   vuint16m1_t vs2, int simm5, size_t vl);
vuint16m2_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint16m2_t vd,
                                vuint16m2_t vs2, int simm5, size_t vl);
vuint16m2_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint16m2_t vd,
                                   vuint16m2_t vs2, int simm5, size_t vl);
vuint16m4_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint16m4_t vd,
                                vuint16m4_t vs2, int simm5, size_t vl);
vuint16m4_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint16m4_t vd,
                                   vuint16m4_t vs2, int simm5, size_t vl);
vuint16m8_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint16m8_t vd,
                                vuint16m8_t vs2, int simm5, size_t vl);
vuint16m8_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint16m8_t vd,
                                   vuint16m8_t vs2, int simm5, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint32mf2_t vd,
                                 vuint32mf2_t vs2, int simm5, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint32mf2_t vd,
                                    vuint32mf2_t vs2, int simm5, size_t vl);
vuint32m1_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint32m1_t vd,
                                vuint32m1_t vs2, int simm5, size_t vl);
vuint32m1_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint32m1_t vd,
                                   vuint32m1_t vs2, int simm5, size_t vl);
vuint32m2_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint32m2_t vd,
                                vuint32m2_t vs2, int simm5, size_t vl);
vuint32m2_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint32m2_t vd,
                                   vuint32m2_t vs2, int simm5, size_t vl);
vuint32m4_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint32m4_t vd,
                                vuint32m4_t vs2, int simm5, size_t vl);
vuint32m4_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint32m4_t vd,
                                   vuint32m4_t vs2, int simm5, size_t vl);
vuint32m8_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint32m8_t vd,
                                vuint32m8_t vs2, int simm5, size_t vl);
vuint32m8_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint32m8_t vd,
                                   vuint32m8_t vs2, int simm5, size_t vl);
vuint64m1_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint64m1_t vd,
                                vuint64m1_t vs2, int simm5, size_t vl);
vuint64m1_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint64m1_t vd,
                                   vuint64m1_t vs2, int simm5, size_t vl);
vuint64m2_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint64m2_t vd,
                                vuint64m2_t vs2, int simm5, size_t vl);
vuint64m2_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint64m2_t vd,
                                   vuint64m2_t vs2, int simm5, size_t vl);
vuint64m4_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint64m4_t vd,
                                vuint64m4_t vs2, int simm5, size_t vl);
vuint64m4_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint64m4_t vd,
                                   vuint64m4_t vs2, int simm5, size_t vl);
vuint64m8_t __riscv_sf_vc_v_ivv(int bit_field27_26, vuint64m8_t vd,
                                vuint64m8_t vs2, int simm5, size_t vl);
vuint64m8_t __riscv_sf_vc_v_ivv_se(int bit_field27_26, vuint64m8_t vd,
                                   vuint64m8_t vs2, int simm5, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint16mf4_t vd, vuint16mf4_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint16mf2_t vd, vuint16mf2_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint16m1_t vd, vuint16m1_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint16m2_t vd, vuint16m2_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint16m4_t vd, vuint16m4_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint16m8_t vd, vuint16m8_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint32mf2_t vd, vuint32mf2_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint32m1_t vd, vuint32m1_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint32m2_t vd, vuint32m2_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint32m4_t vd, vuint32m4_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint32m8_t vd, vuint32m8_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint64m1_t vd, vuint64m1_t vs2,
                          double fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint64m2_t vd, vuint64m2_t vs2,
                          double fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint64m4_t vd, vuint64m4_t vs2,
                          double fs1, size_t vl);
void __riscv_sf_vc_fvv_se(int bit_field26, vuint64m8_t vd, vuint64m8_t vs2,
                          double fs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_fvv(int bit_field26, vuint16mf4_t vd,
                                 vuint16mf4_t vs2, _Float16 fs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint16mf4_t vd,
                                    vuint16mf4_t vs2, _Float16 fs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_fvv(int bit_field26, vuint16mf2_t vd,
                                 vuint16mf2_t vs2, _Float16 fs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint16mf2_t vd,
                                    vuint16mf2_t vs2, _Float16 fs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_fvv(int bit_field26, vuint16m1_t vd,
                                vuint16m1_t vs2, _Float16 fs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint16m1_t vd,
                                   vuint16m1_t vs2, _Float16 fs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_fvv(int bit_field26, vuint16m2_t vd,
                                vuint16m2_t vs2, _Float16 fs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint16m2_t vd,
                                   vuint16m2_t vs2, _Float16 fs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_fvv(int bit_field26, vuint16m4_t vd,
                                vuint16m4_t vs2, _Float16 fs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint16m4_t vd,
                                   vuint16m4_t vs2, _Float16 fs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_fvv(int bit_field26, vuint16m8_t vd,
                                vuint16m8_t vs2, _Float16 fs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint16m8_t vd,
                                   vuint16m8_t vs2, _Float16 fs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_fvv(int bit_field26, vuint32mf2_t vd,
                                 vuint32mf2_t vs2, float fs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint32mf2_t vd,
                                    vuint32mf2_t vs2, float fs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_fvv(int bit_field26, vuint32m1_t vd,
                                vuint32m1_t vs2, float fs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint32m1_t vd,
                                   vuint32m1_t vs2, float fs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_fvv(int bit_field26, vuint32m2_t vd,
                                vuint32m2_t vs2, float fs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint32m2_t vd,
                                   vuint32m2_t vs2, float fs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_fvv(int bit_field26, vuint32m4_t vd,
                                vuint32m4_t vs2, float fs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint32m4_t vd,
                                   vuint32m4_t vs2, float fs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_fvv(int bit_field26, vuint32m8_t vd,
                                vuint32m8_t vs2, float fs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint32m8_t vd,
                                   vuint32m8_t vs2, float fs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_fvv(int bit_field26, vuint64m1_t vd,
                                vuint64m1_t vs2, double fs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint64m1_t vd,
                                   vuint64m1_t vs2, double fs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_fvv(int bit_field26, vuint64m2_t vd,
                                vuint64m2_t vs2, double fs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint64m2_t vd,
                                   vuint64m2_t vs2, double fs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_fvv(int bit_field26, vuint64m4_t vd,
                                vuint64m4_t vs2, double fs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint64m4_t vd,
                                   vuint64m4_t vs2, double fs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_fvv(int bit_field26, vuint64m8_t vd,
                                vuint64m8_t vs2, double fs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_fvv_se(int bit_field26, vuint64m8_t vd,
                                   vuint64m8_t vs2, double fs1, size_t vl);
----

[[overloaded-sifive-vcix]]
==== VCIX Widen Instructions, Xsfvcp

[,c]
----
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint16mf4_t vd, vuint8mf8_t vs2,
                          vuint8mf8_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint16mf2_t vd, vuint8mf4_t vs2,
                          vuint8mf4_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint16m1_t vd, vuint8mf2_t vs2,
                          vuint8mf2_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint16m2_t vd, vuint8m1_t vs2,
                          vuint8m1_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint16m4_t vd, vuint8m2_t vs2,
                          vuint8m2_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint16m8_t vd, vuint8m4_t vs2,
                          vuint8m4_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint32mf2_t vd, vuint16mf4_t vs2,
                          vuint16mf4_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint32m1_t vd, vuint16mf2_t vs2,
                          vuint16mf2_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint32m2_t vd, vuint16m1_t vs2,
                          vuint16m1_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint32m4_t vd, vuint16m2_t vs2,
                          vuint16m2_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint32m8_t vd, vuint16m4_t vs2,
                          vuint16m4_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint64m1_t vd, vuint32mf2_t vs2,
                          vuint32mf2_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint64m2_t vd, vuint32m1_t vs2,
                          vuint32m1_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint64m4_t vd, vuint32m2_t vs2,
                          vuint32m2_t rs1, size_t vl);
void __riscv_sf_vc_vvw_se(int bit_field27_26, vuint64m8_t vd, vuint32m4_t vs2,
                          vuint32m4_t rs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint16mf4_t vd,
                                 vuint8mf8_t vs2, vuint8mf8_t rs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint16mf4_t vd,
                                    vuint8mf8_t vs2, vuint8mf8_t rs1,
                                    size_t vl);
vuint16mf2_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint16mf2_t vd,
                                 vuint8mf4_t vs2, vuint8mf4_t rs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint16mf2_t vd,
                                    vuint8mf4_t vs2, vuint8mf4_t rs1,
                                    size_t vl);
vuint16m1_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint16m1_t vd,
                                vuint8mf2_t vs2, vuint8mf2_t rs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint16m1_t vd,
                                   vuint8mf2_t vs2, vuint8mf2_t rs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint16m2_t vd,
                                vuint8m1_t vs2, vuint8m1_t rs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint16m2_t vd,
                                   vuint8m1_t vs2, vuint8m1_t rs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint16m4_t vd,
                                vuint8m2_t vs2, vuint8m2_t rs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint16m4_t vd,
                                   vuint8m2_t vs2, vuint8m2_t rs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint16m8_t vd,
                                vuint8m4_t vs2, vuint8m4_t rs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint16m8_t vd,
                                   vuint8m4_t vs2, vuint8m4_t rs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint32mf2_t vd,
                                 vuint16mf4_t vs2, vuint16mf4_t rs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint32mf2_t vd,
                                    vuint16mf4_t vs2, vuint16mf4_t rs1,
                                    size_t vl);
vuint32m1_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint32m1_t vd,
                                vuint16mf2_t vs2, vuint16mf2_t rs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint32m1_t vd,
                                   vuint16mf2_t vs2, vuint16mf2_t rs1,
                                   size_t vl);
vuint32m2_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint32m2_t vd,
                                vuint16m1_t vs2, vuint16m1_t rs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint32m2_t vd,
                                   vuint16m1_t vs2, vuint16m1_t rs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint32m4_t vd,
                                vuint16m2_t vs2, vuint16m2_t rs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint32m4_t vd,
                                   vuint16m2_t vs2, vuint16m2_t rs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint32m8_t vd,
                                vuint16m4_t vs2, vuint16m4_t rs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint32m8_t vd,
                                   vuint16m4_t vs2, vuint16m4_t rs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint64m1_t vd,
                                vuint32mf2_t vs2, vuint32mf2_t rs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint64m1_t vd,
                                   vuint32mf2_t vs2, vuint32mf2_t rs1,
                                   size_t vl);
vuint64m2_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint64m2_t vd,
                                vuint32m1_t vs2, vuint32m1_t rs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint64m2_t vd,
                                   vuint32m1_t vs2, vuint32m1_t rs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint64m4_t vd,
                                vuint32m2_t vs2, vuint32m2_t rs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint64m4_t vd,
                                   vuint32m2_t vs2, vuint32m2_t rs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_vvw(int bit_field27_26, vuint64m8_t vd,
                                vuint32m4_t vs2, vuint32m4_t rs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_vvw_se(int bit_field27_26, vuint64m8_t vd,
                                   vuint32m4_t vs2, vuint32m4_t rs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint16mf4_t vd, vuint8mf8_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint16mf2_t vd, vuint8mf4_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint16m1_t vd, vuint8mf2_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint16m2_t vd, vuint8m1_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint16m4_t vd, vuint8m2_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint16m8_t vd, vuint8m4_t vs2,
                          uint8_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint32mf2_t vd, vuint16mf4_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint32m1_t vd, vuint16mf2_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint32m2_t vd, vuint16m1_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint32m4_t vd, vuint16m2_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint32m8_t vd, vuint16m4_t vs2,
                          uint16_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint64m1_t vd, vuint32mf2_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint64m2_t vd, vuint32m1_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint64m4_t vd, vuint32m2_t vs2,
                          uint32_t xs1, size_t vl);
void __riscv_sf_vc_xvw_se(int bit_field27_26, vuint64m8_t vd, vuint32m4_t vs2,
                          uint32_t xs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint16mf4_t vd,
                                 vuint8mf8_t vs2, uint8_t xs1, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint16mf4_t vd,
                                    vuint8mf8_t vs2, uint8_t xs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint16mf2_t vd,
                                 vuint8mf4_t vs2, uint8_t xs1, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint16mf2_t vd,
                                    vuint8mf4_t vs2, uint8_t xs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint16m1_t vd,
                                vuint8mf2_t vs2, uint8_t xs1, size_t vl);
vuint16m1_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint16m1_t vd,
                                   vuint8mf2_t vs2, uint8_t xs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint16m2_t vd,
                                vuint8m1_t vs2, uint8_t xs1, size_t vl);
vuint16m2_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint16m2_t vd,
                                   vuint8m1_t vs2, uint8_t xs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint16m4_t vd,
                                vuint8m2_t vs2, uint8_t xs1, size_t vl);
vuint16m4_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint16m4_t vd,
                                   vuint8m2_t vs2, uint8_t xs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint16m8_t vd,
                                vuint8m4_t vs2, uint8_t xs1, size_t vl);
vuint16m8_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint16m8_t vd,
                                   vuint8m4_t vs2, uint8_t xs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint32mf2_t vd,
                                 vuint16mf4_t vs2, uint16_t xs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint32mf2_t vd,
                                    vuint16mf4_t vs2, uint16_t xs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint32m1_t vd,
                                vuint16mf2_t vs2, uint16_t xs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint32m1_t vd,
                                   vuint16mf2_t vs2, uint16_t xs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint32m2_t vd,
                                vuint16m1_t vs2, uint16_t xs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint32m2_t vd,
                                   vuint16m1_t vs2, uint16_t xs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint32m4_t vd,
                                vuint16m2_t vs2, uint16_t xs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint32m4_t vd,
                                   vuint16m2_t vs2, uint16_t xs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint32m8_t vd,
                                vuint16m4_t vs2, uint16_t xs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint32m8_t vd,
                                   vuint16m4_t vs2, uint16_t xs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint64m1_t vd,
                                vuint32mf2_t vs2, uint32_t xs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint64m1_t vd,
                                   vuint32mf2_t vs2, uint32_t xs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint64m2_t vd,
                                vuint32m1_t vs2, uint32_t xs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint64m2_t vd,
                                   vuint32m1_t vs2, uint32_t xs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint64m4_t vd,
                                vuint32m2_t vs2, uint32_t xs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint64m4_t vd,
                                   vuint32m2_t vs2, uint32_t xs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_xvw(int bit_field27_26, vuint64m8_t vd,
                                vuint32m4_t vs2, uint32_t xs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_xvw_se(int bit_field27_26, vuint64m8_t vd,
                                   vuint32m4_t vs2, uint32_t xs1, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint16mf4_t vd, vuint8mf8_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint16mf2_t vd, vuint8mf4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint16m1_t vd, vuint8mf2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint16m2_t vd, vuint8m1_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint16m4_t vd, vuint8m2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint16m8_t vd, vuint8m4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint32mf2_t vd, vuint16mf4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint32m1_t vd, vuint16mf2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint32m2_t vd, vuint16m1_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint32m4_t vd, vuint16m2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint32m8_t vd, vuint16m4_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint64m1_t vd, vuint32mf2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint64m2_t vd, vuint32m1_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint64m4_t vd, vuint32m2_t vs2,
                          int simm5, size_t vl);
void __riscv_sf_vc_ivw_se(int bit_field27_26, vuint64m8_t vd, vuint32m4_t vs2,
                          int simm5, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint16mf4_t vd,
                                 vuint8mf8_t vs2, int simm5, size_t vl);
vuint16mf4_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint16mf4_t vd,
                                    vuint8mf8_t vs2, int simm5, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint16mf2_t vd,
                                 vuint8mf4_t vs2, int simm5, size_t vl);
vuint16mf2_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint16mf2_t vd,
                                    vuint8mf4_t vs2, int simm5, size_t vl);
vuint16m1_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint16m1_t vd,
                                vuint8mf2_t vs2, int simm5, size_t vl);
vuint16m1_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint16m1_t vd,
                                   vuint8mf2_t vs2, int simm5, size_t vl);
vuint16m2_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint16m2_t vd,
                                vuint8m1_t vs2, int simm5, size_t vl);
vuint16m2_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint16m2_t vd,
                                   vuint8m1_t vs2, int simm5, size_t vl);
vuint16m4_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint16m4_t vd,
                                vuint8m2_t vs2, int simm5, size_t vl);
vuint16m4_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint16m4_t vd,
                                   vuint8m2_t vs2, int simm5, size_t vl);
vuint16m8_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint16m8_t vd,
                                vuint8m4_t vs2, int simm5, size_t vl);
vuint16m8_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint16m8_t vd,
                                   vuint8m4_t vs2, int simm5, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint32mf2_t vd,
                                 vuint16mf4_t vs2, int simm5, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint32mf2_t vd,
                                    vuint16mf4_t vs2, int simm5, size_t vl);
vuint32m1_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint32m1_t vd,
                                vuint16mf2_t vs2, int simm5, size_t vl);
vuint32m1_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint32m1_t vd,
                                   vuint16mf2_t vs2, int simm5, size_t vl);
vuint32m2_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint32m2_t vd,
                                vuint16m1_t vs2, int simm5, size_t vl);
vuint32m2_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint32m2_t vd,
                                   vuint16m1_t vs2, int simm5, size_t vl);
vuint32m4_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint32m4_t vd,
                                vuint16m2_t vs2, int simm5, size_t vl);
vuint32m4_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint32m4_t vd,
                                   vuint16m2_t vs2, int simm5, size_t vl);
vuint32m8_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint32m8_t vd,
                                vuint16m4_t vs2, int simm5, size_t vl);
vuint32m8_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint32m8_t vd,
                                   vuint16m4_t vs2, int simm5, size_t vl);
vuint64m1_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint64m1_t vd,
                                vuint32mf2_t vs2, int simm5, size_t vl);
vuint64m1_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint64m1_t vd,
                                   vuint32mf2_t vs2, int simm5, size_t vl);
vuint64m2_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint64m2_t vd,
                                vuint32m1_t vs2, int simm5, size_t vl);
vuint64m2_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint64m2_t vd,
                                   vuint32m1_t vs2, int simm5, size_t vl);
vuint64m4_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint64m4_t vd,
                                vuint32m2_t vs2, int simm5, size_t vl);
vuint64m4_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint64m4_t vd,
                                   vuint32m2_t vs2, int simm5, size_t vl);
vuint64m8_t __riscv_sf_vc_v_ivw(int bit_field27_26, vuint64m8_t vd,
                                vuint32m4_t vs2, int simm5, size_t vl);
vuint64m8_t __riscv_sf_vc_v_ivw_se(int bit_field27_26, vuint64m8_t vd,
                                   vuint32m4_t vs2, int simm5, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint32mf2_t vd, vuint16mf4_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint32m1_t vd, vuint16mf2_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint32m2_t vd, vuint16m1_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint32m4_t vd, vuint16m2_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint32m8_t vd, vuint16m4_t vs2,
                          _Float16 fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint64m1_t vd, vuint32mf2_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint64m2_t vd, vuint32m1_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint64m4_t vd, vuint32m2_t vs2,
                          float fs1, size_t vl);
void __riscv_sf_vc_fvw_se(int bit_field26, vuint64m8_t vd, vuint32m4_t vs2,
                          float fs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_fvw(int bit_field26, vuint32mf2_t vd,
                                 vuint16mf4_t vs2, _Float16 fs1, size_t vl);
vuint32mf2_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint32mf2_t vd,
                                    vuint16mf4_t vs2, _Float16 fs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_fvw(int bit_field26, vuint32m1_t vd,
                                vuint16mf2_t vs2, _Float16 fs1, size_t vl);
vuint32m1_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint32m1_t vd,
                                   vuint16mf2_t vs2, _Float16 fs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_fvw(int bit_field26, vuint32m2_t vd,
                                vuint16m1_t vs2, _Float16 fs1, size_t vl);
vuint32m2_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint32m2_t vd,
                                   vuint16m1_t vs2, _Float16 fs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_fvw(int bit_field26, vuint32m4_t vd,
                                vuint16m2_t vs2, _Float16 fs1, size_t vl);
vuint32m4_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint32m4_t vd,
                                   vuint16m2_t vs2, _Float16 fs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_fvw(int bit_field26, vuint32m8_t vd,
                                vuint16m4_t vs2, _Float16 fs1, size_t vl);
vuint32m8_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint32m8_t vd,
                                   vuint16m4_t vs2, _Float16 fs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_fvw(int bit_field26, vuint64m1_t vd,
                                vuint32mf2_t vs2, float fs1, size_t vl);
vuint64m1_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint64m1_t vd,
                                   vuint32mf2_t vs2, float fs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_fvw(int bit_field26, vuint64m2_t vd,
                                vuint32m1_t vs2, float fs1, size_t vl);
vuint64m2_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint64m2_t vd,
                                   vuint32m1_t vs2, float fs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_fvw(int bit_field26, vuint64m4_t vd,
                                vuint32m2_t vs2, float fs1, size_t vl);
vuint64m4_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint64m4_t vd,
                                   vuint32m2_t vs2, float fs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_fvw(int bit_field26, vuint64m8_t vd,
                                vuint32m4_t vs2, float fs1, size_t vl);
vuint64m8_t __riscv_sf_vc_v_fvw_se(int bit_field26, vuint64m8_t vd,
                                   vuint32m4_t vs2, float fs1, size_t vl);
----
