
STM32F4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d00  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e94  08000e94  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e94  08000e94  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08000e94  08000e94  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e94  08000e94  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e94  08000e94  00010e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e98  08000e98  00010e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08000e9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  20000018  08000eb4  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08000eb4  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001baf  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000052d  00000000  00000000  00021bf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000168  00000000  00000000  00022128  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000130  00000000  00000000  00022290  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000022de  00000000  00000000  000223c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000012a8  00000000  00000000  0002469e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000090b6  00000000  00000000  00025946  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0002e9fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000508  00000000  00000000  0002ea78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000018 	.word	0x20000018
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000e7c 	.word	0x08000e7c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000001c 	.word	0x2000001c
 80001d0:	08000e7c 	.word	0x08000e7c

080001d4 <delay>:

#define MY_ADDR 	0x61

#define SLAVE_ADDR  0x68

void delay(void){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2; i++);
 80001da:	2300      	movs	r3, #0
 80001dc:	607b      	str	r3, [r7, #4]
 80001de:	e002      	b.n	80001e6 <delay+0x12>
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	3301      	adds	r3, #1
 80001e4:	607b      	str	r3, [r7, #4]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4a04      	ldr	r2, [pc, #16]	; (80001fc <delay+0x28>)
 80001ea:	4293      	cmp	r3, r2
 80001ec:	d9f8      	bls.n	80001e0 <delay+0xc>
}
 80001ee:	bf00      	nop
 80001f0:	370c      	adds	r7, #12
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	0003d08f 	.word	0x0003d08f

08000200 <I2C1_GPIOInits>:
/*
 * PA8-> SCL // 28
 * PB4-> SDA // 27
 */

void I2C1_GPIOInits(void){
 8000200:	b580      	push	{r7, lr}
 8000202:	b084      	sub	sp, #16
 8000204:	af00      	add	r7, sp, #0

	GPIO_Handle_t I2CPins;

	I2CPins.pGPIOx = GPIOB;
 8000206:	4b0e      	ldr	r3, [pc, #56]	; (8000240 <I2C1_GPIOInits+0x40>)
 8000208:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800020a:	2302      	movs	r3, #2
 800020c:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 800020e:	2301      	movs	r3, #1
 8000210:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000212:	2301      	movs	r3, #1
 8000214:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 8000216:	2304      	movs	r3, #4
 8000218:	737b      	strb	r3, [r7, #13]
	I2CPins. GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800021a:	2302      	movs	r3, #2
 800021c:	72bb      	strb	r3, [r7, #10]

	//scl
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 800021e:	2306      	movs	r3, #6
 8000220:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	4618      	mov	r0, r3
 8000226:	f000 f94b 	bl	80004c0 <GPIO_Init>

	//sda
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800022a:	2307      	movs	r3, #7
 800022c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 800022e:	1d3b      	adds	r3, r7, #4
 8000230:	4618      	mov	r0, r3
 8000232:	f000 f945 	bl	80004c0 <GPIO_Init>

}
 8000236:	bf00      	nop
 8000238:	3710      	adds	r7, #16
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
 800023e:	bf00      	nop
 8000240:	40020400 	.word	0x40020400

08000244 <I2C1_Inits>:

void I2C1_Inits(void){
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0

	I2C1Handle.pI2Cx = I2C1;
 8000248:	4b09      	ldr	r3, [pc, #36]	; (8000270 <I2C1_Inits+0x2c>)
 800024a:	4a0a      	ldr	r2, [pc, #40]	; (8000274 <I2C1_Inits+0x30>)
 800024c:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_AckControl = I2C_ACK_ENABLE;
 800024e:	4b08      	ldr	r3, [pc, #32]	; (8000270 <I2C1_Inits+0x2c>)
 8000250:	2201      	movs	r2, #1
 8000252:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 8000254:	4b06      	ldr	r3, [pc, #24]	; (8000270 <I2C1_Inits+0x2c>)
 8000256:	2261      	movs	r2, #97	; 0x61
 8000258:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800025a:	4b05      	ldr	r3, [pc, #20]	; (8000270 <I2C1_Inits+0x2c>)
 800025c:	2200      	movs	r2, #0
 800025e:	729a      	strb	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000260:	4b03      	ldr	r3, [pc, #12]	; (8000270 <I2C1_Inits+0x2c>)
 8000262:	4a05      	ldr	r2, [pc, #20]	; (8000278 <I2C1_Inits+0x34>)
 8000264:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 8000266:	4802      	ldr	r0, [pc, #8]	; (8000270 <I2C1_Inits+0x2c>)
 8000268:	f000 fc24 	bl	8000ab4 <I2C_Init>

}
 800026c:	bf00      	nop
 800026e:	bd80      	pop	{r7, pc}
 8000270:	20000034 	.word	0x20000034
 8000274:	40005400 	.word	0x40005400
 8000278:	000186a0 	.word	0x000186a0

0800027c <GPIO_ButtonInit>:

void GPIO_ButtonInit(void){
 800027c:	b580      	push	{r7, lr}
 800027e:	b084      	sub	sp, #16
 8000280:	af00      	add	r7, sp, #0

	GPIO_Handle_t GPIOBtn;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOC;
 8000282:	4b09      	ldr	r3, [pc, #36]	; (80002a8 <GPIO_ButtonInit+0x2c>)
 8000284:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
 8000286:	2304      	movs	r3, #4
 8000288:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800028a:	2300      	movs	r3, #0
 800028c:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800028e:	2302      	movs	r3, #2
 8000290:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000292:	2300      	movs	r3, #0
 8000294:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	4618      	mov	r0, r3
 800029a:	f000 f911 	bl	80004c0 <GPIO_Init>

}
 800029e:	bf00      	nop
 80002a0:	3710      	adds	r7, #16
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40020800 	.word	0x40020800

080002ac <main>:

int main(void){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0

	uint8_t commandcode;

	uint8_t len;

	GPIO_ButtonInit();
 80002b2:	f7ff ffe3 	bl	800027c <GPIO_ButtonInit>

	//i2c pin inits
	I2C1_GPIOInits();
 80002b6:	f7ff ffa3 	bl	8000200 <I2C1_GPIOInits>

	//i2c peripheral configuration
	I2C1_Inits();
 80002ba:	f7ff ffc3 	bl	8000244 <I2C1_Inits>

	//enable the i2c peripheral
	I2C_PeripheralControl(I2C1, ENABLE);
 80002be:	2101      	movs	r1, #1
 80002c0:	4816      	ldr	r0, [pc, #88]	; (800031c <main+0x70>)
 80002c2:	f000 fbdb 	bl	8000a7c <I2C_PeripheralControl>

	//ack bit is made 1 after PE=1
	I2C_ManageAcking(I2C1, I2C_ACK_ENABLE);
 80002c6:	2101      	movs	r1, #1
 80002c8:	4814      	ldr	r0, [pc, #80]	; (800031c <main+0x70>)
 80002ca:	f000 fb63 	bl	8000994 <I2C_ManageAcking>

	while(1){
		//wait till button is pressed
		while(GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_NO_4));
 80002ce:	bf00      	nop
 80002d0:	2104      	movs	r1, #4
 80002d2:	4813      	ldr	r0, [pc, #76]	; (8000320 <main+0x74>)
 80002d4:	f000 fa96 	bl	8000804 <GPIO_ReadFromInputPin>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d1f8      	bne.n	80002d0 <main+0x24>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 80002de:	f7ff ff79 	bl	80001d4 <delay>

		commandcode = 0x51;
 80002e2:	2351      	movs	r3, #81	; 0x51
 80002e4:	71fb      	strb	r3, [r7, #7]

		I2C_MasterSendData(&I2C1Handle, &commandcode, 1, SLAVE_ADDR);
 80002e6:	1df9      	adds	r1, r7, #7
 80002e8:	2368      	movs	r3, #104	; 0x68
 80002ea:	2201      	movs	r2, #1
 80002ec:	480d      	ldr	r0, [pc, #52]	; (8000324 <main+0x78>)
 80002ee:	f000 fcb7 	bl	8000c60 <I2C_MasterSendData>

		I2C_MasterReceiveData(&I2C1Handle, &len, 1, SLAVE_ADDR);
 80002f2:	1db9      	adds	r1, r7, #6
 80002f4:	2368      	movs	r3, #104	; 0x68
 80002f6:	2201      	movs	r2, #1
 80002f8:	480a      	ldr	r0, [pc, #40]	; (8000324 <main+0x78>)
 80002fa:	f000 fd11 	bl	8000d20 <I2C_MasterReceiveData>

		commandcode = 0x52;
 80002fe:	2352      	movs	r3, #82	; 0x52
 8000300:	71fb      	strb	r3, [r7, #7]

		I2C_MasterSendData(&I2C1Handle, &commandcode, 1, SLAVE_ADDR);
 8000302:	1df9      	adds	r1, r7, #7
 8000304:	2368      	movs	r3, #104	; 0x68
 8000306:	2201      	movs	r2, #1
 8000308:	4806      	ldr	r0, [pc, #24]	; (8000324 <main+0x78>)
 800030a:	f000 fca9 	bl	8000c60 <I2C_MasterSendData>

		I2C_MasterReceiveData(&I2C1Handle, rcv_buf, len, SLAVE_ADDR);
 800030e:	79ba      	ldrb	r2, [r7, #6]
 8000310:	2368      	movs	r3, #104	; 0x68
 8000312:	4905      	ldr	r1, [pc, #20]	; (8000328 <main+0x7c>)
 8000314:	4803      	ldr	r0, [pc, #12]	; (8000324 <main+0x78>)
 8000316:	f000 fd03 	bl	8000d20 <I2C_MasterReceiveData>
		while(GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_NO_4));
 800031a:	e7d8      	b.n	80002ce <main+0x22>
 800031c:	40005400 	.word	0x40005400
 8000320:	40020800 	.word	0x40020800
 8000324:	20000034 	.word	0x20000034
 8000328:	2000005c 	.word	0x2000005c

0800032c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800032c:	480d      	ldr	r0, [pc, #52]	; (8000364 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800032e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000330:	480d      	ldr	r0, [pc, #52]	; (8000368 <LoopForever+0x6>)
  ldr r1, =_edata
 8000332:	490e      	ldr	r1, [pc, #56]	; (800036c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000334:	4a0e      	ldr	r2, [pc, #56]	; (8000370 <LoopForever+0xe>)
  movs r3, #0
 8000336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000338:	e002      	b.n	8000340 <LoopCopyDataInit>

0800033a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800033a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800033c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800033e:	3304      	adds	r3, #4

08000340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000344:	d3f9      	bcc.n	800033a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000346:	4a0b      	ldr	r2, [pc, #44]	; (8000374 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000348:	4c0b      	ldr	r4, [pc, #44]	; (8000378 <LoopForever+0x16>)
  movs r3, #0
 800034a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800034c:	e001      	b.n	8000352 <LoopFillZerobss>

0800034e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800034e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000350:	3204      	adds	r2, #4

08000352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000354:	d3fb      	bcc.n	800034e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000356:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 800035a:	f000 fd6b 	bl	8000e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800035e:	f7ff ffa5 	bl	80002ac <main>

08000362 <LoopForever>:

LoopForever:
    b LoopForever
 8000362:	e7fe      	b.n	8000362 <LoopForever>
  ldr   r0, =_estack
 8000364:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800036c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000370:	08000e9c 	.word	0x08000e9c
  ldr r2, =_sbss
 8000374:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000378:	2000007c 	.word	0x2000007c

0800037c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800037c:	e7fe      	b.n	800037c <ADC_IRQHandler>
	...

08000380 <GPIO_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
 8000388:	460b      	mov	r3, r1
 800038a:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 800038c:	78fb      	ldrb	r3, [r7, #3]
 800038e:	2b01      	cmp	r3, #1
 8000390:	d141      	bne.n	8000416 <GPIO_PeriClockControl+0x96>
		if(pGPIOx == GPIOA){
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4a43      	ldr	r2, [pc, #268]	; (80004a4 <GPIO_PeriClockControl+0x124>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d106      	bne.n	80003a8 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 800039a:	4b43      	ldr	r3, [pc, #268]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 800039c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039e:	4a42      	ldr	r2, [pc, #264]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003a0:	f043 0301 	orr.w	r3, r3, #1
 80003a4:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOE_PCLK_DI();
		} else if(pGPIOx == GPIOH){
			GPIOH_PCLK_DI();
		}
	}
}
 80003a6:	e077      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	4a40      	ldr	r2, [pc, #256]	; (80004ac <GPIO_PeriClockControl+0x12c>)
 80003ac:	4293      	cmp	r3, r2
 80003ae:	d106      	bne.n	80003be <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003b0:	4b3d      	ldr	r3, [pc, #244]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b4:	4a3c      	ldr	r2, [pc, #240]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003bc:	e06c      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a3b      	ldr	r2, [pc, #236]	; (80004b0 <GPIO_PeriClockControl+0x130>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d106      	bne.n	80003d4 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003c6:	4b38      	ldr	r3, [pc, #224]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ca:	4a37      	ldr	r2, [pc, #220]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003cc:	f043 0304 	orr.w	r3, r3, #4
 80003d0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d2:	e061      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a37      	ldr	r2, [pc, #220]	; (80004b4 <GPIO_PeriClockControl+0x134>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d106      	bne.n	80003ea <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003dc:	4b32      	ldr	r3, [pc, #200]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e0:	4a31      	ldr	r2, [pc, #196]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003e2:	f043 0308 	orr.w	r3, r3, #8
 80003e6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e8:	e056      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4a32      	ldr	r2, [pc, #200]	; (80004b8 <GPIO_PeriClockControl+0x138>)
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d106      	bne.n	8000400 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003f2:	4b2d      	ldr	r3, [pc, #180]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f6:	4a2c      	ldr	r2, [pc, #176]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 80003f8:	f043 0310 	orr.w	r3, r3, #16
 80003fc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fe:	e04b      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a2e      	ldr	r2, [pc, #184]	; (80004bc <GPIO_PeriClockControl+0x13c>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d147      	bne.n	8000498 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_EN();
 8000408:	4b27      	ldr	r3, [pc, #156]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 800040a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040c:	4a26      	ldr	r2, [pc, #152]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 800040e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000412:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000414:	e040      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		if(pGPIOx == GPIOA){
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4a22      	ldr	r2, [pc, #136]	; (80004a4 <GPIO_PeriClockControl+0x124>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d106      	bne.n	800042c <GPIO_PeriClockControl+0xac>
			GPIOA_PCLK_DI();
 800041e:	4b22      	ldr	r3, [pc, #136]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000422:	4a21      	ldr	r2, [pc, #132]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000424:	f023 0301 	bic.w	r3, r3, #1
 8000428:	6313      	str	r3, [r2, #48]	; 0x30
}
 800042a:	e035      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a1f      	ldr	r2, [pc, #124]	; (80004ac <GPIO_PeriClockControl+0x12c>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d106      	bne.n	8000442 <GPIO_PeriClockControl+0xc2>
			GPIOB_PCLK_DI();
 8000434:	4b1c      	ldr	r3, [pc, #112]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000438:	4a1b      	ldr	r2, [pc, #108]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 800043a:	f023 0302 	bic.w	r3, r3, #2
 800043e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000440:	e02a      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4a1a      	ldr	r2, [pc, #104]	; (80004b0 <GPIO_PeriClockControl+0x130>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d106      	bne.n	8000458 <GPIO_PeriClockControl+0xd8>
			GPIOC_PCLK_DI();
 800044a:	4b17      	ldr	r3, [pc, #92]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 800044c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044e:	4a16      	ldr	r2, [pc, #88]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000450:	f023 0304 	bic.w	r3, r3, #4
 8000454:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000456:	e01f      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a16      	ldr	r2, [pc, #88]	; (80004b4 <GPIO_PeriClockControl+0x134>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d106      	bne.n	800046e <GPIO_PeriClockControl+0xee>
			GPIOD_PCLK_DI();
 8000460:	4b11      	ldr	r3, [pc, #68]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000464:	4a10      	ldr	r2, [pc, #64]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000466:	f023 0308 	bic.w	r3, r3, #8
 800046a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046c:	e014      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	4a11      	ldr	r2, [pc, #68]	; (80004b8 <GPIO_PeriClockControl+0x138>)
 8000472:	4293      	cmp	r3, r2
 8000474:	d106      	bne.n	8000484 <GPIO_PeriClockControl+0x104>
			GPIOE_PCLK_DI();
 8000476:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047a:	4a0b      	ldr	r2, [pc, #44]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 800047c:	f023 0310 	bic.w	r3, r3, #16
 8000480:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000482:	e009      	b.n	8000498 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4a0d      	ldr	r2, [pc, #52]	; (80004bc <GPIO_PeriClockControl+0x13c>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d105      	bne.n	8000498 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_DI();
 800048c:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 800048e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000490:	4a05      	ldr	r2, [pc, #20]	; (80004a8 <GPIO_PeriClockControl+0x128>)
 8000492:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000496:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000498:	bf00      	nop
 800049a:	370c      	adds	r7, #12
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	40020000 	.word	0x40020000
 80004a8:	40023800 	.word	0x40023800
 80004ac:	40020400 	.word	0x40020400
 80004b0:	40020800 	.word	0x40020800
 80004b4:	40020c00 	.word	0x40020c00
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40021c00 	.word	0x40021c00

080004c0 <GPIO_Init>:
 *
 * @return            -	none
 *
 * @Note              - none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;	// temp register
 80004c8:	2300      	movs	r3, #0
 80004ca:	617b      	str	r3, [r7, #20]

	//enable the peripheral clock

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2101      	movs	r1, #1
 80004d2:	4618      	mov	r0, r3
 80004d4:	f7ff ff54 	bl	8000380 <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	795b      	ldrb	r3, [r3, #5]
 80004dc:	2b03      	cmp	r3, #3
 80004de:	d822      	bhi.n	8000526 <GPIO_Init+0x66>
		// The non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	795b      	ldrb	r3, [r3, #5]
 80004e4:	461a      	mov	r2, r3
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	791b      	ldrb	r3, [r3, #4]
 80004ea:	005b      	lsls	r3, r3, #1
 80004ec:	fa02 f303 	lsl.w	r3, r2, r3
 80004f0:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	681a      	ldr	r2, [r3, #0]
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	791b      	ldrb	r3, [r3, #4]
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	2103      	movs	r1, #3
 8000500:	fa01 f303 	lsl.w	r3, r1, r3
 8000504:	43db      	mvns	r3, r3
 8000506:	4619      	mov	r1, r3
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	400a      	ands	r2, r1
 800050e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	6819      	ldr	r1, [r3, #0]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	697a      	ldr	r2, [r7, #20]
 800051c:	430a      	orrs	r2, r1
 800051e:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
 8000524:	e0ca      	b.n	80006bc <GPIO_Init+0x1fc>
	} else{
		// Interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	795b      	ldrb	r3, [r3, #5]
 800052a:	2b04      	cmp	r3, #4
 800052c:	d117      	bne.n	800055e <GPIO_Init+0x9e>
			//1. configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800052e:	4b43      	ldr	r3, [pc, #268]	; (800063c <GPIO_Init+0x17c>)
 8000530:	68db      	ldr	r3, [r3, #12]
 8000532:	687a      	ldr	r2, [r7, #4]
 8000534:	7912      	ldrb	r2, [r2, #4]
 8000536:	4611      	mov	r1, r2
 8000538:	2201      	movs	r2, #1
 800053a:	408a      	lsls	r2, r1
 800053c:	4611      	mov	r1, r2
 800053e:	4a3f      	ldr	r2, [pc, #252]	; (800063c <GPIO_Init+0x17c>)
 8000540:	430b      	orrs	r3, r1
 8000542:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000544:	4b3d      	ldr	r3, [pc, #244]	; (800063c <GPIO_Init+0x17c>)
 8000546:	689b      	ldr	r3, [r3, #8]
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	7912      	ldrb	r2, [r2, #4]
 800054c:	4611      	mov	r1, r2
 800054e:	2201      	movs	r2, #1
 8000550:	408a      	lsls	r2, r1
 8000552:	43d2      	mvns	r2, r2
 8000554:	4611      	mov	r1, r2
 8000556:	4a39      	ldr	r2, [pc, #228]	; (800063c <GPIO_Init+0x17c>)
 8000558:	400b      	ands	r3, r1
 800055a:	6093      	str	r3, [r2, #8]
 800055c:	e035      	b.n	80005ca <GPIO_Init+0x10a>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT){
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	795b      	ldrb	r3, [r3, #5]
 8000562:	2b05      	cmp	r3, #5
 8000564:	d117      	bne.n	8000596 <GPIO_Init+0xd6>
			//1 . configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000566:	4b35      	ldr	r3, [pc, #212]	; (800063c <GPIO_Init+0x17c>)
 8000568:	689b      	ldr	r3, [r3, #8]
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	7912      	ldrb	r2, [r2, #4]
 800056e:	4611      	mov	r1, r2
 8000570:	2201      	movs	r2, #1
 8000572:	408a      	lsls	r2, r1
 8000574:	4611      	mov	r1, r2
 8000576:	4a31      	ldr	r2, [pc, #196]	; (800063c <GPIO_Init+0x17c>)
 8000578:	430b      	orrs	r3, r1
 800057a:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800057c:	4b2f      	ldr	r3, [pc, #188]	; (800063c <GPIO_Init+0x17c>)
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	7912      	ldrb	r2, [r2, #4]
 8000584:	4611      	mov	r1, r2
 8000586:	2201      	movs	r2, #1
 8000588:	408a      	lsls	r2, r1
 800058a:	43d2      	mvns	r2, r2
 800058c:	4611      	mov	r1, r2
 800058e:	4a2b      	ldr	r2, [pc, #172]	; (800063c <GPIO_Init+0x17c>)
 8000590:	400b      	ands	r3, r1
 8000592:	60d3      	str	r3, [r2, #12]
 8000594:	e019      	b.n	80005ca <GPIO_Init+0x10a>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	795b      	ldrb	r3, [r3, #5]
 800059a:	2b06      	cmp	r3, #6
 800059c:	d115      	bne.n	80005ca <GPIO_Init+0x10a>
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800059e:	4b27      	ldr	r3, [pc, #156]	; (800063c <GPIO_Init+0x17c>)
 80005a0:	689b      	ldr	r3, [r3, #8]
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	7912      	ldrb	r2, [r2, #4]
 80005a6:	4611      	mov	r1, r2
 80005a8:	2201      	movs	r2, #1
 80005aa:	408a      	lsls	r2, r1
 80005ac:	4611      	mov	r1, r2
 80005ae:	4a23      	ldr	r2, [pc, #140]	; (800063c <GPIO_Init+0x17c>)
 80005b0:	430b      	orrs	r3, r1
 80005b2:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b4:	4b21      	ldr	r3, [pc, #132]	; (800063c <GPIO_Init+0x17c>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	7912      	ldrb	r2, [r2, #4]
 80005bc:	4611      	mov	r1, r2
 80005be:	2201      	movs	r2, #1
 80005c0:	408a      	lsls	r2, r1
 80005c2:	4611      	mov	r1, r2
 80005c4:	4a1d      	ldr	r2, [pc, #116]	; (800063c <GPIO_Init+0x17c>)
 80005c6:	430b      	orrs	r3, r1
 80005c8:	60d3      	str	r3, [r2, #12]

		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR

		SYSCFG_PCLK_EN();	// Enable the SYSCFG clock
 80005ca:	4b1d      	ldr	r3, [pc, #116]	; (8000640 <GPIO_Init+0x180>)
 80005cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005ce:	4a1c      	ldr	r2, [pc, #112]	; (8000640 <GPIO_Init+0x180>)
 80005d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005d4:	6453      	str	r3, [r2, #68]	; 0x44

		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;		// EXTICR[x], where x = 0...4
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	791b      	ldrb	r3, [r3, #4]
 80005da:	089b      	lsrs	r3, r3, #2
 80005dc:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;		// range = {0,4,8,12}
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	791b      	ldrb	r3, [r3, #4]
 80005e2:	f003 0303 	and.w	r3, r3, #3
 80005e6:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a15      	ldr	r2, [pc, #84]	; (8000644 <GPIO_Init+0x184>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d034      	beq.n	800065c <GPIO_Init+0x19c>
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a14      	ldr	r2, [pc, #80]	; (8000648 <GPIO_Init+0x188>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d01d      	beq.n	8000638 <GPIO_Init+0x178>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a12      	ldr	r2, [pc, #72]	; (800064c <GPIO_Init+0x18c>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d016      	beq.n	8000634 <GPIO_Init+0x174>
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a11      	ldr	r2, [pc, #68]	; (8000650 <GPIO_Init+0x190>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d00f      	beq.n	8000630 <GPIO_Init+0x170>
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a0f      	ldr	r2, [pc, #60]	; (8000654 <GPIO_Init+0x194>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d008      	beq.n	800062c <GPIO_Init+0x16c>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a0e      	ldr	r2, [pc, #56]	; (8000658 <GPIO_Init+0x198>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d101      	bne.n	8000628 <GPIO_Init+0x168>
 8000624:	2307      	movs	r3, #7
 8000626:	e01a      	b.n	800065e <GPIO_Init+0x19e>
 8000628:	2300      	movs	r3, #0
 800062a:	e018      	b.n	800065e <GPIO_Init+0x19e>
 800062c:	2304      	movs	r3, #4
 800062e:	e016      	b.n	800065e <GPIO_Init+0x19e>
 8000630:	2303      	movs	r3, #3
 8000632:	e014      	b.n	800065e <GPIO_Init+0x19e>
 8000634:	2302      	movs	r3, #2
 8000636:	e012      	b.n	800065e <GPIO_Init+0x19e>
 8000638:	2301      	movs	r3, #1
 800063a:	e010      	b.n	800065e <GPIO_Init+0x19e>
 800063c:	40013c00 	.word	0x40013c00
 8000640:	40023800 	.word	0x40023800
 8000644:	40020000 	.word	0x40020000
 8000648:	40020400 	.word	0x40020400
 800064c:	40020800 	.word	0x40020800
 8000650:	40020c00 	.word	0x40020c00
 8000654:	40021000 	.word	0x40021000
 8000658:	40021c00 	.word	0x40021c00
 800065c:	2300      	movs	r3, #0
 800065e:	747b      	strb	r3, [r7, #17]

		SYSCFG->EXTICR[temp1] &= ~(0xF << (temp2 * 4));		 // Clear the current value
 8000660:	4a66      	ldr	r2, [pc, #408]	; (80007fc <GPIO_Init+0x33c>)
 8000662:	7cfb      	ldrb	r3, [r7, #19]
 8000664:	3302      	adds	r3, #2
 8000666:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800066a:	7cbb      	ldrb	r3, [r7, #18]
 800066c:	009b      	lsls	r3, r3, #2
 800066e:	210f      	movs	r1, #15
 8000670:	fa01 f303 	lsl.w	r3, r1, r3
 8000674:	43db      	mvns	r3, r3
 8000676:	4618      	mov	r0, r3
 8000678:	4960      	ldr	r1, [pc, #384]	; (80007fc <GPIO_Init+0x33c>)
 800067a:	7cfb      	ldrb	r3, [r7, #19]
 800067c:	4002      	ands	r2, r0
 800067e:	3302      	adds	r3, #2
 8000680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[temp1] |= portcode << (temp2 * 4);	 // Set current value
 8000684:	4a5d      	ldr	r2, [pc, #372]	; (80007fc <GPIO_Init+0x33c>)
 8000686:	7cfb      	ldrb	r3, [r7, #19]
 8000688:	3302      	adds	r3, #2
 800068a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800068e:	7c79      	ldrb	r1, [r7, #17]
 8000690:	7cbb      	ldrb	r3, [r7, #18]
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	fa01 f303 	lsl.w	r3, r1, r3
 8000698:	4618      	mov	r0, r3
 800069a:	4958      	ldr	r1, [pc, #352]	; (80007fc <GPIO_Init+0x33c>)
 800069c:	7cfb      	ldrb	r3, [r7, #19]
 800069e:	4302      	orrs	r2, r0
 80006a0:	3302      	adds	r3, #2
 80006a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3 . Enable the EXTI interrupt delivery to the processor using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80006a6:	4b56      	ldr	r3, [pc, #344]	; (8000800 <GPIO_Init+0x340>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	7912      	ldrb	r2, [r2, #4]
 80006ae:	4611      	mov	r1, r2
 80006b0:	2201      	movs	r2, #1
 80006b2:	408a      	lsls	r2, r1
 80006b4:	4611      	mov	r1, r2
 80006b6:	4a52      	ldr	r2, [pc, #328]	; (8000800 <GPIO_Init+0x340>)
 80006b8:	430b      	orrs	r3, r1
 80006ba:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	617b      	str	r3, [r7, #20]

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	799b      	ldrb	r3, [r3, #6]
 80006c4:	461a      	mov	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	791b      	ldrb	r3, [r3, #4]
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	fa02 f303 	lsl.w	r3, r2, r3
 80006d0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	689a      	ldr	r2, [r3, #8]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	791b      	ldrb	r3, [r3, #4]
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	2103      	movs	r1, #3
 80006e0:	fa01 f303 	lsl.w	r3, r1, r3
 80006e4:	43db      	mvns	r3, r3
 80006e6:	4619      	mov	r1, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	400a      	ands	r2, r1
 80006ee:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp; //setting
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	6899      	ldr	r1, [r3, #8]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	697a      	ldr	r2, [r7, #20]
 80006fc:	430a      	orrs	r2, r1
 80006fe:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]

	//3. configure the pull-up/pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	79db      	ldrb	r3, [r3, #7]
 8000708:	461a      	mov	r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	791b      	ldrb	r3, [r3, #4]
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	fa02 f303 	lsl.w	r3, r2, r3
 8000714:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	68da      	ldr	r2, [r3, #12]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	791b      	ldrb	r3, [r3, #4]
 8000720:	005b      	lsls	r3, r3, #1
 8000722:	2103      	movs	r1, #3
 8000724:	fa01 f303 	lsl.w	r3, r1, r3
 8000728:	43db      	mvns	r3, r3
 800072a:	4619      	mov	r1, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	400a      	ands	r2, r1
 8000732:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp; //setting
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	68d9      	ldr	r1, [r3, #12]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	697a      	ldr	r2, [r7, #20]
 8000740:	430a      	orrs	r2, r1
 8000742:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]

	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	7a1b      	ldrb	r3, [r3, #8]
 800074c:	461a      	mov	r2, r3
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	791b      	ldrb	r3, [r3, #4]
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	685a      	ldr	r2, [r3, #4]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	791b      	ldrb	r3, [r3, #4]
 8000762:	4619      	mov	r1, r3
 8000764:	2301      	movs	r3, #1
 8000766:	408b      	lsls	r3, r1
 8000768:	43db      	mvns	r3, r3
 800076a:	4619      	mov	r1, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	400a      	ands	r2, r1
 8000772:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp; //setting
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	6859      	ldr	r1, [r3, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	697a      	ldr	r2, [r7, #20]
 8000780:	430a      	orrs	r2, r1
 8000782:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	795b      	ldrb	r3, [r3, #5]
 800078c:	2b02      	cmp	r3, #2
 800078e:	d131      	bne.n	80007f4 <GPIO_Init+0x334>
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	791b      	ldrb	r3, [r3, #4]
 8000794:	08db      	lsrs	r3, r3, #3
 8000796:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	791b      	ldrb	r3, [r3, #4]
 800079c:	f003 0307 	and.w	r3, r3, #7
 80007a0:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); //clearing
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	7c3a      	ldrb	r2, [r7, #16]
 80007a8:	3208      	adds	r2, #8
 80007aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	220f      	movs	r2, #15
 80007b4:	fa02 f303 	lsl.w	r3, r2, r3
 80007b8:	43db      	mvns	r3, r3
 80007ba:	4618      	mov	r0, r3
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	7c3a      	ldrb	r2, [r7, #16]
 80007c2:	4001      	ands	r1, r0
 80007c4:	3208      	adds	r2, #8
 80007c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	7c3a      	ldrb	r2, [r7, #16]
 80007d0:	3208      	adds	r2, #8
 80007d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	7a5b      	ldrb	r3, [r3, #9]
 80007da:	461a      	mov	r2, r3
 80007dc:	7bfb      	ldrb	r3, [r7, #15]
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	fa02 f303 	lsl.w	r3, r2, r3
 80007e4:	4618      	mov	r0, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	7c3a      	ldrb	r2, [r7, #16]
 80007ec:	4301      	orrs	r1, r0
 80007ee:	3208      	adds	r2, #8
 80007f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}
}
 80007f4:	bf00      	nop
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40013800 	.word	0x40013800
 8000800:	40013c00 	.word	0x40013c00

08000804 <GPIO_ReadFromInputPin>:
 *
 * @return            - 0 or 1
 *
 * @Note              - none
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber){
 8000804:	b480      	push	{r7}
 8000806:	b085      	sub	sp, #20
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]

	uint8_t value;

	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001) ;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	691a      	ldr	r2, [r3, #16]
 8000814:	78fb      	ldrb	r3, [r7, #3]
 8000816:	fa22 f303 	lsr.w	r3, r2, r3
 800081a:	b2db      	uxtb	r3, r3
 800081c:	f003 0301 	and.w	r3, r3, #1
 8000820:	73fb      	strb	r3, [r7, #15]

	return value;
 8000822:	7bfb      	ldrb	r3, [r7, #15]

}
 8000824:	4618      	mov	r0, r3
 8000826:	3714      	adds	r7, #20
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr

08000830 <I2C_GenerateStartCondition>:
uint32_t RCC_GetPLLOutputClock();

uint16_t AHB_Prescaler[8] = {2, 4, 8, 16, 64, 128, 256, 512};
uint16_t APB1_Prescaler[4] = {2, 4, 8, 16};

static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx){
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_START);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	601a      	str	r2, [r3, #0]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <I2C_ExecuteAddressPhaseWrite>:

static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr){
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	460b      	mov	r3, r1
 800085a:	70fb      	strb	r3, [r7, #3]

	SlaveAddr = SlaveAddr << 1;		// Makes space for read/write bit
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1); 				// SlaveAddr is Slave address + r/nw bit=0 (write)
 8000862:	78fb      	ldrb	r3, [r7, #3]
 8000864:	f023 0301 	bic.w	r3, r3, #1
 8000868:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 800086a:	78fa      	ldrb	r2, [r7, #3]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	611a      	str	r2, [r3, #16]
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr

0800087c <I2C_ClearADDRFlag>:

static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle){
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
	uint32_t dummyRead;
	dummyRead = pI2CHandle->pI2Cx->SR1;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	60fb      	str	r3, [r7, #12]
	dummyRead = pI2CHandle->pI2Cx->SR2;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	699b      	ldr	r3, [r3, #24]
 8000892:	60fb      	str	r3, [r7, #12]
	(void)dummyRead;
}
 8000894:	bf00      	nop
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <I2C_GenerateStopCondition>:

static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx){
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	601a      	str	r2, [r3, #0]
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr

080008c0 <I2C_ExecuteAddressPhaseRead>:

static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr){
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	460b      	mov	r3, r1
 80008ca:	70fb      	strb	r3, [r7, #3]

	SlaveAddr = SlaveAddr << 1;
 80008cc:	78fb      	ldrb	r3, [r7, #3]
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	70fb      	strb	r3, [r7, #3]
	SlaveAddr |= 1; 						//SlaveAddr is Slave address + r/nw bit=1
 80008d2:	78fb      	ldrb	r3, [r7, #3]
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 80008da:	78fa      	ldrb	r2, [r7, #3]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	611a      	str	r2, [r3, #16]
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <RCC_GetPCLK1Value>:

uint32_t RCC_GetPCLK1Value(void){
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0

	uint32_t pclk1, SystemClk;

	uint8_t clksrc, temp, ahbp, apb1;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 80008f2:	4b23      	ldr	r3, [pc, #140]	; (8000980 <RCC_GetPCLK1Value+0x94>)
 80008f4:	689b      	ldr	r3, [r3, #8]
 80008f6:	089b      	lsrs	r3, r3, #2
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	f003 0303 	and.w	r3, r3, #3
 80008fe:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0){
 8000900:	7a7b      	ldrb	r3, [r7, #9]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d102      	bne.n	800090c <RCC_GetPCLK1Value+0x20>
		SystemClk = 16000000;
 8000906:	4b1f      	ldr	r3, [pc, #124]	; (8000984 <RCC_GetPCLK1Value+0x98>)
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	e004      	b.n	8000916 <RCC_GetPCLK1Value+0x2a>

	} else if(clksrc == 1){
 800090c:	7a7b      	ldrb	r3, [r7, #9]
 800090e:	2b01      	cmp	r3, #1
 8000910:	d101      	bne.n	8000916 <RCC_GetPCLK1Value+0x2a>
		SystemClk = 8000000;
 8000912:	4b1d      	ldr	r3, [pc, #116]	; (8000988 <RCC_GetPCLK1Value+0x9c>)
 8000914:	60fb      	str	r3, [r7, #12]
	} else if(clksrc == 2){
		//SystemClk = RCC_GetPLLOutputClock();
	}

	//AHB
	temp = ((RCC->CFGR >> 4) & 0xF);
 8000916:	4b1a      	ldr	r3, [pc, #104]	; (8000980 <RCC_GetPCLK1Value+0x94>)
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	091b      	lsrs	r3, r3, #4
 800091c:	b2db      	uxtb	r3, r3
 800091e:	f003 030f 	and.w	r3, r3, #15
 8000922:	723b      	strb	r3, [r7, #8]

	if(temp < 8){
 8000924:	7a3b      	ldrb	r3, [r7, #8]
 8000926:	2b07      	cmp	r3, #7
 8000928:	d802      	bhi.n	8000930 <RCC_GetPCLK1Value+0x44>
		ahbp = 1;
 800092a:	2301      	movs	r3, #1
 800092c:	72fb      	strb	r3, [r7, #11]
 800092e:	e005      	b.n	800093c <RCC_GetPCLK1Value+0x50>
	} else{
		ahbp = AHB_Prescaler[temp - 8];
 8000930:	7a3b      	ldrb	r3, [r7, #8]
 8000932:	3b08      	subs	r3, #8
 8000934:	4a15      	ldr	r2, [pc, #84]	; (800098c <RCC_GetPCLK1Value+0xa0>)
 8000936:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800093a:	72fb      	strb	r3, [r7, #11]
	}

	//APB1
	temp = ((RCC->CFGR >> 10) & 0x7);
 800093c:	4b10      	ldr	r3, [pc, #64]	; (8000980 <RCC_GetPCLK1Value+0x94>)
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	0a9b      	lsrs	r3, r3, #10
 8000942:	b2db      	uxtb	r3, r3
 8000944:	f003 0307 	and.w	r3, r3, #7
 8000948:	723b      	strb	r3, [r7, #8]

	if(temp < 4){
 800094a:	7a3b      	ldrb	r3, [r7, #8]
 800094c:	2b03      	cmp	r3, #3
 800094e:	d802      	bhi.n	8000956 <RCC_GetPCLK1Value+0x6a>
		apb1 = 1;
 8000950:	2301      	movs	r3, #1
 8000952:	72bb      	strb	r3, [r7, #10]
 8000954:	e005      	b.n	8000962 <RCC_GetPCLK1Value+0x76>
	} else{
		apb1 = APB1_Prescaler[temp - 4];
 8000956:	7a3b      	ldrb	r3, [r7, #8]
 8000958:	3b04      	subs	r3, #4
 800095a:	4a0d      	ldr	r2, [pc, #52]	; (8000990 <RCC_GetPCLK1Value+0xa4>)
 800095c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000960:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk / ahbp)/apb1;
 8000962:	7afb      	ldrb	r3, [r7, #11]
 8000964:	68fa      	ldr	r2, [r7, #12]
 8000966:	fbb2 f2f3 	udiv	r2, r2, r3
 800096a:	7abb      	ldrb	r3, [r7, #10]
 800096c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000970:	607b      	str	r3, [r7, #4]

	return pclk1;
 8000972:	687b      	ldr	r3, [r7, #4]
}
 8000974:	4618      	mov	r0, r3
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr
 8000980:	40023800 	.word	0x40023800
 8000984:	00f42400 	.word	0x00f42400
 8000988:	007a1200 	.word	0x007a1200
 800098c:	20000000 	.word	0x20000000
 8000990:	20000010 	.word	0x20000010

08000994 <I2C_ManageAcking>:

void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnorDi){
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	460b      	mov	r3, r1
 800099e:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == I2C_ACK_ENABLE){
 80009a0:	78fb      	ldrb	r3, [r7, #3]
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d106      	bne.n	80009b4 <I2C_ManageAcking+0x20>
		//enable the ack
		pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	601a      	str	r2, [r3, #0]
	} else{
		//disable the ack
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
	}
}
 80009b2:	e005      	b.n	80009c0 <I2C_ManageAcking+0x2c>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	601a      	str	r2, [r3, #0]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr

080009cc <I2C_PeriClockControl>:
 * @return		- None
 *
 * @Note		- None
 *
 *********************************************************************************************/
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi){
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	460b      	mov	r3, r1
 80009d6:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 80009d8:	78fb      	ldrb	r3, [r7, #3]
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d120      	bne.n	8000a20 <I2C_PeriClockControl+0x54>
		if(pI2Cx == I2C1){
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4a22      	ldr	r2, [pc, #136]	; (8000a6c <I2C_PeriClockControl+0xa0>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d106      	bne.n	80009f4 <I2C_PeriClockControl+0x28>
			I2C1_PCLK_EN();
 80009e6:	4b22      	ldr	r3, [pc, #136]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ea:	4a21      	ldr	r2, [pc, #132]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 80009ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f0:	6413      	str	r3, [r2, #64]	; 0x40
			I2C2_PCLK_DI();
		}else if (pI2Cx == I2C3){
			I2C3_PCLK_DI();
		}
	}
}
 80009f2:	e035      	b.n	8000a60 <I2C_PeriClockControl+0x94>
		} else if (pI2Cx == I2C2){
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a1f      	ldr	r2, [pc, #124]	; (8000a74 <I2C_PeriClockControl+0xa8>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d106      	bne.n	8000a0a <I2C_PeriClockControl+0x3e>
			I2C2_PCLK_EN();
 80009fc:	4b1c      	ldr	r3, [pc, #112]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 80009fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a00:	4a1b      	ldr	r2, [pc, #108]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a06:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a08:	e02a      	b.n	8000a60 <I2C_PeriClockControl+0x94>
		}else if (pI2Cx == I2C3){
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a1a      	ldr	r2, [pc, #104]	; (8000a78 <I2C_PeriClockControl+0xac>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d126      	bne.n	8000a60 <I2C_PeriClockControl+0x94>
			I2C3_PCLK_EN();
 8000a12:	4b17      	ldr	r3, [pc, #92]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a16:	4a16      	ldr	r2, [pc, #88]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a18:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a1c:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a1e:	e01f      	b.n	8000a60 <I2C_PeriClockControl+0x94>
		if(pI2Cx == I2C1){
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a12      	ldr	r2, [pc, #72]	; (8000a6c <I2C_PeriClockControl+0xa0>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d106      	bne.n	8000a36 <I2C_PeriClockControl+0x6a>
			I2C1_PCLK_DI();
 8000a28:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2c:	4a10      	ldr	r2, [pc, #64]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a32:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a34:	e014      	b.n	8000a60 <I2C_PeriClockControl+0x94>
		} else if (pI2Cx == I2C2){
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a0e      	ldr	r2, [pc, #56]	; (8000a74 <I2C_PeriClockControl+0xa8>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d106      	bne.n	8000a4c <I2C_PeriClockControl+0x80>
			I2C2_PCLK_DI();
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a42:	4a0b      	ldr	r2, [pc, #44]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a44:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000a48:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a4a:	e009      	b.n	8000a60 <I2C_PeriClockControl+0x94>
		}else if (pI2Cx == I2C3){
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a0a      	ldr	r2, [pc, #40]	; (8000a78 <I2C_PeriClockControl+0xac>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d105      	bne.n	8000a60 <I2C_PeriClockControl+0x94>
			I2C3_PCLK_DI();
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a58:	4a05      	ldr	r2, [pc, #20]	; (8000a70 <I2C_PeriClockControl+0xa4>)
 8000a5a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000a5e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a60:	bf00      	nop
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	40005400 	.word	0x40005400
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40005800 	.word	0x40005800
 8000a78:	40005c00 	.word	0x40005c00

08000a7c <I2C_PeripheralControl>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi){
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	460b      	mov	r3, r1
 8000a86:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 8000a88:	78fb      	ldrb	r3, [r7, #3]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d106      	bne.n	8000a9c <I2C_PeripheralControl+0x20>
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f043 0201 	orr.w	r2, r3, #1
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	601a      	str	r2, [r3, #0]
	} else{
		pI2Cx->CR1 &= ~(1 << 0);
	}
}
 8000a9a:	e005      	b.n	8000aa8 <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 &= ~(1 << 0);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f023 0201 	bic.w	r2, r3, #1
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	601a      	str	r2, [r3, #0]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <I2C_Init>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void I2C_Init(I2C_Handle_t *pI2CHandle){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]

	uint32_t tempreg = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]

	//enable the clock for the i2cx peripheral
	I2C_PeriClockControl(pI2CHandle->pI2Cx, ENABLE);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f7ff ff80 	bl	80009cc <I2C_PeriClockControl>

	//ack control bit
	tempreg |= (pI2CHandle->I2C_Config.I2C_AckControl << 10);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	7a5b      	ldrb	r3, [r3, #9]
 8000ad0:	029b      	lsls	r3, r3, #10
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	60fb      	str	r3, [r7, #12]

	pI2CHandle->pI2Cx->CR1 |= tempreg;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	6819      	ldr	r1, [r3, #0]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	68fa      	ldr	r2, [r7, #12]
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	601a      	str	r2, [r3, #0]

	//configure the FREQ field of CR2
	tempreg = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
	tempreg |= RCC_GetPCLK1Value() / 1000000U;
 8000aee:	f7ff fefd 	bl	80008ec <RCC_GetPCLK1Value>
 8000af2:	4602      	mov	r2, r0
 8000af4:	4b4d      	ldr	r3, [pc, #308]	; (8000c2c <I2C_Init+0x178>)
 8000af6:	fba3 2302 	umull	r2, r3, r3, r2
 8000afa:	0c9b      	lsrs	r3, r3, #18
 8000afc:	68fa      	ldr	r2, [r7, #12]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 |= (tempreg & 0x3F);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	6859      	ldr	r1, [r3, #4]
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	430a      	orrs	r2, r1
 8000b14:	605a      	str	r2, [r3, #4]

	//program the device own address
	tempreg = 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
	tempreg |= (pI2CHandle->I2C_Config.I2C_DeviceAddress << 1);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	7a1b      	ldrb	r3, [r3, #8]
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	461a      	mov	r2, r3
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
	tempreg |= (1 << 14);													/* Should always be kept at 1 by software */
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b2e:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 |= tempreg;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	6899      	ldr	r1, [r3, #8]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	609a      	str	r2, [r3, #8]

	//CCR calculations
	uint16_t ccr_value = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	817b      	strh	r3, [r7, #10]
	tempreg = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	60fb      	str	r3, [r7, #12]

	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM){
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	4a38      	ldr	r2, [pc, #224]	; (8000c30 <I2C_Init+0x17c>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d80f      	bhi.n	8000b72 <I2C_Init+0xbe>
		 * T_high + T_low = T_scl
		 * T_scl = 2 * CCR * T_pclk1
		 * CCR = T_scl / (2 * T_pclk1) [time domain]
		 * CCR = F_pclk1 / (2 * F_scl) [frequency domain] */

		ccr_value = (RCC_GetPCLK1Value() / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b52:	f7ff fecb 	bl	80008ec <RCC_GetPCLK1Value>
 8000b56:	4602      	mov	r2, r0
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b62:	817b      	strh	r3, [r7, #10]
		tempreg |= (ccr_value & 0xFFF);										/* Only 12 bits */
 8000b64:	897b      	ldrh	r3, [r7, #10]
 8000b66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b6a:	68fa      	ldr	r2, [r7, #12]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	e02d      	b.n	8000bce <I2C_Init+0x11a>

	} else{
		//mode is fast mode

		tempreg |= (1 << 15);												/* F/S: I2C master mode selection (FM) */
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b78:	60fb      	str	r3, [r7, #12]
		tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);			/* DUTY: Fm mode duty cycle */
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	7a9b      	ldrb	r3, [r3, #10]
 8000b7e:	039b      	lsls	r3, r3, #14
 8000b80:	461a      	mov	r2, r3
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]

		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2){
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	7a9b      	ldrb	r3, [r3, #10]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d10b      	bne.n	8000ba8 <I2C_Init+0xf4>
			 * T_high + T_low = T_scl
			 * T_scl = 3 * CCR * T_pclk1
			 * CCR = T_scl / (3 * T_pclk1) [time domain]
			 * CCR = F_pclk1 / (3 * F_scl) [frequency domain] */

			ccr_value = (RCC_GetPCLK1Value() / (3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b90:	f7ff feac 	bl	80008ec <RCC_GetPCLK1Value>
 8000b94:	4601      	mov	r1, r0
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	685a      	ldr	r2, [r3, #4]
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	005b      	lsls	r3, r3, #1
 8000b9e:	4413      	add	r3, r2
 8000ba0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ba4:	817b      	strh	r3, [r7, #10]
 8000ba6:	e00c      	b.n	8000bc2 <I2C_Init+0x10e>
			* T_high + T_low = T_scl
			* T_scl = 25 * CCR * T_pclk1
			* CCR = T_scl / (25 * T_pclk1) [time domain]
			* CCR = F_pclk1 / (25 * F_scl) [frequency domain] */

			ccr_value = (RCC_GetPCLK1Value() / (25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000ba8:	f7ff fea0 	bl	80008ec <RCC_GetPCLK1Value>
 8000bac:	4601      	mov	r1, r0
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	685a      	ldr	r2, [r3, #4]
 8000bb2:	4613      	mov	r3, r2
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	4413      	add	r3, r2
 8000bb8:	009a      	lsls	r2, r3, #2
 8000bba:	4413      	add	r3, r2
 8000bbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bc0:	817b      	strh	r3, [r7, #10]
		}

		tempreg |= (ccr_value & 0xFFF);
 8000bc2:	897b      	ldrh	r3, [r7, #10]
 8000bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]
	}

	pI2CHandle->pI2Cx->CCR |= tempreg;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	69d9      	ldr	r1, [r3, #28]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	68fa      	ldr	r2, [r7, #12]
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	61da      	str	r2, [r3, #28]

	//TRISE Configuration
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM){
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	4a13      	ldr	r2, [pc, #76]	; (8000c30 <I2C_Init+0x17c>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d809      	bhi.n	8000bfc <I2C_Init+0x148>
		 * */

		/* TRISE = (T_rise / T_pclk1) + 1
		 * TRISE = (T_rise * F_pclk1) + 1 */

		tempreg = (RCC_GetPCLK1Value() / 1000000U) + 1;
 8000be8:	f7ff fe80 	bl	80008ec <RCC_GetPCLK1Value>
 8000bec:	4602      	mov	r2, r0
 8000bee:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <I2C_Init+0x178>)
 8000bf0:	fba3 2302 	umull	r2, r3, r3, r2
 8000bf4:	0c9b      	lsrs	r3, r3, #18
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	e00d      	b.n	8000c18 <I2C_Init+0x164>
		 * */

		/* TRISE = (T_rise / T_pclk1) + 1
		 * TRISE = (T_rise * F_pclk1) + 1 */

		tempreg = ((RCC_GetPCLK1Value() * 300) / 1000000000U) + 1;
 8000bfc:	f7ff fe76 	bl	80008ec <RCC_GetPCLK1Value>
 8000c00:	4602      	mov	r2, r0
 8000c02:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000c06:	fb03 f302 	mul.w	r3, r3, r2
 8000c0a:	0a5b      	lsrs	r3, r3, #9
 8000c0c:	4a09      	ldr	r2, [pc, #36]	; (8000c34 <I2C_Init+0x180>)
 8000c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c12:	09db      	lsrs	r3, r3, #7
 8000c14:	3301      	adds	r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
	}

	pI2CHandle->pI2Cx->TRISE = (tempreg & 0x3F);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000c22:	621a      	str	r2, [r3, #32]
}
 8000c24:	bf00      	nop
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	431bde83 	.word	0x431bde83
 8000c30:	000186a0 	.word	0x000186a0
 8000c34:	00044b83 	.word	0x00044b83

08000c38 <I2C_GetFlagStatus>:
 * @return		- Flag status (True/False)
 *
 * @Note		- None
 *
 *************************************************************************/
uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx , uint32_t FlagName){
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	6039      	str	r1, [r7, #0]

	if(pI2Cx->SR1 & FlagName){
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	695a      	ldr	r2, [r3, #20]
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <I2C_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e000      	b.n	8000c54 <I2C_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000c52:	2300      	movs	r3, #0
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <I2C_MasterSendData>:
 * @return		- None
 *
 * @Note		- None
 *
 *****************************************************************/
void I2C_MasterSendData(I2C_Handle_t *pI2CHandle,uint8_t *pTxbuffer, uint32_t Len, uint8_t SlaveAddr){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	607a      	str	r2, [r7, #4]
 8000c6c:	70fb      	strb	r3, [r7, #3]

	// 1. Generate the START condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff fddc 	bl	8000830 <I2C_GenerateStartCondition>

	//2. confirm that start generation is completed by checking the SB flag in the SR1
	//   Note: Until SB is cleared SCL will be stretched (pulled to LOW)
	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB));
 8000c78:	bf00      	nop
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2101      	movs	r1, #1
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ffd9 	bl	8000c38 <I2C_GetFlagStatus>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d0f6      	beq.n	8000c7a <I2C_MasterSendData+0x1a>

	//3. Send the address of the slave with r/nw bit set to w(0) (total 8 bits)
	I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx, SlaveAddr);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	78fa      	ldrb	r2, [r7, #3]
 8000c92:	4611      	mov	r1, r2
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff fddb 	bl	8000850 <I2C_ExecuteAddressPhaseWrite>

	//4. Confirm that address phase is completed by checking the ADDR flag in the SR1
	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR));
 8000c9a:	bf00      	nop
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2102      	movs	r1, #2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ffc8 	bl	8000c38 <I2C_GetFlagStatus>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d0f6      	beq.n	8000c9c <I2C_MasterSendData+0x3c>

	//5. clear the ADDR flag according to its software sequence
	//   Note: Until ADDR is cleared SCL will be stretched (pulled to LOW)

	I2C_ClearADDRFlag(pI2CHandle);
 8000cae:	68f8      	ldr	r0, [r7, #12]
 8000cb0:	f7ff fde4 	bl	800087c <I2C_ClearADDRFlag>

	//6. send the data until len becomes 0

	while(Len > 0){
 8000cb4:	e014      	b.n	8000ce0 <I2C_MasterSendData+0x80>
		while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE)); //Wait till TXE is set
 8000cb6:	bf00      	nop
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2180      	movs	r1, #128	; 0x80
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff ffba 	bl	8000c38 <I2C_GetFlagStatus>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d0f6      	beq.n	8000cb8 <I2C_MasterSendData+0x58>
		pI2CHandle->pI2Cx->DR = *pTxbuffer;
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	781a      	ldrb	r2, [r3, #0]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	611a      	str	r2, [r3, #16]
		pTxbuffer++;
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	60bb      	str	r3, [r7, #8]
		Len--;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	607b      	str	r3, [r7, #4]
	while(Len > 0){
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d1e7      	bne.n	8000cb6 <I2C_MasterSendData+0x56>

	//7. when Len becomes zero wait for TXE=1 and BTF=1 before generating the STOP condition
	// 	 Note: TXE=1, BTF=1, means that both SR and DR are empty and next transmission should begin
	// 	 when BTF=1 SCL will be stretched (pulled to LOW)

	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE));
 8000ce6:	bf00      	nop
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff ffa2 	bl	8000c38 <I2C_GetFlagStatus>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d0f6      	beq.n	8000ce8 <I2C_MasterSendData+0x88>

	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_BTF));
 8000cfa:	bf00      	nop
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	2104      	movs	r1, #4
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff ff98 	bl	8000c38 <I2C_GetFlagStatus>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f6      	beq.n	8000cfc <I2C_MasterSendData+0x9c>

	//8. Generate STOP condition and master need not to wait for the completion of stop condition.
	//   Note: generating STOP, automatically clears the BTF

	I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fdc4 	bl	80008a0 <I2C_GenerateStopCondition>

}
 8000d18:	bf00      	nop
 8000d1a:	3710      	adds	r7, #16
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <I2C_MasterReceiveData>:

void I2C_MasterReceiveData(I2C_Handle_t *pI2CHandle, uint8_t *pRxBuffer, uint8_t Len, uint8_t SlaveAddr){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	460b      	mov	r3, r1
 8000d30:	71fb      	strb	r3, [r7, #7]
 8000d32:	4613      	mov	r3, r2
 8000d34:	71bb      	strb	r3, [r7, #6]

	//1. Generate the START condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fd78 	bl	8000830 <I2C_GenerateStartCondition>

	//2. confirm that start generation is completed by checking the SB flag in the SR1
	//   Note: Until SB is cleared SCL will be stretched (pulled to LOW)
	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB));
 8000d40:	bf00      	nop
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2101      	movs	r1, #1
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff75 	bl	8000c38 <I2C_GetFlagStatus>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d0f6      	beq.n	8000d42 <I2C_MasterReceiveData+0x22>

	//3. Send the address of the slave with r/nw bit set to R(1) (total 8 bits )
	I2C_ExecuteAddressPhaseRead(pI2CHandle->pI2Cx, SlaveAddr);
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	79ba      	ldrb	r2, [r7, #6]
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff fdaf 	bl	80008c0 <I2C_ExecuteAddressPhaseRead>

	//4. wait until address phase is completed by checking the ADDR flag in teh SR1
	while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR));
 8000d62:	bf00      	nop
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2102      	movs	r1, #2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ff64 	bl	8000c38 <I2C_GetFlagStatus>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d0f6      	beq.n	8000d64 <I2C_MasterReceiveData+0x44>

	//procedure to read only 1 byte from slave
	if(Len == 1){
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d11d      	bne.n	8000db8 <I2C_MasterReceiveData+0x98>
		//Disable Acking
		I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fe06 	bl	8000994 <I2C_ManageAcking>

		//clear the ADDR flag
		I2C_ClearADDRFlag(pI2CHandle);
 8000d88:	68f8      	ldr	r0, [r7, #12]
 8000d8a:	f7ff fd77 	bl	800087c <I2C_ClearADDRFlag>

		//wait until  RXNE becomes 1
		while(! I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE));
 8000d8e:	bf00      	nop
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2140      	movs	r1, #64	; 0x40
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff ff4e 	bl	8000c38 <I2C_GetFlagStatus>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d0f6      	beq.n	8000d90 <I2C_MasterReceiveData+0x70>

		//generate STOP condition
		I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fd7a 	bl	80008a0 <I2C_GenerateStopCondition>

		//read data into buffer
		*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	691b      	ldr	r3, [r3, #16]
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	701a      	strb	r2, [r3, #0]

	}

	 //procedure to read data from slave when Len > 1
	if(Len > 1){
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d92c      	bls.n	8000e18 <I2C_MasterReceiveData+0xf8>

		//clear the ADDR flag
		I2C_ClearADDRFlag(pI2CHandle);
 8000dbe:	68f8      	ldr	r0, [r7, #12]
 8000dc0:	f7ff fd5c 	bl	800087c <I2C_ClearADDRFlag>

		//read the data until Len becomes zero
		for(uint32_t i = Len ; i > 0 ; i--){
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	e023      	b.n	8000e12 <I2C_MasterReceiveData+0xf2>
			//wait until RXNE becomes 1
			while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE)));
 8000dca:	bf00      	nop
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2140      	movs	r1, #64	; 0x40
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff ff30 	bl	8000c38 <I2C_GetFlagStatus>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d0f6      	beq.n	8000dcc <I2C_MasterReceiveData+0xac>

			if(i == 2){ //if last 2 bytes are remaining
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d10a      	bne.n	8000dfa <I2C_MasterReceiveData+0xda>
				//Disable Acking
				I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff fdd2 	bl	8000994 <I2C_ManageAcking>

				//generate STOP condition
				I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff fd53 	bl	80008a0 <I2C_GenerateStopCondition>
			}

			//read the data from data register in to buffer
			*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	691b      	ldr	r3, [r3, #16]
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	701a      	strb	r2, [r3, #0]

			//increment the buffer address
			pRxBuffer++;
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
		for(uint32_t i = Len ; i > 0 ; i--){
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	617b      	str	r3, [r7, #20]
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1d8      	bne.n	8000dca <I2C_MasterReceiveData+0xaa>

		}
	}

	//re-enable ACKing
	if(pI2CHandle->I2C_Config.I2C_AckControl == I2C_ACK_ENABLE){
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	7a5b      	ldrb	r3, [r3, #9]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d105      	bne.n	8000e2c <I2C_MasterReceiveData+0x10c>
		I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_ENABLE);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2101      	movs	r1, #1
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fdb4 	bl	8000994 <I2C_ManageAcking>
	}
}
 8000e2c:	bf00      	nop
 8000e2e:	3718      	adds	r7, #24
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <__libc_init_array>:
 8000e34:	b570      	push	{r4, r5, r6, lr}
 8000e36:	4e0d      	ldr	r6, [pc, #52]	; (8000e6c <__libc_init_array+0x38>)
 8000e38:	4c0d      	ldr	r4, [pc, #52]	; (8000e70 <__libc_init_array+0x3c>)
 8000e3a:	1ba4      	subs	r4, r4, r6
 8000e3c:	10a4      	asrs	r4, r4, #2
 8000e3e:	2500      	movs	r5, #0
 8000e40:	42a5      	cmp	r5, r4
 8000e42:	d109      	bne.n	8000e58 <__libc_init_array+0x24>
 8000e44:	4e0b      	ldr	r6, [pc, #44]	; (8000e74 <__libc_init_array+0x40>)
 8000e46:	4c0c      	ldr	r4, [pc, #48]	; (8000e78 <__libc_init_array+0x44>)
 8000e48:	f000 f818 	bl	8000e7c <_init>
 8000e4c:	1ba4      	subs	r4, r4, r6
 8000e4e:	10a4      	asrs	r4, r4, #2
 8000e50:	2500      	movs	r5, #0
 8000e52:	42a5      	cmp	r5, r4
 8000e54:	d105      	bne.n	8000e62 <__libc_init_array+0x2e>
 8000e56:	bd70      	pop	{r4, r5, r6, pc}
 8000e58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e5c:	4798      	blx	r3
 8000e5e:	3501      	adds	r5, #1
 8000e60:	e7ee      	b.n	8000e40 <__libc_init_array+0xc>
 8000e62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e66:	4798      	blx	r3
 8000e68:	3501      	adds	r5, #1
 8000e6a:	e7f2      	b.n	8000e52 <__libc_init_array+0x1e>
 8000e6c:	08000e94 	.word	0x08000e94
 8000e70:	08000e94 	.word	0x08000e94
 8000e74:	08000e94 	.word	0x08000e94
 8000e78:	08000e98 	.word	0x08000e98

08000e7c <_init>:
 8000e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e7e:	bf00      	nop
 8000e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e82:	bc08      	pop	{r3}
 8000e84:	469e      	mov	lr, r3
 8000e86:	4770      	bx	lr

08000e88 <_fini>:
 8000e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e8a:	bf00      	nop
 8000e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e8e:	bc08      	pop	{r3}
 8000e90:	469e      	mov	lr, r3
 8000e92:	4770      	bx	lr
