# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../mod_counter.sv" \
"../../../../rx.sv" \
"../../../../tb_rx.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
