
ubuntu-preinstalled/sg_format:     file format elf32-littlearm


Disassembly of section .init:

00000ca0 <.init>:
 ca0:	push	{r3, lr}
 ca4:	bl	2b10 <set_scsi_pt_cdb@plt+0x1c00>
 ca8:	pop	{r3, pc}

Disassembly of section .plt:

00000cac <raise@plt-0x14>:
 cac:	push	{lr}		; (str lr, [sp, #-4]!)
 cb0:	ldr	lr, [pc, #4]	; cbc <raise@plt-0x4>
 cb4:	add	lr, pc, lr
 cb8:	ldr	pc, [lr, #8]!
 cbc:	andeq	r5, r1, r8, asr #4

00000cc0 <raise@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #86016	; 0x15000
 cc8:	ldr	pc, [ip, #584]!	; 0x248

00000ccc <sg_ll_readcap_10@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #86016	; 0x15000
 cd4:	ldr	pc, [ip, #576]!	; 0x240

00000cd8 <get_scsi_pt_os_err@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #86016	; 0x15000
 ce0:	ldr	pc, [ip, #568]!	; 0x238

00000ce4 <sg_ll_readcap_16@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #86016	; 0x15000
 cec:	ldr	pc, [ip, #560]!	; 0x230

00000cf0 <strcmp@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #86016	; 0x15000
 cf8:	ldr	pc, [ip, #552]!	; 0x228

00000cfc <__cxa_finalize@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #86016	; 0x15000
 d04:	ldr	pc, [ip, #544]!	; 0x220

00000d08 <set_scsi_pt_data_out@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #86016	; 0x15000
 d10:	ldr	pc, [ip, #536]!	; 0x218

00000d14 <free@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #86016	; 0x15000
 d1c:	ldr	pc, [ip, #528]!	; 0x210

00000d20 <construct_scsi_pt_obj@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #86016	; 0x15000
 d28:	ldr	pc, [ip, #520]!	; 0x208

00000d2c <memcpy@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #86016	; 0x15000
 d34:	ldr	pc, [ip, #512]!	; 0x200

00000d38 <sg_cmds_close_device@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #86016	; 0x15000
 d40:	ldr	pc, [ip, #504]!	; 0x1f8

00000d44 <sleep@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #86016	; 0x15000
 d4c:	ldr	pc, [ip, #496]!	; 0x1f0

00000d50 <sg_ll_test_unit_ready_progress@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #86016	; 0x15000
 d58:	ldr	pc, [ip, #488]!	; 0x1e8

00000d5c <__stack_chk_fail@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #86016	; 0x15000
 d64:	ldr	pc, [ip, #480]!	; 0x1e0

00000d68 <pr2serr@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #86016	; 0x15000
 d70:	ldr	pc, [ip, #472]!	; 0x1d8

00000d74 <sg_ll_mode_select6@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #86016	; 0x15000
 d7c:	ldr	pc, [ip, #464]!	; 0x1d0

00000d80 <__memcpy_chk@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #86016	; 0x15000
 d88:	ldr	pc, [ip, #456]!	; 0x1c8

00000d8c <puts@plt>:
 d8c:			; <UNDEFINED> instruction: 0xe7fd4778
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #86016	; 0x15000
 d98:	ldr	pc, [ip, #444]!	; 0x1bc

00000d9c <__libc_start_main@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #86016	; 0x15000
 da4:	ldr	pc, [ip, #436]!	; 0x1b4

00000da8 <__gmon_start__@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #86016	; 0x15000
 db0:	ldr	pc, [ip, #428]!	; 0x1ac

00000db4 <getopt_long@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #86016	; 0x15000
 dbc:	ldr	pc, [ip, #420]!	; 0x1a4

00000dc0 <strlen@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #86016	; 0x15000
 dc8:	ldr	pc, [ip, #412]!	; 0x19c

00000dcc <sg_ll_mode_sense6@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #86016	; 0x15000
 dd4:	ldr	pc, [ip, #404]!	; 0x194

00000dd8 <sg_get_sense_progress_fld@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #86016	; 0x15000
 de0:	ldr	pc, [ip, #396]!	; 0x18c

00000de4 <sg_if_can2stderr@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #86016	; 0x15000
 dec:	ldr	pc, [ip, #388]!	; 0x184

00000df0 <sg_ll_mode_sense10_v2@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #86016	; 0x15000
 df8:	ldr	pc, [ip, #380]!	; 0x17c

00000dfc <do_scsi_pt@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #86016	; 0x15000
 e04:	ldr	pc, [ip, #372]!	; 0x174

00000e08 <destruct_scsi_pt_obj@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #86016	; 0x15000
 e10:	ldr	pc, [ip, #364]!	; 0x16c

00000e14 <memset@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #86016	; 0x15000
 e1c:	ldr	pc, [ip, #356]!	; 0x164

00000e20 <sg_ll_mode_select10@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #86016	; 0x15000
 e28:	ldr	pc, [ip, #348]!	; 0x15c

00000e2c <__printf_chk@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #86016	; 0x15000
 e34:	ldr	pc, [ip, #340]!	; 0x154

00000e38 <sg_get_llnum@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #86016	; 0x15000
 e40:	ldr	pc, [ip, #332]!	; 0x14c

00000e44 <sg_vpd_dev_id_iter@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #86016	; 0x15000
 e4c:	ldr	pc, [ip, #324]!	; 0x144

00000e50 <sg_convert_errno@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #86016	; 0x15000
 e58:	ldr	pc, [ip, #316]!	; 0x13c

00000e5c <sg_msense_calc_length@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #86016	; 0x15000
 e64:	ldr	pc, [ip, #308]!	; 0x134

00000e68 <sg_ll_request_sense@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #86016	; 0x15000
 e70:	ldr	pc, [ip, #300]!	; 0x12c

00000e74 <set_scsi_pt_sense@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #86016	; 0x15000
 e7c:	ldr	pc, [ip, #292]!	; 0x124

00000e80 <safe_strerror@plt>:
 e80:	add	ip, pc, #0, 12
 e84:	add	ip, ip, #86016	; 0x15000
 e88:	ldr	pc, [ip, #284]!	; 0x11c

00000e8c <sg_ll_format_unit_v2@plt>:
 e8c:	add	ip, pc, #0, 12
 e90:	add	ip, ip, #86016	; 0x15000
 e94:	ldr	pc, [ip, #276]!	; 0x114

00000e98 <sg_cmds_process_resp@plt>:
 e98:	add	ip, pc, #0, 12
 e9c:	add	ip, ip, #86016	; 0x15000
 ea0:	ldr	pc, [ip, #268]!	; 0x10c

00000ea4 <sg_get_category_sense_str@plt>:
 ea4:	add	ip, pc, #0, 12
 ea8:	add	ip, ip, #86016	; 0x15000
 eac:	ldr	pc, [ip, #260]!	; 0x104

00000eb0 <sg_get_num@plt>:
 eb0:	add	ip, pc, #0, 12
 eb4:	add	ip, ip, #86016	; 0x15000
 eb8:	ldr	pc, [ip, #252]!	; 0xfc

00000ebc <hex2stderr@plt>:
 ebc:	add	ip, pc, #0, 12
 ec0:	add	ip, ip, #86016	; 0x15000
 ec4:	ldr	pc, [ip, #244]!	; 0xf4

00000ec8 <sg_ll_inquiry@plt>:
 ec8:	add	ip, pc, #0, 12
 ecc:	add	ip, ip, #86016	; 0x15000
 ed0:	ldr	pc, [ip, #236]!	; 0xec

00000ed4 <sg_get_pdt_str@plt>:
 ed4:	add	ip, pc, #0, 12
 ed8:	add	ip, ip, #86016	; 0x15000
 edc:	ldr	pc, [ip, #228]!	; 0xe4

00000ee0 <sg_cmds_open_device@plt>:
 ee0:	add	ip, pc, #0, 12
 ee4:	add	ip, ip, #86016	; 0x15000
 ee8:	ldr	pc, [ip, #220]!	; 0xdc

00000eec <sg_memalign@plt>:
 eec:	add	ip, pc, #0, 12
 ef0:	add	ip, ip, #86016	; 0x15000
 ef4:	ldr	pc, [ip, #212]!	; 0xd4

00000ef8 <abort@plt>:
 ef8:	add	ip, pc, #0, 12
 efc:	add	ip, ip, #86016	; 0x15000
 f00:	ldr	pc, [ip, #204]!	; 0xcc

00000f04 <__snprintf_chk@plt>:
 f04:	add	ip, pc, #0, 12
 f08:	add	ip, ip, #86016	; 0x15000
 f0c:	ldr	pc, [ip, #196]!	; 0xc4

00000f10 <set_scsi_pt_cdb@plt>:
 f10:	add	ip, pc, #0, 12
 f14:	add	ip, ip, #86016	; 0x15000
 f18:	ldr	pc, [ip, #188]!	; 0xbc

Disassembly of section .text:

00000f1c <.text>:
     f1c:	svcmi	0x00f0e92d
     f20:	cfstr32	mvfx2, [sp, #-0]
     f24:	strmi	r8, [r6], -r4, lsl #22
     f28:	bl	fe23f2ac <set_scsi_pt_cdb@plt+0xfe23e39c>
     f2c:			; <UNDEFINED> instruction: 0xf8df460f
     f30:	strtmi	ip, [r9], -r8, lsl #23
     f34:			; <UNDEFINED> instruction: 0xf8df44fe
     f38:	vqdmlsl.s32	<illegal reg q4.5>, d29, d4
     f3c:			; <UNDEFINED> instruction: 0xf8df4d1c
     f40:	bge	663d48 <set_scsi_pt_cdb@plt+0x662e38>
     f44:	andls	sl, r9, #7680	; 0x1e00
     f48:	movwls	sl, #51992	; 0xcb18
     f4c:	blls	2527d4 <set_scsi_pt_cdb@plt+0x2518c4>
     f50:			; <UNDEFINED> instruction: 0xf85e2258
     f54:	ldrbtmi	ip, [r9], #12
     f58:	blge	1a3f2dc <set_scsi_pt_cdb@plt+0x1a3e3cc>
     f5c:			; <UNDEFINED> instruction: 0xf8dc44f8
     f60:			; <UNDEFINED> instruction: 0xf8cdc000
     f64:			; <UNDEFINED> instruction: 0xf04fc414
     f68:	andsvs	r0, sp, r0, lsl #24
     f6c:	ldrbtmi	r9, [sl], #1304	; 0x518
     f70:	svc	0x0050f7ff
     f74:			; <UNDEFINED> instruction: 0xf8df72a5
     f78:	blge	717cc0 <set_scsi_pt_cdb@plt+0x716db0>
     f7c:	movwls	r9, #42507	; 0xa60b
     f80:			; <UNDEFINED> instruction: 0xf04f447d
     f84:	cmnvs	r3, #-67108861	; 0xfc000003
     f88:	eorvc	r2, r3, r1, lsl #6
     f8c:	cdpls	2, 0, cr6, cr10, cr3, {3}
     f90:			; <UNDEFINED> instruction: 0xf04f464b
     f94:	stmdals	fp, {sl, fp}
     f98:	ldrtmi	r4, [r9], -r2, asr #12
     f9c:			; <UNDEFINED> instruction: 0xf8c69600
     fa0:			; <UNDEFINED> instruction: 0xf7ffc000
     fa4:	mcrrne	15, 0, lr, r3, cr8
     fa8:	ldmdacc	r6!, {r3, r6, ip, lr, pc}
     fac:	stmdale	r0!, {r0, r1, r6, fp, sp}^
     fb0:			; <UNDEFINED> instruction: 0xf010e8df
     fb4:	subseq	r0, pc, fp, ror #2
     fb8:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     fbc:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     fc0:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     fc4:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     fc8:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     fcc:	cmpeq	ip, pc, asr r0
     fd0:	subseq	r0, pc, r9, asr r1	; <UNPREDICTABLE>
     fd4:	subseq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
     fd8:	cmpeq	r2, pc, asr r0
     fdc:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     fe0:	qdaddeq	r0, pc, r0	; <UNPREDICTABLE>
     fe4:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     fe8:			; <UNDEFINED> instruction: 0x012b012e
     fec:			; <UNDEFINED> instruction: 0x01250128
     ff0:	subseq	r0, pc, r4, lsl r1	; <UNPREDICTABLE>
     ff4:	subseq	r0, pc, r1, lsl r1	; <UNPREDICTABLE>
     ff8:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
     ffc:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    1000:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    1004:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    1008:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    100c:	rscseq	r0, lr, pc, asr r0
    1010:	ldrshteq	r0, [r8], #11
    1014:	subseq	r0, pc, r6, ror #1
    1018:	subseq	r0, pc, r1, ror #1
    101c:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    1020:	ldrdeq	r0, [fp], #13
    1024:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    1028:	adcseq	r0, r6, r8, asr #1
    102c:	strhteq	r0, [r1], r3
    1030:	subseq	r0, pc, pc, lsl #1
    1034:	addeq	r0, r6, r9, lsl #1
    1038:	rsbseq	r0, r6, r9, ror r0
    103c:	bcc	fe33f3c0 <set_scsi_pt_cdb@plt+0xfe33e4b0>
    1040:	stmiapl	sp!, {r0, r1, r3, r9, sl, fp, ip, pc}^
    1044:	addsmi	r6, lr, #2818048	; 0x2b0000
    1048:	teqhi	r8, r0, asr #6	; <UNPREDICTABLE>
    104c:	bcs	1c4dc <set_scsi_pt_cdb@plt+0x1b5cc>
    1050:	msrhi	CPSR_fs, r0
    1054:	bmi	1e3f3d8 <set_scsi_pt_cdb@plt+0x1e3e4c8>
    1058:	and	r4, r7, ip, ror r4
    105c:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    1060:			; <UNDEFINED> instruction: 0xf7ff4620
    1064:	stmdavs	fp!, {r1, r7, r9, sl, fp, sp, lr, pc}
    1068:	eorvs	r3, fp, r1, lsl #6
    106c:	addsmi	r6, lr, #2818048	; 0x2b0000
    1070:			; <UNDEFINED> instruction: 0xf001dcf4
    1074:			; <UNDEFINED> instruction: 0xf04ffdb1
    1078:			; <UNDEFINED> instruction: 0xf8df0901
    107c:			; <UNDEFINED> instruction: 0xf8df2a58
    1080:	ldrbtmi	r3, [sl], #-2616	; 0xfffff5c8
    1084:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1088:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    108c:			; <UNDEFINED> instruction: 0xf041405a
    1090:	strbmi	r8, [r8], -sp, ror #7
    1094:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    1098:	blhi	13c394 <set_scsi_pt_cdb@plt+0x13b484>
    109c:	svchi	0x00f0e8bd
    10a0:	strbtvc	r2, [r3], #-769	; 0xfffffcff
    10a4:			; <UNDEFINED> instruction: 0xf8dfe773
    10a8:	stmiapl	fp!, {r4, r5, r9, fp, ip, sp}^
    10ac:			; <UNDEFINED> instruction: 0xf7ff6818
    10b0:	movwcs	lr, #7936	; 0x1f00
    10b4:	stmdacc	r0, {r0, r1, r5, r6, r7, r9, ip, sp, lr}
    10b8:	andcs	fp, r1, r8, lsl pc
    10bc:	strb	r7, [r6, -r0, lsr #5]!
    10c0:	cmnvc	r3, r1, lsl #6
    10c4:	blvs	ff87ae58 <set_scsi_pt_cdb@plt+0xff879f48>
    10c8:	strtvc	r2, [r3], #-769	; 0xfffffcff
    10cc:	mvnvs	r4, #419430400	; 0x19000000
    10d0:			; <UNDEFINED> instruction: 0xf8dfe75d
    10d4:	stmiapl	fp!, {r2, r9, fp, ip, sp}^
    10d8:			; <UNDEFINED> instruction: 0xf7ff6818
    10dc:	stmdacs	r3, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    10e0:			; <UNDEFINED> instruction: 0xf67f61a0
    10e4:			; <UNDEFINED> instruction: 0xf8dfaf54
    10e8:			; <UNDEFINED> instruction: 0xf04f09f4
    10ec:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    10f0:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
    10f4:			; <UNDEFINED> instruction: 0xf8dfe7c1
    10f8:	stmiapl	fp!, {r5, r6, r7, r8, fp, ip, sp}^
    10fc:			; <UNDEFINED> instruction: 0xf7ff6818
    1100:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1104:			; <UNDEFINED> instruction: 0xf73f6160
    1108:			; <UNDEFINED> instruction: 0xf8dfaf42
    110c:			; <UNDEFINED> instruction: 0xf04f09d4
    1110:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    1114:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1118:	movwcs	lr, #6063	; 0x17af
    111c:	ldr	r7, [r6, -r3, lsr #7]!
    1120:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1124:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1128:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    112c:	rscvs	r2, r0, #983040	; 0xf0000
    1130:	svcge	0x002df67f
    1134:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1138:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    113c:			; <UNDEFINED> instruction: 0xf7ff4478
    1140:			; <UNDEFINED> instruction: 0xe79aee14
    1144:	rsbvc	r2, r3, #67108864	; 0x4000000
    1148:			; <UNDEFINED> instruction: 0xf8dfe721
    114c:	stmiapl	fp!, {r2, r3, r7, r8, fp, ip, sp}^
    1150:			; <UNDEFINED> instruction: 0xf7ff6818
    1154:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    1158:			; <UNDEFINED> instruction: 0xf6bf63a0
    115c:			; <UNDEFINED> instruction: 0xf8dfaf18
    1160:			; <UNDEFINED> instruction: 0xf04f0988
    1164:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    1168:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    116c:	smlabbcs	r1, r5, r7, lr
    1170:	cmnvc	r1, #1073741880	; 0x40000038
    1174:			; <UNDEFINED> instruction: 0xf001e70b
    1178:			; <UNDEFINED> instruction: 0xf04ffd2f
    117c:	ldrb	r0, [ip, -r0, lsl #18]!
    1180:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1184:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1188:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
    118c:	mvnvs	r2, r3, lsl #16
    1190:	mrcge	6, 7, APSR_nzcv, cr13, cr15, {3}
    1194:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1198:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    119c:			; <UNDEFINED> instruction: 0xf7ff4478
    11a0:	strb	lr, [sl, -r4, ror #27]!
    11a4:			; <UNDEFINED> instruction: 0x71232301
    11a8:	movwcs	lr, #5873	; 0x16f1
    11ac:	strbt	r7, [lr], r3, ror #1
    11b0:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11b4:	stmdapl	fp!, {r4, r6, r9, sl, lr}^
    11b8:	ldrdlt	pc, [r0], -r3
    11bc:			; <UNDEFINED> instruction: 0xf7ff4659
    11c0:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    11c4:	mvnhi	pc, r0, asr #32
    11c8:	rscscc	pc, pc, pc, asr #32
    11cc:	mvnscc	pc, pc, asr #32
    11d0:	tsteq	r0, r4, asr #19
    11d4:	movwcs	lr, #5851	; 0x16db
    11d8:	ldrb	r7, [r8], r3, lsr #9
    11dc:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11e0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    11e4:	blcs	b5f1f8 <set_scsi_pt_cdb@plt+0xb5e2e8>
    11e8:	stmdavc	r3, {r1, r4, r6, r8, ip, lr, pc}^
    11ec:	cmple	pc, r1, lsr fp	; <UNPREDICTABLE>
    11f0:	blcs	1f404 <set_scsi_pt_cdb@plt+0x1e4f4>
    11f4:			; <UNDEFINED> instruction: 0xf04fd14c
    11f8:	cmnvs	r3, #-67108861	; 0xfc000003
    11fc:	movwcs	lr, #5831	; 0x16c7
    1200:	strb	r6, [r4], r3, lsr #6
    1204:	mvnvc	r2, #67108864	; 0x4000000
    1208:	movwcs	lr, #5825	; 0x16c1
    120c:	ldrt	r7, [lr], r3, lsr #6
    1210:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1214:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1218:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    121c:	adcvs	r2, r0, #458752	; 0x70000
    1220:	mrcge	6, 5, APSR_nzcv, cr5, cr15, {3}
    1224:	stmiaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1228:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    122c:			; <UNDEFINED> instruction: 0xf7ff4478
    1230:			; <UNDEFINED> instruction: 0xe722ed9c
    1234:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1238:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    123c:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    1240:	rsbvs	r2, r0, #4063232	; 0x3e0000
    1244:	mcrge	6, 5, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    1248:	stmiaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    124c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1250:			; <UNDEFINED> instruction: 0xf7ff4478
    1254:	ldr	lr, [r0, -sl, lsl #27]
    1258:			; <UNDEFINED> instruction: 0x71a32301
    125c:	bvs	87acc0 <set_scsi_pt_cdb@plt+0x879db0>
    1260:	eorvs	r3, r1, #1073741824	; 0x40000000
    1264:	movwcs	lr, #5779	; 0x1693
    1268:	ldr	r7, [r0], r3, lsr #1
    126c:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1270:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1274:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
    1278:	vadd.i8	d2, d1, d1
    127c:			; <UNDEFINED> instruction: 0xf0008072
    1280:	movwcs	r0, #4097	; 0x1001
    1284:	rsbvc	r7, r3, r0, lsr #32
    1288:	movwcs	lr, #5761	; 0x1681
    128c:	ldrbt	r7, [lr], -r3, lsr #4
    1290:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1294:	cmnvs	r0, #983040	; 0xf0000
    1298:	mrcge	6, 3, APSR_nzcv, cr9, cr15, {3}
    129c:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12a0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    12a4:			; <UNDEFINED> instruction: 0xf7ff4478
    12a8:	strbt	lr, [r6], r0, ror #26
    12ac:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    12b0:	addsmi	r3, lr, #67108864	; 0x4000000
    12b4:	strvs	r6, [r2, #-43]!	; 0xffffffd5
    12b8:	mcrge	7, 6, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    12bc:	blcs	20350 <set_scsi_pt_cdb@plt+0x1f440>
    12c0:	orrhi	pc, r8, r0
    12c4:	blcs	20558 <set_scsi_pt_cdb@plt+0x1f648>
    12c8:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
    12cc:	blcs	1c760 <set_scsi_pt_cdb@plt+0x1b850>
    12d0:	ldrhi	pc, [r9, -r0]
    12d4:	tstlt	fp, r3, lsr #20
    12d8:	bcs	1c068 <set_scsi_pt_cdb@plt+0x1b158>
    12dc:			; <UNDEFINED> instruction: 0x81aef280
    12e0:	tstlt	sl, r2, lsr #19
    12e4:	bcs	1bf74 <set_scsi_pt_cdb@plt+0x1b064>
    12e8:	asrshi	pc, r0, #32	; <UNPREDICTABLE>
    12ec:	orrslt	r7, sl, r2, lsr #23
    12f0:			; <UNDEFINED> instruction: 0xf0412b00
    12f4:	ldmib	r4, {r1, r5, r6, pc}^
    12f8:	tstmi	r3, #16, 6	; 0x40000000
    12fc:	rsbshi	pc, lr, r1
    1300:	cmplt	fp, r3, ror #18
    1304:	ubfxeq	pc, pc, #17, #21
    1308:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    130c:			; <UNDEFINED> instruction: 0xf7ff4478
    1310:			; <UNDEFINED> instruction: 0xf001ed2c
    1314:	ldrt	pc, [r0], r1, ror #24	; <UNPREDICTABLE>
    1318:	stmibvs	r2!, {r0, r1, r5, r6, r9, fp, ip, sp, lr}^
    131c:			; <UNDEFINED> instruction: 0xf0402b00
    1320:	blvc	ff8e18c8 <set_scsi_pt_cdb@plt+0xff8e09b8>
    1324:	bcs	2d7f8 <set_scsi_pt_cdb@plt+0x2c8e8>
    1328:	eorhi	pc, sp, r1, asr #32
    132c:			; <UNDEFINED> instruction: 0xf04369e3
    1330:	mvnvs	r0, r1, lsl #6
    1334:	blcs	1b9c8 <set_scsi_pt_cdb@plt+0x1aab8>
    1338:	stmdavc	r3!, {r1, r8, sl, fp, ip, lr, pc}^
    133c:	eorvc	fp, r3, r3, lsl #18
    1340:	movwcs	r6, #3045	; 0xbe5
    1344:	bls	312bb0 <set_scsi_pt_cdb@plt+0x311ca0>
    1348:	strls	r2, [fp, #-252]	; 0xffffff04
    134c:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    1350:	bls	249f58 <set_scsi_pt_cdb@plt+0x249048>
    1354:			; <UNDEFINED> instruction: 0x46054619
    1358:			; <UNDEFINED> instruction: 0xf7ff2024
    135c:	strmi	lr, [r6], -r8, asr #27
    1360:			; <UNDEFINED> instruction: 0xf0002d00
    1364:	blx	fec219b4 <set_scsi_pt_cdb@plt+0xfec20aa4>
    1368:	b	13ffd70 <set_scsi_pt_cdb@plt+0x13fee60>
    136c:	stmdacs	r0, {r1, r3, r4, r6, r9, fp, ip}
    1370:	orrhi	pc, fp, r0
    1374:	ldrbmi	r9, [r1], -fp, lsl #20
    1378:			; <UNDEFINED> instruction: 0xf7ff6d20
    137c:			; <UNDEFINED> instruction: 0xf1b0edb2
    1380:	vmlal.s8	q8, d0, d0
    1384:	bvs	8e1e24 <set_scsi_pt_cdb@plt+0x8e0f14>
    1388:	vqrdmulh.s<illegal width 8>	d18, d0, d2
    138c:	blge	6e19f8 <set_scsi_pt_cdb@plt+0x6e0ae8>
    1390:	blvc	8e5fcc <set_scsi_pt_cdb@plt+0x8e50bc>
    1394:			; <UNDEFINED> instruction: 0xf8dfbbb3
    1398:			; <UNDEFINED> instruction: 0xf8df6768
    139c:			; <UNDEFINED> instruction: 0xf8df5768
    13a0:	ldrbtmi	r0, [lr], #-1896	; 0xfffff898
    13a4:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    13a8:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    13ac:	ldrtmi	r6, [r1], -r2, lsr #26
    13b0:	ldrls	r2, [r0], -r1
    13b4:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    13b8:			; <UNDEFINED> instruction: 0xf7ff4628
    13bc:	andcs	lr, r5, sl, ror #25
    13c0:	stcl	7, cr15, [r0], {255}	; 0xff
    13c4:			; <UNDEFINED> instruction: 0x0744f8df
    13c8:			; <UNDEFINED> instruction: 0xf7ff4478
    13cc:	ldmdbls	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    13d0:	andcs	r6, r1, r2, lsr #26
    13d4:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    13d8:			; <UNDEFINED> instruction: 0xf7ff4628
    13dc:	ldrdcs	lr, [r5], -sl
    13e0:	ldc	7, cr15, [r0], #1020	; 0x3fc
    13e4:			; <UNDEFINED> instruction: 0x0728f8df
    13e8:			; <UNDEFINED> instruction: 0xf7ff4478
    13ec:	ldmdbls	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    13f0:	andcs	r6, r1, r2, lsr #26
    13f4:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    13f8:			; <UNDEFINED> instruction: 0xf7ff4628
    13fc:	andcs	lr, r5, sl, asr #25
    1400:	stc	7, cr15, [r0], #1020	; 0x3fc
    1404:	movwcs	r6, #3045	; 0xbe5
    1408:	ldrmi	r9, [r9], -sp, lsl #20
    140c:	stmdbvc	r7!, {r2, r3, sp}^
    1410:	andsvs	r9, r3, r0, lsl r5
    1414:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1418:	streq	pc, [r1], -r7, lsl #1
    141c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1420:	strbhi	pc, [ip, #-0]!	; <UNPREDICTABLE>
    1424:			; <UNDEFINED> instruction: 0xf0402e00
    1428:	ldmib	r4, {r2, r3, r4, r9, pc}^
    142c:	vst2.8	{d18-d21}, [pc :64], r2
    1430:	vaddl.s8	q10, d10, d0
    1434:	vhadd.s8	d21, d0, d24
    1438:	addsmi	r7, r0, #-2147483631	; 0x80000011
    143c:	vsra.s64	d20, d9, #64
    1440:	vst3.32	{d24-d26}, [pc :64], r5
    1444:	vaddl.s8	q10, d21, d0
    1448:	addsmi	r2, r0, #148	; 0x94
    144c:			; <UNDEFINED> instruction: 0x31a3f240
    1450:	movweq	lr, #15217	; 0x3b71
    1454:	bicpl	pc, sl, #1325400064	; 0x4f000000
    1458:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    145c:	blpl	12be5a0 <set_scsi_pt_cdb@plt+0x12bd690>
    1460:	bleq	bdf68 <set_scsi_pt_cdb@plt+0xbd058>
    1464:	ldrmi	fp, [fp], r8, lsr #31
    1468:	bvs	ff89c2fc <set_scsi_pt_cdb@plt+0xff89b3ec>
    146c:	stmibvc	r1!, {r0, r1, r3, r4, r7, r8, sl, lr}
    1470:			; <UNDEFINED> instruction: 0x469bbfb8
    1474:	svclt	0x00d42a00
    1478:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    147c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1480:			; <UNDEFINED> instruction: 0xf0402900
    1484:	blvs	821d14 <set_scsi_pt_cdb@plt+0x820e04>
    1488:	svclt	0x00181e03
    148c:	bcs	a098 <set_scsi_pt_cdb@plt+0x9188>
    1490:	svclt	0x00cc6aa1
    1494:	andcs	r2, r4, r8
    1498:			; <UNDEFINED> instruction: 0xf0012e00
    149c:	eorvc	r0, r9, r7, lsl #2
    14a0:			; <UNDEFINED> instruction: 0xf04fbf14
    14a4:			; <UNDEFINED> instruction: 0xf04f0c02
    14a8:			; <UNDEFINED> instruction: 0xf8850c00
    14ac:	stmiavc	r1!, {r0, lr, pc}
    14b0:			; <UNDEFINED> instruction: 0xf06cb119
    14b4:			; <UNDEFINED> instruction: 0xf8850c5f
    14b8:	teqlt	fp, r1
    14bc:			; <UNDEFINED> instruction: 0xf0617869
    14c0:	rsbvc	r0, r9, r7, ror r1
    14c4:	tstlt	r9, r1, lsr #22
    14c8:	strtpl	r2, [r9], #-288	; 0xfffffee0
    14cc:	svclt	0x00c22a00
    14d0:			; <UNDEFINED> instruction: 0xf0026ae2
    14d4:	rscvc	r0, sl, pc, lsl #4
    14d8:			; <UNDEFINED> instruction: 0xf0002e00
    14dc:	blcs	21c78 <set_scsi_pt_cdb@plt+0x20d68>
    14e0:	movwcs	fp, #20248	; 0x4f18
    14e4:	ldrmi	r2, [r8], #-1537	; 0xfffff9ff
    14e8:	stmiavc	r1!, {r1, r4, r5, r7, r9, sl, lr}^
    14ec:			; <UNDEFINED> instruction: 0xf0002900
    14f0:			; <UNDEFINED> instruction: 0xf8df81bb
    14f4:	ldrbtmi	r0, [r8], #-1568	; 0xfffff9e0
    14f8:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    14fc:	bicslt	r9, fp, r0, lsl fp
    1500:	svceq	0x0000f1ba
    1504:	ldrbthi	pc, [r3], #0	; <UNPREDICTABLE>
    1508:			; <UNDEFINED> instruction: 0x060cf8df
    150c:			; <UNDEFINED> instruction: 0xf7ff4478
    1510:	strtmi	lr, [r8], -ip, lsr #24
    1514:	rscscc	pc, pc, #79	; 0x4f
    1518:			; <UNDEFINED> instruction: 0xf7ff210c
    151c:	stmibvs	r0!, {r4, r6, r7, sl, fp, sp, lr, pc}
    1520:	stmdavc	r1!, {r0, r1, r4, r6, r9, sl, lr}
    1524:	stmib	sp, {r1, r3, r6, r9, sl, lr}^
    1528:			; <UNDEFINED> instruction: 0xf8df0b01
    152c:	strdls	r0, [r0, -r0]
    1530:	stmibvs	r1!, {r3, r4, r5, r6, sl, lr}^
    1534:	ldc	7, cr15, [r8], {255}	; 0xff
    1538:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    153c:			; <UNDEFINED> instruction: 0xf04fb13b
    1540:	ldrmi	r0, [r8], -r0, lsl #18
    1544:	bl	ff9bf548 <set_scsi_pt_cdb@plt+0xff9be638>
    1548:	svceq	0x0000f1b9
    154c:	svccs	0x0000d15b
    1550:	strhi	pc, [r9], #-64	; 0xffffffc0
    1554:	blcs	1f8e8 <set_scsi_pt_cdb@plt+0x1e9d8>
    1558:	strhi	pc, [lr], #-0
    155c:	blcs	1f9f0 <set_scsi_pt_cdb@plt+0x1eae0>
    1560:	ldrbhi	pc, [sl, #0]!	; <UNPREDICTABLE>
    1564:	ldreq	pc, [r8, #2271]!	; 0x8df
    1568:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    156c:			; <UNDEFINED> instruction: 0xf7ff4478
    1570:	blls	33c5b8 <set_scsi_pt_cdb@plt+0x33b6a8>
    1574:	tstlt	r8, r8, lsl r8
    1578:	bl	ff33f57c <set_scsi_pt_cdb@plt+0xff33e66c>
    157c:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
    1580:			; <UNDEFINED> instruction: 0xf7ffb108
    1584:			; <UNDEFINED> instruction: 0xf1b8ebc8
    1588:	ble	19c5190 <set_scsi_pt_cdb@plt+0x19c4280>
    158c:	blcs	281c0 <set_scsi_pt_cdb@plt+0x272b0>
    1590:	addhi	pc, r7, r0
    1594:	svceq	0x0000f1b9
    1598:			; <UNDEFINED> instruction: 0xf04fbfb8
    159c:	strb	r0, [ip, #-2403]!	; 0xfffff69d
    15a0:			; <UNDEFINED> instruction: 0xf7ff4658
    15a4:	strmi	lr, [fp], -sl, asr #24
    15a8:	stmib	r4, {r1, r9, sl, lr}^
    15ac:	movwcc	r2, #4880	; 0x1310
    15b0:			; <UNDEFINED> instruction: 0xf1b0bf08
    15b4:			; <UNDEFINED> instruction: 0xf47f3fff
    15b8:			; <UNDEFINED> instruction: 0xf8dfacea
    15bc:			; <UNDEFINED> instruction: 0xf04f0568
    15c0:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    15c4:	bl	ff43f5c8 <set_scsi_pt_cdb@plt+0xff43e6b8>
    15c8:			; <UNDEFINED> instruction: 0xf8dfe557
    15cc:	ldrbtmi	r0, [r8], #-1372	; 0xfffffaa4
    15d0:	bl	ff2bf5d4 <set_scsi_pt_cdb@plt+0xff2be6c4>
    15d4:	blcs	20868 <set_scsi_pt_cdb@plt+0x1f958>
    15d8:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    15dc:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    15e0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    15e4:	strbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    15e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    15ec:	bl	fef3f5f0 <set_scsi_pt_cdb@plt+0xfef3e6e0>
    15f0:	bcs	3ab04 <set_scsi_pt_cdb@plt+0x39bf4>
    15f4:	strbhi	pc, [r7], r0, asr #32	; <UNPREDICTABLE>
    15f8:	andcs	r7, r2, #232448	; 0x38c00
    15fc:	blcs	19d8c <set_scsi_pt_cdb@plt+0x18e7c>
    1600:	mrcge	4, 4, APSR_nzcv, cr4, cr15, {3}
    1604:	stcge	6, cr14, [r5], {150}	; 0x96
    1608:	blls	409b50 <set_scsi_pt_cdb@plt+0x408c40>
    160c:	strtmi	r4, [r2], -r8, asr #12
    1610:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1614:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    1618:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    161c:	bl	fe93f620 <set_scsi_pt_cdb@plt+0xfe93e710>
    1620:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    1624:			; <UNDEFINED> instruction: 0xf7ff4478
    1628:	blls	2fc4b0 <set_scsi_pt_cdb@plt+0x2fb5a0>
    162c:	lslle	r2, r0, #22
    1630:	streq	pc, [r8, #-2271]	; 0xfffff721
    1634:			; <UNDEFINED> instruction: 0xf7ff4478
    1638:			; <UNDEFINED> instruction: 0xe79aeb98
    163c:	streq	pc, [r0, #-2271]	; 0xfffff721
    1640:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1644:			; <UNDEFINED> instruction: 0xf7ff4478
    1648:	ldr	lr, [r6, #-2960]	; 0xfffff470
    164c:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1650:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1654:			; <UNDEFINED> instruction: 0xf7ff4478
    1658:	str	lr, [lr, #-2952]	; 0xfffff478
    165c:			; <UNDEFINED> instruction: 0xf7ff4640
    1660:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1664:	submi	sp, r4, #598016	; 0x92000
    1668:			; <UNDEFINED> instruction: 0xf7ff4620
    166c:	strmi	lr, [r1], -sl, lsl #24
    1670:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1674:			; <UNDEFINED> instruction: 0xf7ff4478
    1678:			; <UNDEFINED> instruction: 0xf1b9eb78
    167c:	orrle	r0, r5, r0, lsl #30
    1680:			; <UNDEFINED> instruction: 0xf7ff4620
    1684:	strmi	lr, [r1], r6, ror #23
    1688:			; <UNDEFINED> instruction: 0xf8dfe780
    168c:			; <UNDEFINED> instruction: 0xf04f04c0
    1690:	ldrbtmi	r3, [r8], #-2303	; 0xfffff701
    1694:	bl	1a3f698 <set_scsi_pt_cdb@plt+0x1a3e788>
    1698:			; <UNDEFINED> instruction: 0xf7ff200c
    169c:	pkhtbmi	lr, r1, sl, asr #23
    16a0:			; <UNDEFINED> instruction: 0xf8dfe767
    16a4:	strbmi	r0, [r9], -ip, lsr #9
    16a8:			; <UNDEFINED> instruction: 0xf7ff4478
    16ac:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    16b0:	svcge	0x0070f47f
    16b4:	ldreq	pc, [ip], #2271	; 0x8df
    16b8:			; <UNDEFINED> instruction: 0xf7ff4478
    16bc:			; <UNDEFINED> instruction: 0xe769eb56
    16c0:	svcge	0x001b6be3
    16c4:	stmdbeq	r4!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    16c8:	blcs	53014 <set_scsi_pt_cdb@plt+0x52104>
    16cc:	ldrtmi	r4, [r0], -sl, asr #12
    16d0:	svclt	0x00b8970d
    16d4:			; <UNDEFINED> instruction: 0xf8c72301
    16d8:	blcc	696e0 <set_scsi_pt_cdb@plt+0x687d0>
    16dc:			; <UNDEFINED> instruction: 0xf7ff930e
    16e0:			; <UNDEFINED> instruction: 0x4653eb9a
    16e4:			; <UNDEFINED> instruction: 0x4651463a
    16e8:	addvc	pc, r0, pc, asr #8
    16ec:	bl	fffbf6f0 <set_scsi_pt_cdb@plt+0xfffbe7e0>
    16f0:	stmdacs	r0, {r4, ip, pc}
    16f4:	mvnshi	pc, #0
    16f8:	tstcs	r1, lr, lsl #22
    16fc:	uadd16mi	r9, r2, r0
    1700:	andls	pc, r4, sp, asr #17
    1704:	movwls	r4, #13888	; 0x3640
    1708:	tstls	r2, r3, asr r6
    170c:	smlsdls	r0, r1, r6, r4
    1710:	bl	ff6bf714 <set_scsi_pt_cdb@plt+0xff6be804>
    1714:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1718:	addshi	pc, lr, r0, asr #32
    171c:	mulge	r4, r7, r8
    1720:			; <UNDEFINED> instruction: 0x46304639
    1724:	bleq	17db54 <set_scsi_pt_cdb@plt+0x17cc44>
    1728:	svceq	0x0024f1bb
    172c:			; <UNDEFINED> instruction: 0xf04fbfa8
    1730:	ldrbmi	r0, [sl], -r4, lsr #22
    1734:	b	ffebf738 <set_scsi_pt_cdb@plt+0xffebe828>
    1738:	svceq	0x001ef1ba
    173c:	addhi	pc, r5, r0, asr #4
    1740:	bge	d53234 <set_scsi_pt_cdb@plt+0xd52324>
    1744:	blge	43f7b8 <set_scsi_pt_cdb@plt+0x43e8a8>
    1748:			; <UNDEFINED> instruction: 0xf00a2140
    174c:			; <UNDEFINED> instruction: 0x46500a1f
    1750:	bl	ff03f754 <set_scsi_pt_cdb@plt+0xff03e844>
    1754:	msreq	CPSR_, r7, lsl #2
    1758:	ldrbmi	r9, [fp], -r0, lsl #2
    175c:			; <UNDEFINED> instruction: 0xf10749fe
    1760:			; <UNDEFINED> instruction: 0xf8cd0208
    1764:	ldrbtmi	sl, [r9], #-8
    1768:	andcs	r9, r1, r1
    176c:	bl	17bf770 <set_scsi_pt_cdb@plt+0x17be860>
    1770:	blcs	1c704 <set_scsi_pt_cdb@plt+0x1b7f4>
    1774:	ldrbhi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
    1778:	ldmdbvc	fp, {r4, r8, r9, fp, ip, pc}^
    177c:			; <UNDEFINED> instruction: 0xf10007df
    1780:	stmdbls	lr, {r2, r5, r6, r7, sl, pc}
    1784:	andcs	r2, r1, #0, 6
    1788:	andls	r2, r2, #36	; 0x24
    178c:	ldmdbls	r0, {r0, r1, r8, ip, pc}
    1790:	strbmi	r9, [r0], -r1
    1794:	ldrmi	r9, [r9], -r0, lsl #2
    1798:	bl	fe5bf79c <set_scsi_pt_cdb@plt+0xfe5be88c>
    179c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    17a0:	ldrthi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    17a4:	ldmdavc	fp, {r4, r8, r9, fp, ip, pc}^
    17a8:			; <UNDEFINED> instruction: 0xf0402b00
    17ac:	svcls	0x001085c0
    17b0:	ldmdahi	r9!, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip}^
    17b4:	addlt	fp, r9, #299008	; 0x49000
    17b8:	svclt	0x00d42920
    17bc:			; <UNDEFINED> instruction: 0xf1031859
    17c0:	addmi	r0, fp, #32, 2
    17c4:	ldrbhi	pc, [r1], #0	; <UNPREDICTABLE>
    17c8:	svccs	0x0001f813
    17cc:	rsbsle	r2, lr, r0, lsl #21
    17d0:	mvnsle	r2, r3, lsl #21
    17d4:	stmdacs	r0, {r4, r8, r9, sl, ip, pc}
    17d8:	strbhi	pc, [sl, -r0, asr #32]	; <UNPREDICTABLE>
    17dc:	andcs	r9, r1, #14336	; 0x3800
    17e0:	orrvc	pc, r0, pc, asr #8
    17e4:	tstls	r1, r0, asr #12
    17e8:	movwls	r2, #12544	; 0x3100
    17ec:	andls	r9, r2, #16, 22	; 0x4000
    17f0:	orrcs	r9, r3, #0, 6
    17f4:	bl	1a3f7f8 <set_scsi_pt_cdb@plt+0x1a3e8e8>
    17f8:	stmdacs	r0, {r0, r4, ip, pc}
    17fc:	ldrbhi	pc, [r4, -r0, asr #32]!	; <UNPREDICTABLE>
    1800:	ldmdavc	fp, {r4, r8, r9, fp, ip, pc}^
    1804:			; <UNDEFINED> instruction: 0xf0002b83
    1808:	blvs	ff8e3648 <set_scsi_pt_cdb@plt+0xff8e2738>
    180c:			; <UNDEFINED> instruction: 0xf0412b00
    1810:	blls	3618b4 <set_scsi_pt_cdb@plt+0x3609a4>
    1814:	teqlt	r3, fp, lsl r8
    1818:			; <UNDEFINED> instruction: 0xf7ff4618
    181c:			; <UNDEFINED> instruction: 0xf1b9ea7c
    1820:			; <UNDEFINED> instruction: 0xf47f0f00
    1824:	ldmdavc	r3!, {r1, r2, r5, r7, r9, sl, fp, sp, pc}
    1828:	ldrdls	pc, [r0], -r4	; <UNPREDICTABLE>
    182c:	andseq	pc, pc, #3
    1830:			; <UNDEFINED> instruction: 0xf1b99217
    1834:	subsle	r0, pc, r0, lsl #30
    1838:	stmdble	sp!, {r1, r2, r3, r9, fp, sp}^
    183c:			; <UNDEFINED> instruction: 0xf04f48c7
    1840:	ldrbtmi	r0, [r8], #-2401	; 0xfffff69f
    1844:	b	fe43f848 <set_scsi_pt_cdb@plt+0xfe43e938>
    1848:	stmiami	r5, {r0, r1, r4, r7, r9, sl, sp, lr, pc}^
    184c:			; <UNDEFINED> instruction: 0xf04f4659
    1850:	ldrbtmi	r0, [r8], #-2403	; 0xfffff69d
    1854:	b	fe23f858 <set_scsi_pt_cdb@plt+0xfe23e948>
    1858:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    185c:	bicsle	r2, fp, r0, lsl #22
    1860:			; <UNDEFINED> instruction: 0xf04fe687
    1864:	ldrb	r0, [pc, #2836]!	; 2380 <set_scsi_pt_cdb@plt+0x1470>
    1868:	mrcls	6, 0, r4, cr0, cr3, {1}
    186c:	mulgt	r0, r4, r8
    1870:	stmib	sp, {r1, r3, r6, r9, sl, lr}^
    1874:	strcs	r5, [r1, #-4]
    1878:	strbmi	r9, [r0], -r7, lsl #12
    187c:	andlt	pc, ip, sp, asr #17
    1880:	stmibvs	r1!, {r0, r8, ip, pc}
    1884:	andgt	pc, r0, sp, asr #17
    1888:	tstls	r2, r6, lsl #10
    188c:			; <UNDEFINED> instruction: 0xf7ff69e1
    1890:	blls	37c490 <set_scsi_pt_cdb@plt+0x37b580>
    1894:	pkhbtmi	r6, r1, fp, lsl #16
    1898:			; <UNDEFINED> instruction: 0xf47f2b00
    189c:			; <UNDEFINED> instruction: 0xf1b9ae52
    18a0:			; <UNDEFINED> instruction: 0xf43f0f00
    18a4:	ssat	sl, #15, r4, asr #28
    18a8:			; <UNDEFINED> instruction: 0xf0026822
    18ac:	tstmi	sl, #-268435441	; 0xf000000f
    18b0:	mrcge	4, 0, APSR_nzcv, cr5, cr15, {3}
    18b4:	blcs	1c348 <set_scsi_pt_cdb@plt+0x1b438>
    18b8:	ldrtmi	sp, [r3], -r1, lsl #26
    18bc:	bvs	ff8fb10c <set_scsi_pt_cdb@plt+0xff8fa1fc>
    18c0:	vldmiale	sl!, {d18-d17}
    18c4:			; <UNDEFINED> instruction: 0x463046b2
    18c8:	movwcs	lr, #5647	; 0x160f
    18cc:	ldrdcc	lr, [r1], -pc	; <UNPREDICTABLE>
    18d0:			; <UNDEFINED> instruction: 0xf1c8e777
    18d4:	stcvs	3, cr0, [r1, #-0]
    18d8:			; <UNDEFINED> instruction: 0x461c4618
    18dc:			; <UNDEFINED> instruction: 0xf7ff910a
    18e0:	stmdbls	sl, {r4, r6, r7, r9, fp, sp, lr, pc}
    18e4:	ldmmi	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    18e8:			; <UNDEFINED> instruction: 0xf7ff4478
    18ec:			; <UNDEFINED> instruction: 0x4620ea3e
    18f0:	b	febbf8f4 <set_scsi_pt_cdb@plt+0xfebbe9e4>
    18f4:	ldrt	r4, [ip], -r1, lsl #13
    18f8:	blcs	1c68c <set_scsi_pt_cdb@plt+0x1b77c>
    18fc:	blls	5f8548 <set_scsi_pt_cdb@plt+0x5f7638>
    1900:	sbcslt	r3, fp, #1024	; 0x400
    1904:	vpadd.i8	d18, d0, d1
    1908:	ldmmi	r7, {r0, r1, r3, r8, r9, pc}
    190c:	stmdbeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    1910:			; <UNDEFINED> instruction: 0xf7ff4478
    1914:	strt	lr, [ip], -sl, lsr #20
    1918:	orreq	pc, r1, #68, 4	; 0x40000004
    191c:			; <UNDEFINED> instruction: 0x07de40d3
    1920:	blvs	ff8f6f58 <set_scsi_pt_cdb@plt+0xff8f6048>
    1924:	bhi	43d14c <set_scsi_pt_cdb@plt+0x43c23c>
    1928:			; <UNDEFINED> instruction: 0xf04f9a0d
    192c:	tstls	r2, #1024	; 0x400
    1930:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
    1934:	bcc	fe43d15c <set_scsi_pt_cdb@plt+0xfe43c24c>
    1938:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    193c:	bcc	43d168 <set_scsi_pt_cdb@plt+0x43c258>
    1940:	andsvs	r2, r3, r0, lsl #6
    1944:	blls	4b9bac <set_scsi_pt_cdb@plt+0x4b8c9c>
    1948:	stmib	sp, {r9, sp}^
    194c:	ldrmi	r5, [r1], -r1, lsl #14
    1950:	strcs	r9, [r1], -r0, lsl #4
    1954:	cdp	3, 1, cr9, cr8, cr4, {0}
    1958:	bvs	18c41a0 <set_scsi_pt_cdb@plt+0x18c3290>
    195c:			; <UNDEFINED> instruction: 0xf7ff9603
    1960:	andsls	lr, r1, r6, lsr sl
    1964:	blcs	285b0 <set_scsi_pt_cdb@plt+0x276a0>
    1968:	strthi	pc, [r7], #64	; 0x40
    196c:	ldmdavs	sl, {r0, r2, r3, r8, r9, fp, ip, pc}
    1970:	vpmax.u8	d18, d0, d0
    1974:			; <UNDEFINED> instruction: 0xf1d281d9
    1978:			; <UNDEFINED> instruction: 0xf10006fc
    197c:			; <UNDEFINED> instruction: 0xf10d850f
    1980:	bvc	883b28 <set_scsi_pt_cdb@plt+0x882c18>
    1984:			; <UNDEFINED> instruction: 0x46284631
    1988:			; <UNDEFINED> instruction: 0xf7ff4643
    198c:	bvc	8fc334 <set_scsi_pt_cdb@plt+0x8fb424>
    1990:	blcs	259d8 <set_scsi_pt_cdb@plt+0x24ac8>
    1994:			; <UNDEFINED> instruction: 0x81adf000
    1998:	vcge.f32	d18, d0, d3
    199c:			; <UNDEFINED> instruction: 0xf04f8550
    19a0:	movwcs	r0, #2564	; 0xa04
    19a4:	mulls	r2, r5, r8
    19a8:	eorvc	r7, fp, r3, ror #3
    19ac:	adcvc	r7, fp, fp, rrx
    19b0:	addsmi	r9, lr, #16, 22	; 0x4000
    19b4:	strbhi	pc, [r6], #704	; 0x2c0	; <UNPREDICTABLE>
    19b8:	ldrdcc	pc, [r0], -r8
    19bc:	ldrbmi	r9, [r3], #-2576	; 0xfffff5f0
    19c0:	svclt	0x00be4293
    19c4:			; <UNDEFINED> instruction: 0xf0025cea
    19c8:	strbtpl	r0, [sl], #639	; 0x27f
    19cc:			; <UNDEFINED> instruction: 0xf1bb6967
    19d0:			; <UNDEFINED> instruction: 0xf0400f00
    19d4:			; <UNDEFINED> instruction: 0xf01981a4
    19d8:			; <UNDEFINED> instruction: 0xf0400f40
    19dc:			; <UNDEFINED> instruction: 0xf8d8819b
    19e0:	blcs	d9e8 <set_scsi_pt_cdb@plt+0xcad8>
    19e4:	vcge.u8	d25, d0, d6
    19e8:			; <UNDEFINED> instruction: 0xf8948321
    19ec:	bl	16da10 <set_scsi_pt_cdb@plt+0x16cb00>
    19f0:			; <UNDEFINED> instruction: 0xf1bb090a
    19f4:			; <UNDEFINED> instruction: 0xf0400f00
    19f8:			; <UNDEFINED> instruction: 0xf10a80bd
    19fc:			; <UNDEFINED> instruction: 0xf8d90305
    1a00:	stmiane	r9!, {sp}^
    1a04:	sublt	pc, ip, sp, asr #17
    1a08:	blx	fe498db0 <set_scsi_pt_cdb@plt+0xfe497ea0>
    1a0c:	stmdavc	lr, {r1, r7, fp, ip, sp, lr, pc}^
    1a10:	stmvc	fp, {r0, r9, ip, sp}
    1a14:	strcs	lr, [r6], -pc, asr #20
    1a18:	strmi	lr, [r0], -r6, asr #20
    1a1c:	streq	lr, [r3], -r6, asr #20
    1a20:	orrshi	pc, r7, r0
    1a24:	vpmax.f32	d18, d0, d0
    1a28:	adcsmi	r8, r7, #-754974720	; 0xd3000000
    1a2c:	ldrbhi	pc, [r0], #640	; 0x280	; <UNPREDICTABLE>
    1a30:	movwcs	pc, #35750	; 0x8ba6	; <UNPREDICTABLE>
    1a34:	stmib	sp, {r4, r5, r9, sl, lr}^
    1a38:	ldrbne	r2, [r3, lr, lsl #6]!
    1a3c:			; <UNDEFINED> instruction: 0x4619463a
    1a40:	tsteq	r4, sp, asr #19
    1a44:	ldrbne	r9, [fp, pc, lsl #16]!
    1a48:	tsteq	r1, r8, lsl #22	; <UNPREDICTABLE>
    1a4c:	ldmib	sp, {r0, r1, r2, r3, r8, ip, pc}^
    1a50:			; <UNDEFINED> instruction: 0xf001010e
    1a54:	movwcs	pc, #2611	; 0xa33	; <UNPREDICTABLE>
    1a58:	andeq	pc, r1, #111	; 0x6f
    1a5c:	svclt	0x0008428b
    1a60:			; <UNDEFINED> instruction: 0xf0804282
    1a64:	blls	4a2d80 <set_scsi_pt_cdb@plt+0x4a1e70>
    1a68:			; <UNDEFINED> instruction: 0xf0402b00
    1a6c:	movwcs	r8, #4460	; 0x116c
    1a70:	cmnvc	r3, #-1073741768	; 0xc0000038
    1a74:	eorvc	r2, r3, #0, 6
    1a78:	strdcs	r2, [r0, -ip]
    1a7c:			; <UNDEFINED> instruction: 0x4628463a
    1a80:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a84:	blcs	20318 <set_scsi_pt_cdb@plt+0x1f408>
    1a88:	svcge	0x005df47f
    1a8c:			; <UNDEFINED> instruction: 0x26019a12
    1a90:	vnmla.f32	s12, s16, s3
    1a94:	andls	r0, r7, #16, 20	; 0x10000
    1a98:	strls	r9, [r3, -sp, lsl #20]
    1a9c:	strcc	lr, [r1, #-2509]	; 0xfffff633
    1aa0:	andcc	lr, r4, #3358720	; 0x334000
    1aa4:	tstls	r0, sl, lsl r6
    1aa8:	stmibvc	r1!, {r1, r2, r9, sl, ip, pc}^
    1aac:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ab0:	smmla	r7, r1, r0, r9
    1ab4:	andeq	r4, r1, ip, asr #31
    1ab8:	andeq	r0, r0, r0, ror #1
    1abc:	andeq	r5, r1, lr, lsr #1
    1ac0:	strdeq	r2, [r0], -r8
    1ac4:	andeq	r3, r0, lr
    1ac8:	andeq	r4, r1, r0, lsl #31
    1acc:	andeq	r0, r0, r4, ror #1
    1ad0:	andeq	r3, r0, r0, lsl r1
    1ad4:	andeq	r4, r1, lr, ror lr
    1ad8:	strdeq	r0, [r0], -r8
    1adc:	andeq	r3, r0, lr
    1ae0:	andeq	r2, r0, r2, asr #31
    1ae4:	andeq	r2, r0, r4, ror #30
    1ae8:	muleq	r0, sl, lr
    1aec:	andeq	r2, r0, ip, lsr #28
    1af0:	andeq	r2, r0, r0, asr #28
    1af4:	andeq	r2, r0, r4, ror #27
    1af8:	andeq	r2, r0, ip, lsl #29
    1afc:	ldrdeq	r2, [r0], -r0
    1b00:	andeq	r3, r0, r2, lsr r7
    1b04:	andeq	r3, r0, r8, asr r7
    1b08:	andeq	r3, r0, r2, lsl #14
    1b0c:	andeq	r3, r0, r8, asr r7
    1b10:	andeq	r3, r0, r4, ror #14
    1b14:			; <UNDEFINED> instruction: 0x000036b2
    1b18:	ldrdeq	r3, [r0], -r4
    1b1c:	andeq	r3, r0, ip, lsl #14
    1b20:	andeq	r3, r0, r8, ror #14
    1b24:			; <UNDEFINED> instruction: 0x000029be
    1b28:			; <UNDEFINED> instruction: 0x00002bba
    1b2c:	ldrdeq	r2, [r0], -r4
    1b30:	andeq	r2, r0, r2, ror #23
    1b34:	andeq	r3, r0, r2, lsl #13
    1b38:	andeq	r3, r0, ip, ror #15
    1b3c:	andeq	r3, r0, r8, lsr r0
    1b40:			; <UNDEFINED> instruction: 0x00002bb8
    1b44:	strdeq	r2, [r0], -r4
    1b48:	andeq	r3, r0, r8, ror #17
    1b4c:	ldrdeq	r2, [r0], -lr
    1b50:	andeq	r3, r0, r8, asr #17
    1b54:	andeq	r3, r0, ip, asr #17
    1b58:	andeq	r2, r0, sl, asr #24
    1b5c:	andeq	r2, r0, lr, lsl sp
    1b60:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1b64:	andeq	r2, r0, r4, lsr #21
    1b68:	muleq	r0, ip, ip
    1b6c:	andeq	r2, r0, sl, lsl lr
    1b70:	andeq	r2, r0, sl, asr #28
    1b74:			; <UNDEFINED> instruction: 0x46479712
    1b78:	bhi	43d3e0 <set_scsi_pt_cdb@plt+0x43c4d0>
    1b7c:			; <UNDEFINED> instruction: 0xf8d99a0a
    1b80:			; <UNDEFINED> instruction: 0xf8d90000
    1b84:	ldrmi	r1, [r3], -r4
    1b88:	andsls	fp, r3, #8192	; 0x2000
    1b8c:			; <UNDEFINED> instruction: 0xf8dfc303
    1b90:	blls	744f18 <set_scsi_pt_cdb@plt+0x744008>
    1b94:			; <UNDEFINED> instruction: 0xf8d94478
    1b98:	blt	6d9bd0 <set_scsi_pt_cdb@plt+0x6d8cc0>
    1b9c:			; <UNDEFINED> instruction: 0xf7ff930e
    1ba0:	ldmdavs	pc!, {r3, r4, r5, r6, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1ba4:	svccc	0x0010ba36
    1ba8:	mvnvc	lr, #323584	; 0x4f000
    1bac:	svclt	0x00184632
    1bb0:	stmib	sp, {r0, r8, r9, sl, sp}^
    1bb4:	ldmdbls	r3, {r2, r4, r8, r9, sp}
    1bb8:	blls	389bc4 <set_scsi_pt_cdb@plt+0x388cb4>
    1bbc:	smlabbls	r1, fp, r6, r4
    1bc0:	movwls	r4, #1562	; 0x61a
    1bc4:			; <UNDEFINED> instruction: 0xf8df460b
    1bc8:	ldrbtmi	r1, [r9], #-3244	; 0xfffff354
    1bcc:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bd0:	stcne	8, cr15, [r4], #892	; 0x37c
    1bd4:			; <UNDEFINED> instruction: 0x46324633
    1bd8:	andcs	r4, r1, r9, ror r4
    1bdc:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1be0:	ldmdbls	r5, {r1, r2, r3, r9, fp, ip, pc}
    1be4:	vqrdmulh.s<illegal width 8>	d15, d11, d6
    1be8:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
    1bec:	smlatbeq	r2, r6, fp, pc	; <UNPREDICTABLE>
    1bf0:	ldmib	r4, {r0, r3, r4, sl, lr}^
    1bf4:	addmi	r2, r2, #1207959552	; 0x48000000
    1bf8:	ble	5222c <set_scsi_pt_cdb@plt+0x5131c>
    1bfc:	tsteq	r2, r4, asr #19
    1c00:	blcs	20a94 <set_scsi_pt_cdb@plt+0x1fb84>
    1c04:	andshi	pc, pc, #0
    1c08:			; <UNDEFINED> instruction: 0xf0402f00
    1c0c:	ldmib	r4, {r1, r2, r5, r8, sl, pc}^
    1c10:	b	16f0c58 <set_scsi_pt_cdb@plt+0x16efd48>
    1c14:			; <UNDEFINED> instruction: 0xf040030c
    1c18:	blls	4a29e4 <set_scsi_pt_cdb@plt+0x4a1ad4>
    1c1c:	vldrle	d2, [r8, #-0]
    1c20:			; <UNDEFINED> instruction: 0xd01642b3
    1c24:	smlattcs	r0, r3, r9, r7
    1c28:	addmi	r4, fp, #72, 12	; 0x4800000
    1c2c:	andcs	fp, r8, #20, 30	; 0x50
    1c30:			; <UNDEFINED> instruction: 0xf7ff2204
    1c34:	stmibvc	r3!, {r4, r5, r6, r7, fp, sp, lr, pc}^
    1c38:			; <UNDEFINED> instruction: 0xf0402b00
    1c3c:	ldmdals	r2, {r0, r1, r8, sl, pc}
    1c40:	andeq	pc, r5, #-2147483646	; 0x80000002
    1c44:	stceq	8, cr1, [r1], {171}	; 0xab
    1c48:	strmi	r5, [r1], -r9, lsr #9
    1c4c:	addsvc	r0, r8, r2, lsl #20
    1c50:	blvc	fe8dddc0 <set_scsi_pt_cdb@plt+0xfe8dceb0>
    1c54:	bvs	8f01e8 <set_scsi_pt_cdb@plt+0x8ef2d8>
    1c58:	ldmib	r4, {r0, r1, r8, r9, ip, sp, pc}^
    1c5c:	tstmi	r3, #16, 6	; 0x40000000
    1c60:	stmdbvs	r3!, {r1, r2, r8, ip, lr, pc}^
    1c64:			; <UNDEFINED> instruction: 0xf77f2b00
    1c68:	adcsmi	sl, r3, #148, 22	; 0x25000
    1c6c:	blge	fe47ed70 <set_scsi_pt_cdb@plt+0xfe47de60>
    1c70:	blcs	20004 <set_scsi_pt_cdb@plt+0x1f0f4>
    1c74:	mvnshi	pc, r0
    1c78:			; <UNDEFINED> instruction: 0xf8df7a23
    1c7c:	blcs	4c84 <set_scsi_pt_cdb@plt+0x3d74>
    1c80:	svclt	0x00144478
    1c84:	tstcs	sl, r6, lsl #2
    1c88:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c8c:	blcs	20b20 <set_scsi_pt_cdb@plt+0x1fc10>
    1c90:	cmnhi	r0, #64	; 0x40	; <UNPREDICTABLE>
    1c94:	blcs	1c528 <set_scsi_pt_cdb@plt+0x1b618>
    1c98:	blge	1efee9c <set_scsi_pt_cdb@plt+0x1efdf8c>
    1c9c:	strbmi	r4, [r0], -r1, lsr #12
    1ca0:			; <UNDEFINED> instruction: 0xffb0f000
    1ca4:			; <UNDEFINED> instruction: 0xf0001c81
    1ca8:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, pc}
    1cac:	mvnshi	pc, #192, 4
    1cb0:	svclt	0x001842b0
    1cb4:	stcle	8, cr2, [lr, #-0]
    1cb8:	stcle	14, cr2, [ip, #-0]
    1cbc:	blne	ff040040 <set_scsi_pt_cdb@plt+0xff03f130>
    1cc0:	ldrtmi	r4, [r2], -r3, lsl #12
    1cc4:	ldrbtmi	r2, [r9], #-1
    1cc8:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ccc:	bleq	fed40050 <set_scsi_pt_cdb@plt+0xfed3f140>
    1cd0:			; <UNDEFINED> instruction: 0xf7ff4478
    1cd4:	blls	5fbe54 <set_scsi_pt_cdb@plt+0x5faf44>
    1cd8:	sbcslt	r3, fp, #1024	; 0x400
    1cdc:	vpadd.i8	d18, d0, d1
    1ce0:			; <UNDEFINED> instruction: 0xf8df8398
    1ce4:			; <UNDEFINED> instruction: 0xf8dd0ba4
    1ce8:	ldrbtmi	r9, [r8], #-68	; 0xffffffbc
    1cec:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cf0:	cfmvdhrcs	mvd7, lr
    1cf4:			; <UNDEFINED> instruction: 0x83b7f340
    1cf8:			; <UNDEFINED> instruction: 0xf04f792b
    1cfc:			; <UNDEFINED> instruction: 0xf8950a08
    1d00:			; <UNDEFINED> instruction: 0xf0039003
    1d04:	mvnvc	r0, r1, lsl #6
    1d08:	eorvc	r2, fp, r0, lsl #6
    1d0c:	adcvc	r7, fp, fp, rrx
    1d10:	strb	r7, [sp], -fp, ror #1
    1d14:	beq	43d580 <set_scsi_pt_cdb@plt+0x43c670>
    1d18:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d1c:	mrc	6, 0, lr, cr8, cr15, {2}
    1d20:			; <UNDEFINED> instruction: 0xf7ff0a90
    1d24:			; <UNDEFINED> instruction: 0xe656e836
    1d28:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1d2c:	mvnscs	r7, r2, lsr #20
    1d30:	strbmi	r4, [r3], -r8, lsr #12
    1d34:			; <UNDEFINED> instruction: 0xf7ff26fc
    1d38:	bvc	8fbf88 <set_scsi_pt_cdb@plt+0x8fb078>
    1d3c:	blcs	25d84 <set_scsi_pt_cdb@plt+0x24e74>
    1d40:	mcrge	4, 1, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    1d44:			; <UNDEFINED> instruction: 0xf8dfe7d8
    1d48:	ldrbtmi	r0, [r8], #-2884	; 0xfffff4bc
    1d4c:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d50:	blls	4bb78c <set_scsi_pt_cdb@plt+0x4ba87c>
    1d54:			; <UNDEFINED> instruction: 0xf43f2b00
    1d58:			; <UNDEFINED> instruction: 0xf8dfae8a
    1d5c:	ldrbtmi	r0, [r8], #-2868	; 0xfffff4cc
    1d60:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d64:			; <UNDEFINED> instruction: 0xf04fe683
    1d68:	str	r0, [r2], #-2304	; 0xfffff700
    1d6c:	blmi	ff2beeb0 <set_scsi_pt_cdb@plt+0xff2bdfa0>
    1d70:	bleq	13e878 <set_scsi_pt_cdb@plt+0x13d968>
    1d74:	bllt	1e3fd78 <set_scsi_pt_cdb@plt+0x1e3ee68>
    1d78:	bleq	6400fc <set_scsi_pt_cdb@plt+0x63f1ec>
    1d7c:			; <UNDEFINED> instruction: 0xf7ff4478
    1d80:	stmdbvc	r3!, {r3, fp, sp, lr, pc}
    1d84:			; <UNDEFINED> instruction: 0xf47f2b00
    1d88:	stmiavc	r3!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, sp, pc}^
    1d8c:			; <UNDEFINED> instruction: 0xf0402b00
    1d90:	stmibvs	r2!, {r0, r1, r5, r6, r7, r8, pc}
    1d94:	bcs	20828 <set_scsi_pt_cdb@plt+0x1f918>
    1d98:	strcs	fp, [sl, #-3860]	; 0xfffff0ec
    1d9c:	bllt	fe0cb294 <set_scsi_pt_cdb@plt+0xfe0ca384>
    1da0:			; <UNDEFINED> instruction: 0xf6409e10
    1da4:			; <UNDEFINED> instruction: 0xf8df497d
    1da8:			; <UNDEFINED> instruction: 0xf2ccaaf0
    1dac:	vmlscs.f16	s14, s3, s28	; <UNPREDICTABLE>
    1db0:	ldrbtmi	sl, [sl], #3866	; 0xf1a
    1db4:			; <UNDEFINED> instruction: 0x2601bfb8
    1db8:	and	r3, sp, r1, lsl #28
    1dbc:	ldrbmi	r2, [r1], -r4, ror #4
    1dc0:	vqdmulh.s<illegal width 8>	d15, d3, d2
    1dc4:	blx	7c9dd0 <set_scsi_pt_cdb@plt+0x7c8ec0>
    1dc8:	ldrne	pc, [r2], #-2946	; 0xfffff47e
    1dcc:			; <UNDEFINED> instruction: 0xbc09fbab
    1dd0:	cmpcs	ip, #323584	; 0x4f000
    1dd4:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd8:			; <UNDEFINED> instruction: 0xf7fe4628
    1ddc:	movwcs	lr, #8116	; 0x1fb4
    1de0:	ldclcc	0, cr15, [pc], #316	; 1f24 <set_scsi_pt_cdb@plt+0x1014>
    1de4:	ldrtmi	r9, [sl], -r0, lsl #12
    1de8:	strbmi	r2, [r0], -r0, lsl #2
    1dec:	andgt	pc, r0, r7, asr #17
    1df0:	svc	0x00aef7fe
    1df4:	blcs	1bee8 <set_scsi_pt_cdb@plt+0x1afd8>
    1df8:	bvc	fe8f8980 <set_scsi_pt_cdb@plt+0xfe8f7a70>
    1dfc:	stmdacs	r2, {r0, r1, r3, r8, fp, ip, sp, pc}
    1e00:	bls	2b6390 <set_scsi_pt_cdb@plt+0x2b5480>
    1e04:	ldrmi	r2, [r9], -r0, lsl #6
    1e08:	ldrshvs	r2, [r3], -ip
    1e0c:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e10:	stmdacs	r0, {r2, r9, sl, lr}
    1e14:	ldrhi	pc, [ip], #-0
    1e18:			; <UNDEFINED> instruction: 0xf6409b10
    1e1c:	vqshl.s8	q10, <illegal reg q14.5>, #4
    1e20:	blcs	5fd60 <set_scsi_pt_cdb@plt+0x5ee50>
    1e24:			; <UNDEFINED> instruction: 0x469a461e
    1e28:			; <UNDEFINED> instruction: 0x2601bfb8
    1e2c:	eor	r3, lr, r1, lsl #28
    1e30:			; <UNDEFINED> instruction: 0xf1ba79e1
    1e34:			; <UNDEFINED> instruction: 0xf1010f01
    1e38:	stfles	f0, [fp, #-32]	; 0xffffffe0
    1e3c:	beq	17401c0 <set_scsi_pt_cdb@plt+0x173f2b0>
    1e40:	ldrbtmi	r9, [r8], #-269	; 0xfffffef3
    1e44:	svc	0x0090f7fe
    1e48:	andcs	r9, r1, #212992	; 0x34000
    1e4c:			; <UNDEFINED> instruction: 0xf7ff4620
    1e50:	stmdbls	sp, {r1, r2, r4, r5, fp, sp, lr, pc}
    1e54:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1e58:			; <UNDEFINED> instruction: 0xf04f4620
    1e5c:	tstls	sl, #-67108861	; 0xfc000003
    1e60:			; <UNDEFINED> instruction: 0xf7fe464a
    1e64:			; <UNDEFINED> instruction: 0xf8d9efba
    1e68:	blcs	de70 <set_scsi_pt_cdb@plt+0xcf60>
    1e6c:	rsbcs	sp, r4, #39936	; 0x9c00
    1e70:	bne	b401f4 <set_scsi_pt_cdb@plt+0xb3f2e4>
    1e74:	vqdmulh.s<illegal width 8>	d15, d3, d2
    1e78:	andcs	r4, r1, r9, ror r4
    1e7c:	blx	fe0c0702 <set_scsi_pt_cdb@plt+0xfe0bf7f2>
    1e80:	blx	feac6ed2 <set_scsi_pt_cdb@plt+0xfeac5fc2>
    1e84:	b	13f0ea8 <set_scsi_pt_cdb@plt+0x13eff98>
    1e88:			; <UNDEFINED> instruction: 0xf7fe235c
    1e8c:			; <UNDEFINED> instruction: 0x4628efd0
    1e90:	svc	0x0058f7fe
    1e94:	strdcs	r2, [r0, -ip]
    1e98:			; <UNDEFINED> instruction: 0xf7fe4620
    1e9c:			; <UNDEFINED> instruction: 0x2100efbc
    1ea0:			; <UNDEFINED> instruction: 0x462223fc
    1ea4:	stmib	sp, {r6, r9, sl, lr}^
    1ea8:			; <UNDEFINED> instruction: 0xf7fe1600
    1eac:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1eb0:			; <UNDEFINED> instruction: 0x4601d0be
    1eb4:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1eb8:			; <UNDEFINED> instruction: 0xf7fe4478
    1ebc:	blls	2bdc1c <set_scsi_pt_cdb@plt+0x2bcd0c>
    1ec0:	tstlt	r8, r8, lsl r8
    1ec4:	svc	0x0026f7fe
    1ec8:	ldmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ecc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ed0:			; <UNDEFINED> instruction: 0xf7fe4478
    1ed4:			; <UNDEFINED> instruction: 0xf7ffef5e
    1ed8:	andcs	fp, ip, ip, asr #22
    1edc:	svc	0x00b8f7fe
    1ee0:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    1ee4:	blcs	138f0 <set_scsi_pt_cdb@plt+0x129e0>
    1ee8:	cfldrsge	mvf15, [r6], {127}	; 0x7f
    1eec:			; <UNDEFINED> instruction: 0xf8dfe497
    1ef0:	ldrbtmi	r0, [r8], #-2492	; 0xfffff644
    1ef4:	svc	0x0038f7fe
    1ef8:	bllt	47fefc <set_scsi_pt_cdb@plt+0x47efec>
    1efc:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f00:	ldmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1f08:			; <UNDEFINED> instruction: 0xf7fe3124
    1f0c:	andcs	lr, ip, lr, lsr #30
    1f10:	svc	0x009ef7fe
    1f14:	stmdacs	r0, {r0, r7, r9, sl, lr}
    1f18:	blge	fe0bf11c <set_scsi_pt_cdb@plt+0xfe0be20c>
    1f1c:	bllt	a7ff20 <set_scsi_pt_cdb@plt+0xa7f010>
    1f20:	vsubl.s8	q9, d16, d1
    1f24:	blx	882734 <set_scsi_pt_cdb@plt+0x881824>
    1f28:	ldrbeq	pc, [r8, r3, lsl #6]	; <UNPREDICTABLE>
    1f2c:	cfstr64ge	mvdx15, [sp], #508	; 0x1fc
    1f30:	stmdblt	fp, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr}
    1f34:	adcvc	r2, r3, #67108864	; 0x4000000
    1f38:	bllt	fece0bcc <set_scsi_pt_cdb@plt+0xfecdfcbc>
    1f3c:	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f40:	ldmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f44:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f48:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    1f4c:			; <UNDEFINED> instruction: 0xf7fe4478
    1f50:	stcvs	15, cr14, [r2, #-128]!	; 0xffffff80
    1f54:	andcs	r4, r1, r1, lsr r6
    1f58:			; <UNDEFINED> instruction: 0xf7fe9610
    1f5c:	strtmi	lr, [r8], -r8, ror #30
    1f60:	svc	0x0016f7fe
    1f64:			; <UNDEFINED> instruction: 0xf7fe2005
    1f68:			; <UNDEFINED> instruction: 0xf8dfeeee
    1f6c:	ldrbtmi	r0, [r8], #-2392	; 0xfffff6a8
    1f70:	svc	0x000ef7fe
    1f74:			; <UNDEFINED> instruction: 0x6d229910
    1f78:			; <UNDEFINED> instruction: 0xf7fe2001
    1f7c:	qsaxmi	lr, r8, r8
    1f80:	svc	0x0006f7fe
    1f84:			; <UNDEFINED> instruction: 0xf7fe2005
    1f88:			; <UNDEFINED> instruction: 0xf8dfeede
    1f8c:	ldrbtmi	r0, [r8], #-2364	; 0xfffff6c4
    1f90:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    1f94:			; <UNDEFINED> instruction: 0x6d229910
    1f98:			; <UNDEFINED> instruction: 0xf7fe2001
    1f9c:	strtmi	lr, [r8], -r8, asr #30
    1fa0:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    1fa4:			; <UNDEFINED> instruction: 0xf7fe2005
    1fa8:	stmdbvc	r7!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    1fac:			; <UNDEFINED> instruction: 0xf0976be3
    1fb0:	tstls	r0, #4194304	; 0x400000
    1fb4:	cmnhi	lr, r0, asr #32	; <UNPREDICTABLE>
    1fb8:	tstcs	r2, #212, 18	; 0x350000
    1fbc:	andmi	pc, r0, pc, asr #8
    1fc0:	eorpl	pc, r8, sl, asr #5
    1fc4:	cmpvc	r6, r0, asr #4	; <UNPREDICTABLE>
    1fc8:			; <UNDEFINED> instruction: 0x41994290
    1fcc:	eorshi	pc, r2, #192, 4
    1fd0:	addmi	pc, r0, pc, asr #8
    1fd4:	addscs	pc, r4, r5, asr #5
    1fd8:	vqsub.s8	d20, d16, d0
    1fdc:	bl	1c4e670 <set_scsi_pt_cdb@plt+0x1c4d760>
    1fe0:	vst2.8	{d16-d19}, [pc], r3
    1fe4:	vqdmlal.s<illegal width 8>	<illegal reg q10.5>, d16, d2[2]
    1fe8:	vst2.8	{d16-d19}, [pc], r1
    1fec:	vmull.s<illegal width 8>	<illegal reg q10.5>, d0, d2[2]
    1ff0:	svclt	0x00a80a02
    1ff4:	stmiavc	r3!, {r1, r3, r4, r7, r9, sl, lr}^
    1ff8:			; <UNDEFINED> instruction: 0xf0002b00
    1ffc:			; <UNDEFINED> instruction: 0xf8df80de
    2000:	ldrbtmi	r0, [r8], #-2252	; 0xfffff734
    2004:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    2008:			; <UNDEFINED> instruction: 0xf47f2f00
    200c:	stmiavc	r3!, {r1, r4, r5, r7, r9, fp, sp, pc}^
    2010:			; <UNDEFINED> instruction: 0xf0002b00
    2014:	stmdbvc	r3!, {r1, r2, r3, r6, r9, pc}
    2018:			; <UNDEFINED> instruction: 0xf0002b00
    201c:			; <UNDEFINED> instruction: 0xf8df835f
    2020:	ldrbtmi	r0, [r8], #-2224	; 0xfffff750
    2024:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    2028:	blt	fe90002c <set_scsi_pt_cdb@plt+0xfe8ff11c>
    202c:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2030:	ldrbtmi	r9, [r8], #-1810	; 0xfffff8ee
    2034:	bhi	43d89c <set_scsi_pt_cdb@plt+0x43c98c>
    2038:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    203c:	vmlacs.f64	d7, d16, d22
    2040:	movwhi	pc, #45120	; 0xb040	; <UNPREDICTABLE>
    2044:	bvs	8cbc50 <set_scsi_pt_cdb@plt+0x8cad40>
    2048:			; <UNDEFINED> instruction: 0xf43f2b00
    204c:	ldmib	r4, {r1, r9, sl, fp, sp, pc}^
    2050:	b	16f1098 <set_scsi_pt_cdb@plt+0x16f0188>
    2054:			; <UNDEFINED> instruction: 0xf040030c
    2058:	blls	4a2590 <set_scsi_pt_cdb@plt+0x4a1680>
    205c:			; <UNDEFINED> instruction: 0xf77f2b00
    2060:	adcsmi	sl, r3, #248, 26	; 0x3e00
    2064:	cfldrdge	mvd15, [r5, #252]!	; 0xfc
    2068:			; <UNDEFINED> instruction: 0xf0402f00
    206c:	bl	162c4c <set_scsi_pt_cdb@plt+0x161d3c>
    2070:	ldrb	r0, [r7, #2314]	; 0x90a
    2074:	stmdavc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2078:	beq	7e1bc <set_scsi_pt_cdb@plt+0x7d2ac>
    207c:			; <UNDEFINED> instruction: 0x46d146d3
    2080:	strtmi	r9, [sl], lr, lsl #12
    2084:	ldrbtmi	r9, [pc], #-3600	; 208c <set_scsi_pt_cdb@plt+0x117c>
    2088:	ands	r9, r2, fp, lsl #26
    208c:			; <UNDEFINED> instruction: 0x464a4653
    2090:	strbmi	r2, [r0], -r1, lsl #2
    2094:	andlt	pc, r4, sp, asr #17
    2098:			; <UNDEFINED> instruction: 0xf7fe9600
    209c:	stmdacs	r5, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    20a0:			; <UNDEFINED> instruction: 0xf1b9d115
    20a4:	andsle	r0, r2, r0, lsl #30
    20a8:			; <UNDEFINED> instruction: 0xf04f4638
    20ac:			; <UNDEFINED> instruction: 0xf7fe0900
    20b0:	bvc	8fda28 <set_scsi_pt_cdb@plt+0x8fcb18>
    20b4:	blcs	274c4 <set_scsi_pt_cdb@plt+0x265b4>
    20b8:	ldrbmi	sp, [r3], -r8, ror #3
    20bc:	tstcs	r1, sl, asr #12
    20c0:			; <UNDEFINED> instruction: 0xf8cd4640
    20c4:	strls	fp, [r0], -r4
    20c8:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    20cc:	cdpls	7, 0, cr14, cr14, cr7, {7}
    20d0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    20d4:	cfldrdge	mvd15, [sl, #252]	; 0xfc
    20d8:	stcge	13, cr9, [r5], {11}
    20dc:			; <UNDEFINED> instruction: 0x46222150
    20e0:			; <UNDEFINED> instruction: 0xf7fe462b
    20e4:			; <UNDEFINED> instruction: 0xf8dfeee0
    20e8:			; <UNDEFINED> instruction: 0x462107f4
    20ec:			; <UNDEFINED> instruction: 0xf7fe4478
    20f0:	stccs	14, cr14, [r0, #-240]	; 0xffffff10
    20f4:	bge	f7f2f8 <set_scsi_pt_cdb@plt+0xf7e3e8>
    20f8:	ubfxeq	pc, pc, #17, #5
    20fc:			; <UNDEFINED> instruction: 0xf7fe4478
    2100:			; <UNDEFINED> instruction: 0xf7ffee34
    2104:			; <UNDEFINED> instruction: 0xf8dfba36
    2108:			; <UNDEFINED> instruction: 0xf04f07dc
    210c:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    2110:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2114:	stc2l	0, cr15, [r0, #-0]
    2118:	svclt	0x00aff7fe
    211c:	blcs	1d0b0 <set_scsi_pt_cdb@plt+0x1c1a0>
    2120:	blge	1dff224 <set_scsi_pt_cdb@plt+0x1dfe314>
    2124:			; <UNDEFINED> instruction: 0xf8df4601
    2128:	ldrbtmi	r0, [r8], #-1984	; 0xfffff840
    212c:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    2130:	bllt	1c00134 <set_scsi_pt_cdb@plt+0x1bff224>
    2134:	andcs	r9, r1, r0, lsl fp
    2138:	sbfxne	pc, pc, #17, #17
    213c:	ldrbtmi	r7, [r9], #-2394	; 0xfffff6a6
    2140:			; <UNDEFINED> instruction: 0xf7fe4002
    2144:			; <UNDEFINED> instruction: 0xf7ffee74
    2148:			; <UNDEFINED> instruction: 0xf8dfbb17
    214c:	ldrbtmi	r0, [r8], #-1956	; 0xfffff85c
    2150:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    2154:	bllt	580158 <set_scsi_pt_cdb@plt+0x57f248>
    2158:			; <UNDEFINED> instruction: 0x0798f8df
    215c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2160:			; <UNDEFINED> instruction: 0xf7fe4478
    2164:			; <UNDEFINED> instruction: 0xf7ffee16
    2168:	ldrls	fp, [r0, -r4, lsl #20]
    216c:			; <UNDEFINED> instruction: 0xf43f2800
    2170:	blls	3aceb8 <set_scsi_pt_cdb@plt+0x3abfa8>
    2174:	beq	7e2b8 <set_scsi_pt_cdb@plt+0x7d3a8>
    2178:	orrvc	pc, r0, pc, asr #8
    217c:	tstls	r1, r2, asr r6
    2180:	movwls	r4, #13888	; 0x3640
    2184:	blls	40a58c <set_scsi_pt_cdb@plt+0x40967c>
    2188:	andge	pc, r8, sp, asr #17
    218c:	orrcs	r9, r0, #0, 6
    2190:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    2194:			; <UNDEFINED> instruction: 0xf0402800
    2198:	blls	422bac <set_scsi_pt_cdb@plt+0x421c9c>
    219c:	blcs	fe020310 <set_scsi_pt_cdb@plt+0xfe01f400>
    21a0:	adchi	pc, sp, #0
    21a4:	blcs	1d138 <set_scsi_pt_cdb@plt+0x1c228>
    21a8:	blge	cff2ac <set_scsi_pt_cdb@plt+0xcfe39c>
    21ac:			; <UNDEFINED> instruction: 0x0748f8df
    21b0:			; <UNDEFINED> instruction: 0xf7fe4478
    21b4:			; <UNDEFINED> instruction: 0xf7ffedda
    21b8:			; <UNDEFINED> instruction: 0xf8dfbb2c
    21bc:			; <UNDEFINED> instruction: 0xf50d3740
    21c0:			; <UNDEFINED> instruction: 0x7c627b8a
    21c4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    21c8:	blvs	18c2608 <set_scsi_pt_cdb@plt+0x18c16f8>
    21cc:	tstne	r8, sp, lsr #17	; <UNPREDICTABLE>
    21d0:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    21d4:			; <UNDEFINED> instruction: 0xf8cb6ba1
    21d8:	mrsls	r0, (UNDEF: 14)
    21dc:	andcs	fp, r2, #-2147483644	; 0x80000004
    21e0:	andcs	pc, r1, fp, lsl #17
    21e4:			; <UNDEFINED> instruction: 0xf89bb12d
    21e8:			; <UNDEFINED> instruction: 0xf0422001
    21ec:			; <UNDEFINED> instruction: 0xf88b0201
    21f0:	tstlt	fp, r1
    21f4:	andcc	pc, r2, fp, lsl #17
    21f8:	blcs	28e40 <set_scsi_pt_cdb@plt+0x27f30>
    21fc:	andhi	pc, r1, #64	; 0x40
    2200:	stc	7, cr15, [lr, #1016]	; 0x3f8
    2204:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2208:	subshi	pc, r5, #0
    220c:	ldrbmi	sl, [r9], -r5, lsl #29
    2210:			; <UNDEFINED> instruction: 0xf7fe2206
    2214:			; <UNDEFINED> instruction: 0x4631ee7e
    2218:	strtmi	r2, [r8], -r0, asr #4
    221c:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2220:	ldrmi	r2, [r1], -r0, lsl #4
    2224:			; <UNDEFINED> instruction: 0xf7fe4628
    2228:	bls	3bd7f0 <set_scsi_pt_cdb@plt+0x3bc8e0>
    222c:	ldrdlt	pc, [r0], #-141	; 0xffffff73
    2230:	ldrbmi	r4, [r2, #-1601]	; 0xfffff9bf
    2234:	svclt	0x00b84628
    2238:			; <UNDEFINED> instruction: 0x465b4652
    223c:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    2240:	movwcs	r9, #2314	; 0x90a
    2244:			; <UNDEFINED> instruction: 0xf8cd9600
    2248:	tstls	r3, r8
    224c:	tstls	r1, r1, lsl #2
    2250:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    2254:			; <UNDEFINED> instruction: 0x46024479
    2258:			; <UNDEFINED> instruction: 0xf7fe4628
    225c:	mcrrne	14, 1, lr, r3, cr14
    2260:	eorshi	pc, r5, #0
    2264:			; <UNDEFINED> instruction: 0xf0003002
    2268:	strcs	r8, [r0], -fp, lsl #4
    226c:			; <UNDEFINED> instruction: 0xf7fe4628
    2270:	cdpcs	13, 0, cr14, cr0, cr12, {6}
    2274:	mcrge	4, 6, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    2278:	cmpcs	r0, r5, lsl #25
    227c:			; <UNDEFINED> instruction: 0x46309b10
    2280:	ldrtmi	r4, [r1], r2, lsr #12
    2284:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2288:			; <UNDEFINED> instruction: 0x0678f8df
    228c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    2290:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2294:			; <UNDEFINED> instruction: 0x0670f8df
    2298:			; <UNDEFINED> instruction: 0xf7fe4478
    229c:	blls	2fd83c <set_scsi_pt_cdb@plt+0x2fc92c>
    22a0:			; <UNDEFINED> instruction: 0xf47f2b00
    22a4:			; <UNDEFINED> instruction: 0xf8dfa966
    22a8:	ldrbtmi	r0, [r8], #-1636	; 0xfffff99c
    22ac:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    22b0:	ldmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    22b4:	beq	53e3f8 <set_scsi_pt_cdb@plt+0x53d4e8>
    22b8:	blcs	17bd34 <set_scsi_pt_cdb@plt+0x17ae24>
    22bc:	bhi	43db24 <set_scsi_pt_cdb@plt+0x43cc14>
    22c0:	rschi	pc, r0, r0, asr #32
    22c4:	bvc	8e0a54 <set_scsi_pt_cdb@plt+0x8dfb44>
    22c8:			; <UNDEFINED> instruction: 0xf0002a00
    22cc:	blcs	22a24 <set_scsi_pt_cdb@plt+0x21b14>
    22d0:	sbchi	pc, r0, #0
    22d4:			; <UNDEFINED> instruction: 0xf8df2106
    22d8:	bvs	1883bc0 <set_scsi_pt_cdb@plt+0x1882cb0>
    22dc:			; <UNDEFINED> instruction: 0xf7fe4478
    22e0:	blls	4bd7f8 <set_scsi_pt_cdb@plt+0x4bc8e8>
    22e4:			; <UNDEFINED> instruction: 0xf0002b00
    22e8:			; <UNDEFINED> instruction: 0xf8dd81a8
    22ec:			; <UNDEFINED> instruction: 0xf7ff9044
    22f0:	svccs	0x0000b940
    22f4:			; <UNDEFINED> instruction: 0x81b1f040
    22f8:	stmdbeq	sl, {r0, r2, r8, r9, fp, sp, lr, pc}
    22fc:	stmdbcs	r0, {r0, r5, r6, r7, r8, fp, ip, sp, lr}
    2300:	adchi	pc, ip, r0
    2304:	blx	fe6e8334 <set_scsi_pt_cdb@plt+0xfe6e7424>
    2308:	blx	fe73ed3c <set_scsi_pt_cdb@plt+0xfe73de2c>
    230c:	andsls	pc, sp, #140, 6	; 0x30000002
    2310:	andvs	r4, r3, r7, lsl #12
    2314:			; <UNDEFINED> instruction: 0xf845cf03
    2318:			; <UNDEFINED> instruction: 0xf8c9000a
    231c:	blls	486334 <set_scsi_pt_cdb@plt+0x485424>
    2320:			; <UNDEFINED> instruction: 0xf77f2b00
    2324:	adcsmi	sl, r3, #38400	; 0x9600
    2328:	cfstrsge	mvf15, [r5], {127}	; 0x7f
    232c:	blvs	ff8fb578 <set_scsi_pt_cdb@plt+0xff8fa668>
    2330:			; <UNDEFINED> instruction: 0xf43f2b00
    2334:			; <UNDEFINED> instruction: 0xf8dfaa6e
    2338:	ldrbtmi	r0, [r8], #-1500	; 0xfffffa24
    233c:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2340:	blt	1a00344 <set_scsi_pt_cdb@plt+0x19ff434>
    2344:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    2348:			; <UNDEFINED> instruction: 0xf8df4632
    234c:	strbtcs	r0, [r1], #-1488	; 0xfffffa30
    2350:	mrc	4, 0, r4, cr8, cr9, {3}
    2354:	tstcc	r0, r0, lsl sl
    2358:	ldrls	r4, [r1], #-1144	; 0xfffffb88
    235c:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2360:			; <UNDEFINED> instruction: 0xf8dfe7c3
    2364:			; <UNDEFINED> instruction: 0xf04f05bc
    2368:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    236c:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    2370:	mcrlt	7, 4, pc, cr3, cr14, {7}	; <UNPREDICTABLE>
    2374:	streq	pc, [ip, #2271]!	; 0x8df
    2378:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    237c:			; <UNDEFINED> instruction: 0xf7fe4478
    2380:			; <UNDEFINED> instruction: 0xf7ffed08
    2384:			; <UNDEFINED> instruction: 0xf8dfb8f6
    2388:			; <UNDEFINED> instruction: 0xf04f05a0
    238c:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    2390:	stcl	7, cr15, [sl], #1016	; 0x3f8
    2394:	stc2	0, cr15, [r0], #-0
    2398:	mcrlt	7, 3, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
    239c:	strne	pc, [ip, #2271]	; 0x8df
    23a0:			; <UNDEFINED> instruction: 0xf8df4633
    23a4:	ldrtcs	r0, [r1], #-1420	; 0xfffffa74
    23a8:	mrc	4, 0, r4, cr8, cr9, {3}
    23ac:	tstcc	r0, r0, lsl sl
    23b0:	ldrls	r4, [r1], #-1144	; 0xfffffb88
    23b4:	ldcl	7, cr15, [r8], {254}	; 0xfe
    23b8:			; <UNDEFINED> instruction: 0xf8dfe797
    23bc:			; <UNDEFINED> instruction: 0xf04f0578
    23c0:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    23c4:	ldcl	7, cr15, [r0], {254}	; 0xfe
    23c8:	stc2	0, cr15, [r6], {-0}
    23cc:	mrclt	7, 2, APSR_nzcv, cr5, cr14, {7}
    23d0:	eorshi	pc, r8, sp, asr #17
    23d4:	mrc	7, 0, r1, cr8, cr3, {7}
    23d8:			; <UNDEFINED> instruction: 0x46328a10
    23dc:	stmib	sp, {r1, r4, r8, r9, sl, ip, pc}^
    23e0:	blls	58b038 <set_scsi_pt_cdb@plt+0x58a128>
    23e4:			; <UNDEFINED> instruction: 0x0708f1b3
    23e8:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    23ec:	bllt	ff9003f0 <set_scsi_pt_cdb@plt+0xff8ff4e0>
    23f0:	eorshi	pc, r8, sp, asr #17
    23f4:	mrc	7, 0, r9, cr8, cr2, {0}
    23f8:			; <UNDEFINED> instruction: 0xe7f28a10
    23fc:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
    2400:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2404:			; <UNDEFINED> instruction: 0xf7fe4478
    2408:			; <UNDEFINED> instruction: 0xf000ecb0
    240c:			; <UNDEFINED> instruction: 0xf7fefbe5
    2410:	addcs	fp, r1, #52, 28	; 0x340
    2414:	andeq	pc, r2, #192, 4
    2418:	vpmax.u8	d15, d3, d18
    241c:			; <UNDEFINED> instruction: 0xf57f07da
    2420:			; <UNDEFINED> instruction: 0xf8dfac60
    2424:			; <UNDEFINED> instruction: 0xf8dd0518
    2428:	ldrbtmi	r9, [r8], #-68	; 0xffffffbc
    242c:	ldc	7, cr15, [r0], #1016	; 0x3f8
    2430:	ldmlt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2434:	bmi	ff2bf578 <set_scsi_pt_cdb@plt+0xff2be668>
    2438:	beq	13ef40 <set_scsi_pt_cdb@plt+0x13e030>
    243c:			; <UNDEFINED> instruction: 0xf8dfe5db
    2440:	ldrtmi	r1, [r2], -r0, lsl #10
    2444:	ldrbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2448:	ldrbtmi	r2, [r9], #-865	; 0xfffffc9f
    244c:	bhi	43dcb4 <set_scsi_pt_cdb@plt+0x43cda4>
    2450:	ldrbtmi	r3, [r8], #-272	; 0xfffffef0
    2454:			; <UNDEFINED> instruction: 0xf7fe9311
    2458:	strb	lr, [r6, -r8, lsl #25]
    245c:			; <UNDEFINED> instruction: 0xf28bfa9b
    2460:	andcs	pc, sl, r5, asr #16
    2464:			; <UNDEFINED> instruction: 0xf8dfe75b
    2468:	ldrtmi	r1, [r2], -r0, ror #9
    246c:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2470:	ldrbtmi	r2, [r9], #-865	; 0xfffffc9f
    2474:	bhi	43dcdc <set_scsi_pt_cdb@plt+0x43cdcc>
    2478:	ldrbtmi	r3, [r8], #-272	; 0xfffffef0
    247c:			; <UNDEFINED> instruction: 0xf7fe9311
    2480:			; <UNDEFINED> instruction: 0xe732ec74
    2484:	cmpcs	r0, r5, lsl #21
    2488:	ldmdals	r1, {r1, r4, r8, r9, fp, ip, pc}
    248c:			; <UNDEFINED> instruction: 0xf7fe920a
    2490:	bvc	8fd8c0 <set_scsi_pt_cdb@plt+0x8fc9b0>
    2494:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2498:	bls	28d0a0 <set_scsi_pt_cdb@plt+0x28c190>
    249c:	svclt	0x00144478
    24a0:	tstcs	sl, r6, lsl #2
    24a4:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    24a8:			; <UNDEFINED> instruction: 0xf04fe71b
    24ac:	tstls	r1, #-67108861	; 0xfc000003
    24b0:			; <UNDEFINED> instruction: 0xf8dfe411
    24b4:	ldrbtmi	r0, [r8], #-1184	; 0xfffffb60
    24b8:	stcl	7, cr15, [sl], #-1016	; 0xfffffc08
    24bc:	blcs	20950 <set_scsi_pt_cdb@plt+0x1fa40>
    24c0:	cfstrsge	mvf15, [sp, #508]!	; 0x1fc
    24c4:	blcs	20858 <set_scsi_pt_cdb@plt+0x1f948>
    24c8:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    24cc:	bllt	fe8e0f60 <set_scsi_pt_cdb@plt+0xfe8e0050>
    24d0:			; <UNDEFINED> instruction: 0xf6409f10
    24d4:			; <UNDEFINED> instruction: 0xf8df467d
    24d8:	vaddhn.i16	d21, q14, q0
    24dc:	svccs	0x000176ce
    24e0:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    24e4:	strls	r4, [lr], #-1149	; 0xfffffb83
    24e8:			; <UNDEFINED> instruction: 0x2701bfb8
    24ec:	and	r3, sp, r1, lsl #30
    24f0:	strtmi	r2, [r9], -r4, ror #4
    24f4:	vqdmulh.s<illegal width 8>	d15, d3, d2
    24f8:	blx	7ca504 <set_scsi_pt_cdb@plt+0x7c95f4>
    24fc:	ldrne	pc, [r2], #-2946	; 0xfffff47e
    2500:			; <UNDEFINED> instruction: 0xbc06fbab
    2504:	cmpcs	ip, #323584	; 0x4f000
    2508:	ldc	7, cr15, [r0], {254}	; 0xfe
    250c:			; <UNDEFINED> instruction: 0xf04f203c
    2510:			; <UNDEFINED> instruction: 0xf7fe34ff
    2514:	movwcs	lr, #7192	; 0x1c18
    2518:	ldrbmi	r9, [r2], -r0, lsl #14
    251c:	strbmi	r2, [r0], -r0, lsl #2
    2520:	andmi	pc, r0, sl, asr #17
    2524:	ldc	7, cr15, [r4], {254}	; 0xfe
    2528:	ldrdcc	pc, [r0], -sl
    252c:	ble	ff7cd134 <set_scsi_pt_cdb@plt+0xff7cc224>
    2530:	bvc	fe8e9570 <set_scsi_pt_cdb@plt+0xfe8e8660>
    2534:	stmdacs	r2, {r0, r1, r3, r8, fp, ip, sp, pc}
    2538:	bls	2b6ab4 <set_scsi_pt_cdb@plt+0x2b5ba4>
    253c:	ldrmi	r2, [r9], -r0, lsl #6
    2540:	ldrshvs	r2, [r3], -ip
    2544:	ldcl	7, cr15, [r2], {254}	; 0xfe
    2548:	stmdacs	r0, {r2, r9, sl, lr}
    254c:	eorshi	pc, r5, #0
    2550:			; <UNDEFINED> instruction: 0xf6409b10
    2554:	svcls	0x000d457d
    2558:	strbvc	pc, [lr, #716]	; 0x2cc	; <UNPREDICTABLE>
    255c:	ldrmi	r2, [lr], -r1, lsl #22
    2560:	svclt	0x00b8469a
    2564:	cfmadd32cc	mvax0, mvfx2, mvfx1, mvfx1
    2568:	stmibvc	r1!, {r0, r3, r5, sp, lr, pc}^
    256c:	svceq	0x0001f1ba
    2570:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
    2574:	ldmmi	r9!, {r1, r3, r8, sl, fp, ip, lr, pc}^
    2578:	ldrbtmi	r9, [r8], #-269	; 0xfffffef3
    257c:	bl	ffd4057c <set_scsi_pt_cdb@plt+0xffd3f66c>
    2580:	andcs	r9, r1, #212992	; 0x34000
    2584:			; <UNDEFINED> instruction: 0xf7fe4620
    2588:	stmdbls	sp, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    258c:			; <UNDEFINED> instruction: 0x4620463a
    2590:	mvnscc	pc, #79	; 0x4f
    2594:			; <UNDEFINED> instruction: 0xf7fe603b
    2598:	ldmdavs	fp!, {r5, sl, fp, sp, lr, pc}
    259c:	blle	94d1a4 <set_scsi_pt_cdb@plt+0x94c294>
    25a0:	stmibmi	pc!, {r2, r5, r6, r9, sp}^	; <UNPREDICTABLE>
    25a4:	vqdmulh.s<illegal width 8>	d15, d3, d2
    25a8:	andcs	r4, r1, r9, ror r4
    25ac:	blx	fe0c0e32 <set_scsi_pt_cdb@plt+0xfe0bff22>
    25b0:	blx	feac7602 <set_scsi_pt_cdb@plt+0xfeac66f2>
    25b4:	b	13f15d0 <set_scsi_pt_cdb@plt+0x13f06c0>
    25b8:			; <UNDEFINED> instruction: 0xf7fe235c
    25bc:	eorscs	lr, ip, r8, lsr ip
    25c0:	bl	ff0405c0 <set_scsi_pt_cdb@plt+0xff03f6b0>
    25c4:	strdcs	r2, [r0, -ip]
    25c8:			; <UNDEFINED> instruction: 0xf7fe4620
    25cc:	tstcs	r0, r4, lsr #24
    25d0:			; <UNDEFINED> instruction: 0x462223fc
    25d4:	stmib	sp, {r6, r9, sl, lr}^
    25d8:			; <UNDEFINED> instruction: 0xf7fe1600
    25dc:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
    25e0:	strmi	sp, [r1], -r3, asr #1
    25e4:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
    25e8:	bl	fefc05e8 <set_scsi_pt_cdb@plt+0xfefbf6d8>
    25ec:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    25f0:			; <UNDEFINED> instruction: 0xf7feb108
    25f4:	ldmmi	ip, {r4, r7, r8, r9, fp, sp, lr, pc}^
    25f8:			; <UNDEFINED> instruction: 0xf7fe4478
    25fc:			; <UNDEFINED> instruction: 0xf7feebca
    2600:	ldmmi	sl, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    2604:	strcs	r4, [r0, #-1630]	; 0xfffff9a2
    2608:			; <UNDEFINED> instruction: 0xf7fe4478
    260c:	blmi	ff63d4cc <set_scsi_pt_cdb@plt+0xff63c5bc>
    2610:	sublt	pc, r4, sp, asr #17
    2614:	ldrbtmi	r4, [fp], #-1699	; 0xfffff95d
    2618:			; <UNDEFINED> instruction: 0xf816461c
    261c:	strcc	r1, [r1, #-2817]	; 0xfffff4ff
    2620:			; <UNDEFINED> instruction: 0xf7fe4620
    2624:	vstrcs	d14, [r6, #-648]	; 0xfffffd78
    2628:	ldmmi	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    262c:			; <UNDEFINED> instruction: 0xf8dd465c
    2630:	ldrbtmi	fp, [r8], #-68	; 0xffffffbc
    2634:	bl	fe640634 <set_scsi_pt_cdb@plt+0xfe63f724>
    2638:	stmiami	pc, {r1, r5, r6, r7, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    263c:			; <UNDEFINED> instruction: 0xf7fe4478
    2640:			; <UNDEFINED> instruction: 0xe652eb94
    2644:	blt	6e9294 <set_scsi_pt_cdb@plt+0x6e8384>
    2648:	andcc	pc, ip, r9, asr #17
    264c:	bllt	80650 <set_scsi_pt_cdb@plt+0x7f740>
    2650:	stmiami	fp, {r1, r3, r6, r7, r8, fp, lr}^
    2654:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2658:	stmiami	sl, {r1, r2, r4, r6, sl, sp, lr, pc}^
    265c:	tstls	r1, #-2080374783	; 0x84000001
    2660:			; <UNDEFINED> instruction: 0xf7fe4478
    2664:	stmiami	r8, {r1, r7, r8, r9, fp, sp, lr, pc}^
    2668:			; <UNDEFINED> instruction: 0xf7fe4478
    266c:			; <UNDEFINED> instruction: 0xe63ceb7e
    2670:	bleq	7e7b4 <set_scsi_pt_cdb@plt+0x7d8a4>
    2674:	blcs	3bc70 <set_scsi_pt_cdb@plt+0x3ad60>
    2678:	tstcs	r6, r4, lsl pc
    267c:	strt	r2, [sl], -sl, lsl #2
    2680:	ldmdavs	lr, {r1, r3, r8, r9, fp, ip, pc}
    2684:	tsteq	r4, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    2688:	svclt	0x00982b01
    268c:	strb	r2, [sp, #1536]!	; 0x600
    2690:	strbmi	r4, [r0], -r1, lsr #12
    2694:	cmnvc	r3, #67108864	; 0x4000000
    2698:	blx	fed3e6a0 <set_scsi_pt_cdb@plt+0xfed3d790>
    269c:	bllt	1806a0 <set_scsi_pt_cdb@plt+0x17f790>
    26a0:	blcs	1d634 <set_scsi_pt_cdb@plt+0x1c724>
    26a4:	ldmge	r5!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    26a8:	ldmmi	r8!, {r0, r9, sl, lr}
    26ac:			; <UNDEFINED> instruction: 0xf7fe4478
    26b0:			; <UNDEFINED> instruction: 0xf7ffeb5c
    26b4:	ldmibmi	r6!, {r1, r2, r3, r5, r7, fp, ip, sp, pc}
    26b8:	ldrbtmi	r4, [r9], #-2230	; 0xfffff74a
    26bc:	ldrbtmi	r3, [r8], #-320	; 0xfffffec0
    26c0:	bl	14c06c0 <set_scsi_pt_cdb@plt+0x14bf7b0>
    26c4:			; <UNDEFINED> instruction: 0xf7fe200c
    26c8:	strmi	lr, [r6], -r4, asr #23
    26cc:			; <UNDEFINED> instruction: 0x4628e5d1
    26d0:	bl	c06d0 <set_scsi_pt_cdb@plt+0xbf7c0>
    26d4:	bl	fef406d4 <set_scsi_pt_cdb@plt+0xfef3f7c4>
    26d8:	strb	r4, [r7, #1542]	; 0x606
    26dc:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
    26e0:	bl	15c06e0 <set_scsi_pt_cdb@plt+0x15bf7d0>
    26e4:	svclt	0x0045f7fe
    26e8:	blcs	1d67c <set_scsi_pt_cdb@plt+0x1c76c>
    26ec:	ldmge	r1, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    26f0:	stmiami	sl!, {r0, r9, sl, lr}
    26f4:			; <UNDEFINED> instruction: 0xf7fe4478
    26f8:			; <UNDEFINED> instruction: 0xf7ffeb38
    26fc:	blls	43092c <set_scsi_pt_cdb@plt+0x42fa1c>
    2700:	stmibmi	r7!, {r4, r6, r9, sl, lr}
    2704:			; <UNDEFINED> instruction: 0xf8333304
    2708:	ldrbtmi	r2, [r9], #-3074	; 0xfffff3fe
    270c:	addslt	fp, r2, #335872	; 0x52000
    2710:	svclt	0x00a82afc
    2714:			; <UNDEFINED> instruction: 0xf7fe22fc
    2718:			; <UNDEFINED> instruction: 0xf1bbeb8a
    271c:			; <UNDEFINED> instruction: 0xf47f0f00
    2720:			; <UNDEFINED> instruction: 0xf7ffa85d
    2724:	blls	430904 <set_scsi_pt_cdb@plt+0x42f9f4>
    2728:			; <UNDEFINED> instruction: 0xf04f2208
    272c:	vldrne	d0, [r9, #-12]
    2730:			; <UNDEFINED> instruction: 0xf8b3910e
    2734:	andls	sl, r0, #2
    2738:	blx	fe693f7c <set_scsi_pt_cdb@plt+0xfe69306c>
    273c:	bls	2c11ac <set_scsi_pt_cdb@plt+0x2c029c>
    2740:			; <UNDEFINED> instruction: 0xf8cd4608
    2744:	blx	7ee75c <set_scsi_pt_cdb@plt+0x7ed84c>
    2748:			; <UNDEFINED> instruction: 0xf04ffa8a
    274c:			; <UNDEFINED> instruction: 0xf1ba31ff
    2750:			; <UNDEFINED> instruction: 0x60110ffc
    2754:	svclt	0x00a89b11
    2758:	beq	fff3e89c <set_scsi_pt_cdb@plt+0xfff3d98c>
    275c:			; <UNDEFINED> instruction: 0xf7fe4651
    2760:	bllt	c3d530 <set_scsi_pt_cdb@plt+0xc3c620>
    2764:	ldrtmi	r9, [r9], -sl, lsl #22
    2768:	ldmdavs	sl, {r1, r2, r3, r8, r9, sl, ip, pc}
    276c:	tstls	r2, #136192	; 0x21400
    2770:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2774:			; <UNDEFINED> instruction: 0x0c02eb07
    2778:	ldrmi	r3, [r1], #-516	; 0xfffffdfc
    277c:			; <UNDEFINED> instruction: 0xf89c9812
    2780:			; <UNDEFINED> instruction: 0xf04f2003
    2784:	andsls	r3, r3, #66846720	; 0x3fc0000
    2788:			; <UNDEFINED> instruction: 0xf7fe9211
    278c:	andcs	lr, r8, #1024000	; 0xfa000
    2790:	bls	2a6f98 <set_scsi_pt_cdb@plt+0x2a6088>
    2794:			; <UNDEFINED> instruction: 0xf8cd2301
    2798:	ldrbmi	fp, [r1], -r4
    279c:	andsvs	r9, r7, lr, lsl #16
    27a0:	bl	14407a0 <set_scsi_pt_cdb@plt+0x143f890>
    27a4:	bls	430c4c <set_scsi_pt_cdb@plt+0x42fd3c>
    27a8:	mulcc	r5, r2, r9
    27ac:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    27b0:			; <UNDEFINED> instruction: 0xf8dd816a
    27b4:	andcs	fp, r3, #56	; 0x38
    27b8:	andls	r2, r0, #67108864	; 0x4000000
    27bc:	ldrbmi	r9, [r1], -r1, lsl #6
    27c0:	movwcs	r9, #2570	; 0xa0a
    27c4:			; <UNDEFINED> instruction: 0xf7fe4658
    27c8:			; <UNDEFINED> instruction: 0x4607eb3e
    27cc:			; <UNDEFINED> instruction: 0xf0402800
    27d0:	blls	2a2be8 <set_scsi_pt_cdb@plt+0x2a1cd8>
    27d4:	ldrbmi	r6, [fp], #-2075	; 0xfffff7e5
    27d8:	tstls	r0, #14352384	; 0xdb0000
    27dc:			; <UNDEFINED> instruction: 0xf0133b08
    27e0:			; <UNDEFINED> instruction: 0xf0400ff7
    27e4:	blmi	1be2b88 <set_scsi_pt_cdb@plt+0x1be1c78>
    27e8:	blvc	fe2bfc24 <set_scsi_pt_cdb@plt+0xfe2bed14>
    27ec:	bvc	fe03f930 <set_scsi_pt_cdb@plt+0xfe03ea20>
    27f0:	ldrbtmi	r9, [fp], #-1043	; 0xfffffbed
    27f4:	blls	2a7440 <set_scsi_pt_cdb@plt+0x2a6530>
    27f8:	ands	r9, r6, r2, lsl r3
    27fc:	svceq	0x0001f1ba
    2800:	blls	4b9c68 <set_scsi_pt_cdb@plt+0x4b8d58>
    2804:	ldcls	6, cr4, [r1], {81}	; 0x51
    2808:	beq	beeb8 <set_scsi_pt_cdb@plt+0xbdfa8>
    280c:	blls	39c87c <set_scsi_pt_cdb@plt+0x39b96c>
    2810:			; <UNDEFINED> instruction: 0x0c07eb03
    2814:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2818:	andcs	r4, r1, #148, 8	; 0x94000000
    281c:			; <UNDEFINED> instruction: 0xf89c4417
    2820:	stmib	sp, {r2, lr, pc}^
    2824:			; <UNDEFINED> instruction: 0xf7fe4c00
    2828:	blls	43d5e8 <set_scsi_pt_cdb@plt+0x43c6d8>
    282c:	subeq	lr, r7, fp, lsl #22
    2830:	sfmle	f4, 2, [r3], #748	; 0x2ec
    2834:			; <UNDEFINED> instruction: 0x46589c13
    2838:	b	ff0c0838 <set_scsi_pt_cdb@plt+0xff0bf928>
    283c:	stmdacs	r0, {r1, r9, sl, lr}
    2840:	svcge	0x00e7f43e
    2844:			; <UNDEFINED> instruction: 0x465b4958
    2848:	ldrbtmi	r2, [r9], #-1
    284c:	b	ffbc084c <set_scsi_pt_cdb@plt+0xffbbf93c>
    2850:	svclt	0x00dff7fe
    2854:	tstcs	sl, r5, asr r8
    2858:			; <UNDEFINED> instruction: 0xf7fe4478
    285c:	strb	lr, [r0, #-2694]	; 0xfffff57a
    2860:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    2864:	b	fe040864 <set_scsi_pt_cdb@plt+0xfe03f954>
    2868:	svclt	0x00d3f7fe
    286c:	b	1dc086c <set_scsi_pt_cdb@plt+0x1dbf95c>
    2870:	andeq	r2, r0, r8, lsl ip
    2874:	andeq	r2, r0, r2, ror #24
    2878:	andeq	r2, r0, r8, ror ip
    287c:	muleq	r0, r4, ip
    2880:	strdeq	r2, [r0], -lr
    2884:	andeq	r2, r0, r4, asr #26
    2888:	andeq	r2, r0, sl, ror sp
    288c:			; <UNDEFINED> instruction: 0x00002ab2
    2890:	andeq	r2, r0, r6, ror sl
    2894:	andeq	r2, r0, ip, lsr pc
    2898:	andeq	r2, r0, r6, lsr #31
    289c:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    28a0:	andeq	r2, r0, r0, ror #29
    28a4:	strdeq	r2, [r0], -r4
    28a8:	andeq	r2, r0, r8, lsr #30
    28ac:	andeq	r2, r0, sl, lsl sp
    28b0:			; <UNDEFINED> instruction: 0x000031b4
    28b4:	andeq	r2, r0, r2, ror ip
    28b8:	andeq	r2, r0, ip, lsl #23
    28bc:			; <UNDEFINED> instruction: 0x00002bb2
    28c0:	ldrdeq	r2, [r0], -r8
    28c4:	andeq	r2, r0, r6, ror #29
    28c8:	strdeq	r2, [r0], -r6
    28cc:	andeq	r2, r0, r6, lsr #23
    28d0:			; <UNDEFINED> instruction: 0x00002cb2
    28d4:	andeq	r2, r0, r6, lsr r8
    28d8:	andeq	r2, r0, r6, asr #17
    28dc:	andeq	r2, r0, ip, lsl #17
    28e0:	andeq	r2, r0, r0, ror r5
    28e4:	ldrdeq	r2, [r0], -r6
    28e8:	andeq	r2, r0, r2, lsr r3
    28ec:	andeq	r2, r0, r6, lsr #5
    28f0:	andeq	r2, r0, sl, lsr #5
    28f4:	andeq	r2, r0, ip, asr #23
    28f8:	andeq	r2, r0, r0, lsl r3
    28fc:	strdeq	r2, [r0], -r4
    2900:	muleq	r0, r0, ip
    2904:	andeq	r2, r0, r6, ror #24
    2908:	andeq	r2, r0, ip, lsr #25
    290c:	andeq	r2, r0, r2, asr #7
    2910:	andeq	r2, r0, r4, lsr r3
    2914:	andeq	r2, r0, r2, asr #2
    2918:	andeq	r2, r0, r8, ror #26
    291c:	andeq	r2, r0, r8, asr #7
    2920:	andeq	r1, r0, r2, lsr ip
    2924:	andeq	r2, r0, r8, lsl r6
    2928:	andeq	r1, r0, sl, ror pc
    292c:	andeq	r2, r0, r0, lsl sp
    2930:	andeq	r2, r0, r0, ror #5
    2934:			; <UNDEFINED> instruction: 0x00001eba
    2938:	andeq	r1, r0, r8, lsr #29
    293c:	andeq	r2, r0, lr, lsl #12
    2940:	andeq	r2, r0, lr, ror #24
    2944:	andeq	r2, r0, r6, ror r2
    2948:	andeq	r2, r0, r6, asr #24
    294c:	andeq	r2, r0, sl, ror r2
    2950:			; <UNDEFINED> instruction: 0x000021b0
    2954:	andeq	r2, r0, sl, asr sl
    2958:	andeq	r2, r0, r4, ror r8
    295c:	andeq	r2, r0, r6, ror #16
    2960:			; <UNDEFINED> instruction: 0x000027b0
    2964:	andeq	r2, r0, r6, asr #15
    2968:	andeq	r2, r0, r4, lsr r9
    296c:	andeq	r2, r0, r8, lsr #17
    2970:			; <UNDEFINED> instruction: 0x000028b2
    2974:	strheq	r2, [r0], -lr
    2978:	andeq	r2, r0, r0, lsr r0
    297c:	andeq	r2, r0, r4, ror #20
    2980:	andeq	r2, r0, r6, lsr #14
    2984:	andeq	r2, r0, r8, lsr #4
    2988:	andeq	r2, r0, ip, ror #4
    298c:	strdeq	r1, [r0], -r0
    2990:	strdeq	r2, [r0], -lr
    2994:	andeq	r2, r0, r2, lsl r8
    2998:	andeq	r2, r0, lr, asr #12
    299c:	andeq	r1, r0, ip, lsl #28
    29a0:	ldrdeq	r1, [r0], -r6
    29a4:	andeq	r1, r0, lr, asr #26
    29a8:	strdeq	r1, [r0], -lr
    29ac:	andeq	r1, r0, ip, ror sp
    29b0:			; <UNDEFINED> instruction: 0x00001cba
    29b4:	blvc	fe2bfdf0 <set_scsi_pt_cdb@plt+0xfe2beee0>
    29b8:	ldmdbmi	lr!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    29bc:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    29c0:	ldrbtmi	r3, [r8], #-340	; 0xfffffeac
    29c4:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29c8:			; <UNDEFINED> instruction: 0xf7fe200c
    29cc:	strmi	lr, [r1], r2, asr #20
    29d0:			; <UNDEFINED> instruction: 0xf47f2800
    29d4:			; <UNDEFINED> instruction: 0xf7feac5f
    29d8:			; <UNDEFINED> instruction: 0xf8ddbdcc
    29dc:	ldrbmi	fp, [r1], -r8, lsr #32
    29e0:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
    29e4:	andcs	r2, r2, #67108864	; 0x4000000
    29e8:	andls	r9, r0, #67108864	; 0x4000000
    29ec:	ldrbmi	r2, [sl], -r0, lsl #6
    29f0:			; <UNDEFINED> instruction: 0xf7fe4650
    29f4:	strmi	lr, [r7], -r8, lsr #20
    29f8:			; <UNDEFINED> instruction: 0xf8dbbb88
    29fc:	ldrbmi	r3, [r3], #-0
    2a00:			; <UNDEFINED> instruction: 0xf00278da
    2a04:	blcs	2039f8 <set_scsi_pt_cdb@plt+0x202ae8>
    2a08:	andle	r9, r1, r1, lsl r2
    2a0c:	bicsle	r2, r1, r0, lsl sl
    2a10:			; <UNDEFINED> instruction: 0xf50d4b2a
    2a14:			; <UNDEFINED> instruction: 0xf44f7b8a
    2a18:	ldrls	r7, [r0], #-2688	; 0xfffff580
    2a1c:	tstls	r2, #2063597568	; 0x7b000000
    2a20:			; <UNDEFINED> instruction: 0xf1bae016
    2a24:	ldcle	15, cr0, [r8, #-4]
    2a28:	ldrbmi	r9, [r1], -sl, lsl #22
    2a2c:			; <UNDEFINED> instruction: 0xf1aa9c12
    2a30:	ldmdavs	sl, {r1, r9, fp}
    2a34:	bl	e9674 <set_scsi_pt_cdb@plt+0xe8764>
    2a38:			; <UNDEFINED> instruction: 0xf44f0c07
    2a3c:	ldrmi	r7, [r4], #896	; 0x380
    2a40:	ldrmi	r2, [r7], #-513	; 0xfffffdff
    2a44:	mulgt	r4, ip, r8
    2a48:			; <UNDEFINED> instruction: 0x4c00e9cd
    2a4c:	b	16c0a4c <set_scsi_pt_cdb@plt+0x16bfb3c>
    2a50:	bl	2e969c <set_scsi_pt_cdb@plt+0x2e878c>
    2a54:	adcsmi	r0, fp, #71	; 0x47
    2a58:	ldcls	12, cr13, [r0], {227}	; 0xe3
    2a5c:	blls	47c610 <set_scsi_pt_cdb@plt+0x47b700>
    2a60:	adcle	r2, r7, r0, lsl #22
    2a64:			; <UNDEFINED> instruction: 0xf50d9a11
    2a68:	ldmdbmi	r5, {r1, r3, r7, r8, r9, fp, ip, sp, lr}
    2a6c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2a70:	ldrbmi	sl, [r8], -r5, lsl #31
    2a74:	andls	r4, r1, #2030043136	; 0x79000000
    2a78:	andcs	r9, r1, #0, 2
    2a7c:	smladls	r2, r9, r6, r4
    2a80:	b	1040a80 <set_scsi_pt_cdb@plt+0x103fb70>
    2a84:	ldmdbvc	r3, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    2a88:	blcs	144efc <set_scsi_pt_cdb@plt+0x143fec>
    2a8c:	mrcge	4, 4, APSR_nzcv, cr1, cr15, {3}
    2a90:			; <UNDEFINED> instruction: 0xf50d9a12
    2a94:	ldmdbls	r3, {r1, r3, r7, r8, r9, fp, ip, sp, lr}
    2a98:	ldrbmi	r4, [r8], -sl, lsl #22
    2a9c:	andcs	r9, r1, #536870912	; 0x20000000
    2aa0:	movwls	r4, #1147	; 0x47b
    2aa4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2aa8:	ldrmi	r9, [r9], -r1, lsl #2
    2aac:	b	ac0aac <set_scsi_pt_cdb@plt+0xabfb9c>
    2ab0:	svclt	0x0000e6c1
    2ab4:	strdeq	r2, [r0], -sl
    2ab8:			; <UNDEFINED> instruction: 0x000023ba
    2abc:	andeq	r1, r0, r4, lsr #22
    2ac0:	andeq	r1, r0, r4, asr #21
    2ac4:	muleq	r0, r8, sl
    2ac8:	bleq	3ec0c <set_scsi_pt_cdb@plt+0x3dcfc>
    2acc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2ad0:	strbtmi	fp, [sl], -r2, lsl #24
    2ad4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2ad8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2adc:	ldrmi	sl, [sl], #776	; 0x308
    2ae0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2ae4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2ae8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2aec:			; <UNDEFINED> instruction: 0xf85a4b06
    2af0:	stmdami	r6, {r0, r1, ip, sp}
    2af4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2af8:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2afc:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b00:	andeq	r3, r1, r4, lsl #8
    2b04:	ldrdeq	r0, [r0], -r4
    2b08:	andeq	r0, r0, ip, ror #1
    2b0c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2b10:	ldr	r3, [pc, #20]	; 2b2c <set_scsi_pt_cdb@plt+0x1c1c>
    2b14:	ldr	r2, [pc, #20]	; 2b30 <set_scsi_pt_cdb@plt+0x1c20>
    2b18:	add	r3, pc, r3
    2b1c:	ldr	r2, [r3, r2]
    2b20:	cmp	r2, #0
    2b24:	bxeq	lr
    2b28:	b	da8 <__gmon_start__@plt>
    2b2c:	andeq	r3, r1, r4, ror #7
    2b30:	andeq	r0, r0, r8, ror #1
    2b34:	blmi	1d4b54 <set_scsi_pt_cdb@plt+0x1d3c44>
    2b38:	bmi	1d3d20 <set_scsi_pt_cdb@plt+0x1d2e10>
    2b3c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2b40:	andle	r4, r3, sl, ror r4
    2b44:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2b48:	ldrmi	fp, [r8, -r3, lsl #2]
    2b4c:	svclt	0x00004770
    2b50:			; <UNDEFINED> instruction: 0x000136bc
    2b54:			; <UNDEFINED> instruction: 0x000136b8
    2b58:	andeq	r3, r1, r0, asr #7
    2b5c:	ldrdeq	r0, [r0], -ip
    2b60:	stmdbmi	r9, {r3, fp, lr}
    2b64:	bmi	253d4c <set_scsi_pt_cdb@plt+0x252e3c>
    2b68:	bne	253d54 <set_scsi_pt_cdb@plt+0x252e44>
    2b6c:	svceq	0x00cb447a
    2b70:			; <UNDEFINED> instruction: 0x01a1eb03
    2b74:	andle	r1, r3, r9, asr #32
    2b78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2b7c:	ldrmi	fp, [r8, -r3, lsl #2]
    2b80:	svclt	0x00004770
    2b84:	muleq	r1, r0, r6
    2b88:	andeq	r3, r1, ip, lsl #13
    2b8c:	muleq	r1, r4, r3
    2b90:	strdeq	r0, [r0], -r4
    2b94:	blmi	2affbc <set_scsi_pt_cdb@plt+0x2af0ac>
    2b98:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2b9c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2ba0:	blmi	271154 <set_scsi_pt_cdb@plt+0x270244>
    2ba4:	ldrdlt	r5, [r3, -r3]!
    2ba8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2bac:			; <UNDEFINED> instruction: 0xf7fe6818
    2bb0:			; <UNDEFINED> instruction: 0xf7ffe8a6
    2bb4:	blmi	1c2ab8 <set_scsi_pt_cdb@plt+0x1c1ba8>
    2bb8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2bbc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2bc0:	andeq	r3, r1, sl, asr r6
    2bc4:	andeq	r3, r1, r4, ror #6
    2bc8:	ldrdeq	r0, [r0], -r8
    2bcc:	andeq	r3, r1, r6, asr r4
    2bd0:	andeq	r3, r1, sl, lsr r6
    2bd4:	svclt	0x0000e7c4
    2bd8:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    2bdc:			; <UNDEFINED> instruction: 0xf7fe4478
    2be0:	stmdami	r6, {r3, r4, r6, r7, fp, sp, lr, pc}
    2be4:			; <UNDEFINED> instruction: 0xf7fe4478
    2be8:	stmdami	r5, {r2, r4, r6, r7, fp, sp, lr, pc}
    2bec:			; <UNDEFINED> instruction: 0x4008e8bd
    2bf0:			; <UNDEFINED> instruction: 0xf7fe4478
    2bf4:	svclt	0x0000b8cb
    2bf8:	andeq	r0, r0, r4, lsl #9
    2bfc:	andeq	r0, r0, ip, lsr #23
    2c00:	andeq	r1, r0, r4, ror #1
    2c04:	ldrsbgt	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    2c08:	mvnsmi	lr, #737280	; 0xb4000
    2c0c:	cfldrdmi	mvd4, [r3], #-1008	; 0xfffffc10
    2c10:	strcs	fp, [r0, #-161]	; 0xffffff5f
    2c14:	strmi	r4, [lr], -r7, lsl #12
    2c18:			; <UNDEFINED> instruction: 0xf85caa07
    2c1c:	strtmi	r4, [fp], -r4
    2c20:	eorcs	r4, r0, r9, lsr #12
    2c24:	ldrls	r6, [pc], #-2084	; 2c2c <set_scsi_pt_cdb@plt+0x1d1c>
    2c28:	streq	pc, [r0], #-79	; 0xffffffb1
    2c2c:			; <UNDEFINED> instruction: 0xf7fe9507
    2c30:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    2c34:	sbchi	pc, r4, r0
    2c38:			; <UNDEFINED> instruction: 0x46047b72
    2c3c:	bcs	1dc10 <set_scsi_pt_cdb@plt+0x1cd00>
    2c40:	tstcs	r8, lr, lsr r1
    2c44:	movwls	r4, #9784	; 0x2638
    2c48:	tstls	r0, r1, lsl #14
    2c4c:	ldrmi	r4, [r1], -r3, lsr #12
    2c50:			; <UNDEFINED> instruction: 0xf7fe9701
    2c54:	stmdacs	r0, {r2, r3, r4, r5, fp, sp, lr, pc}
    2c58:	addshi	pc, r3, r0, asr #32
    2c5c:	stmdavs	r5!, {r0, r1, r5, fp, sp, lr}^
    2c60:	movwcc	fp, #6682	; 0x1a1a
    2c64:			; <UNDEFINED> instruction: 0xf000ba2d
    2c68:	ldmdami	sp, {r0, r1, r2, r3, r4, r7, pc}^
    2c6c:	ldrbtmi	r1, [r8], #-3156	; 0xfffff3ac
    2c70:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c74:			; <UNDEFINED> instruction: 0x4622495b
    2c78:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2c7c:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c80:			; <UNDEFINED> instruction: 0x462a4959
    2c84:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2c88:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c8c:	movwcs	pc, #23460	; 0x5ba4	; <UNPREDICTABLE>
    2c90:			; <UNDEFINED> instruction: 0x0112e9d6
    2c94:			; <UNDEFINED> instruction: 0x41994290
    2c98:	stmib	r6, {r0, r9, fp, ip, lr, pc}^
    2c9c:	stmdals	r7, {r1, r4, r8, r9, sp}
    2ca0:			; <UNDEFINED> instruction: 0xf7feb108
    2ca4:	bmi	147cd8c <set_scsi_pt_cdb@plt+0x147be7c>
    2ca8:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    2cac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2cb0:	subsmi	r9, sl, pc, lsl fp
    2cb4:	addhi	pc, sp, r0, asr #32
    2cb8:	eorlt	r4, r1, r8, lsr #12
    2cbc:	mvnshi	lr, #12386304	; 0xbd0000
    2cc0:			; <UNDEFINED> instruction: 0xf04f4629
    2cc4:	strcs	r0, [r0, #-2049]!	; 0xfffff7ff
    2cc8:	andls	r9, r0, r3, lsl #6
    2ccc:	ldrtmi	r2, [r8], -r0, lsl #4
    2cd0:			; <UNDEFINED> instruction: 0xf8cd2300
    2cd4:	strls	r8, [r1, #-8]
    2cd8:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cdc:	cmple	r0, r0, lsl #16
    2ce0:	bl	35cd68 <set_scsi_pt_cdb@plt+0x35be58>
    2ce4:	stmdavs	r1!, {r0, r2, r8, r9}^
    2ce8:	movwgt	r6, #14501	; 0x38a5
    2cec:	stmdami	r0, {r0, r1, r9, sl, lr}^
    2cf0:			; <UNDEFINED> instruction: 0xf983fa93
    2cf4:	blt	b6a920 <set_scsi_pt_cdb@plt+0xb69a10>
    2cf8:			; <UNDEFINED> instruction: 0xf7fe4478
    2cfc:	blvc	18fce2c <set_scsi_pt_cdb@plt+0x18fbf1c>
    2d00:	strbmi	r7, [r0], -r2, lsr #22
    2d04:	blt	fd51f8 <set_scsi_pt_cdb@plt+0xfd42e8>
    2d08:	movwls	r0, #2331	; 0x91b
    2d0c:	vmvn.i32	q10, #11075584	; 0x00a90000
    2d10:	andmi	r0, r2, r2, asr #6
    2d14:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d18:	ldmdbmi	r7!, {r1, r5, r7, r8, r9, fp, ip, sp, lr}
    2d1c:	vmlsl.u<illegal width 8>	q10, d2, d0[0]
    2d20:	ldrbtmi	r1, [r9], #-896	; 0xfffffc80
    2d24:			; <UNDEFINED> instruction: 0xf7fe09d2
    2d28:	blvc	18bcf38 <set_scsi_pt_cdb@plt+0x18bc028>
    2d2c:			; <UNDEFINED> instruction: 0x46404933
    2d30:	andeq	pc, pc, #2
    2d34:			; <UNDEFINED> instruction: 0xf7fe4479
    2d38:	stmibhi	r2!, {r1, r3, r4, r5, r6, fp, sp, lr, pc}^
    2d3c:			; <UNDEFINED> instruction: 0x46404930
    2d40:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    2d44:	andeq	pc, sp, #134217731	; 0x8000003
    2d48:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d4c:	smladeq	r8, r7, fp, lr
    2d50:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
    2d54:	ldrtmi	r4, [sl], -fp, lsr #18
    2d58:	strbmi	r4, [fp], -r0, asr #12
    2d5c:			; <UNDEFINED> instruction: 0xf7fe4479
    2d60:	stmdbmi	r9!, {r1, r2, r5, r6, fp, sp, lr, pc}
    2d64:	strbmi	r4, [r0], -sl, lsr #12
    2d68:			; <UNDEFINED> instruction: 0xf7fe4479
    2d6c:	blx	fe9fcef6 <set_scsi_pt_cdb@plt+0xfe9fbfe6>
    2d70:	ldmib	r6, {r0, r2, r8, r9, sp}^
    2d74:	addsmi	r0, r0, #-2147483644	; 0x80000004
    2d78:	movwcc	pc, #39685	; 0x9b05	; <UNPREDICTABLE>
    2d7c:	ble	fe3933e8 <set_scsi_pt_cdb@plt+0xfe3924d8>
    2d80:	bge	2fcbb4 <set_scsi_pt_cdb@plt+0x2fbca4>
    2d84:	blvs	ffccb2cc <set_scsi_pt_cdb@plt+0xffcca3bc>
    2d88:	ldrbcc	pc, [pc, #79]!	; 2ddf <set_scsi_pt_cdb@plt+0x1ecf>	; <UNPREDICTABLE>
    2d8c:			; <UNDEFINED> instruction: 0xf7fe9205
    2d90:	blvc	1cfcfc0 <set_scsi_pt_cdb@plt+0x1cfc0b0>
    2d94:	blcs	14e10 <set_scsi_pt_cdb@plt+0x13f00>
    2d98:	ldrbtmi	r9, [r8], #-2565	; 0xfffff5fb
    2d9c:	tstcs	r0, r4, lsl pc
    2da0:			; <UNDEFINED> instruction: 0xf7fd210a
    2da4:	ldrb	lr, [sl, -r2, ror #31]!
    2da8:	ldmdblt	r3, {r0, r1, r4, r5, r6, r7, r8, r9, fp, sp, lr}
    2dac:	streq	pc, [r1, #-111]	; 0xffffff91
    2db0:	ldmdami	r7, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2db4:	streq	pc, [r1, #-111]	; 0xffffff91
    2db8:			; <UNDEFINED> instruction: 0xf7fd4478
    2dbc:	strb	lr, [lr, -sl, ror #31]!
    2dc0:			; <UNDEFINED> instruction: 0xf04f4914
    2dc4:	ldmdami	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    2dc8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2dcc:	svc	0x00ccf7fd
    2dd0:			; <UNDEFINED> instruction: 0xf7fde765
    2dd4:	svclt	0x0000efc4
    2dd8:	strdeq	r3, [r1], -r4
    2ddc:	andeq	r0, r0, r0, ror #1
    2de0:	muleq	r0, r2, r2
    2de4:	andeq	r1, r0, r2, lsr #5
    2de8:	andeq	r1, r0, lr, lsl #4
    2dec:	andeq	r3, r1, r6, asr r2
    2df0:	muleq	r0, r0, r0
    2df4:	muleq	r0, r8, r0
    2df8:	strheq	r1, [r0], -sl
    2dfc:	ldrdeq	r1, [r0], -ip
    2e00:	andeq	r1, r0, r2, lsl #2
    2e04:	andeq	r1, r0, r4, lsl r1
    2e08:	andeq	r1, r0, ip, lsr #2
    2e0c:	andeq	r1, r0, r2, lsr #3
    2e10:	strdeq	r1, [r0], -ip
    2e14:	strdeq	r2, [r0], -r0
    2e18:	andeq	r0, r0, r2, lsr #31
    2e1c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    2e20:	svclt	0x00be2900
    2e24:			; <UNDEFINED> instruction: 0xf04f2000
    2e28:	and	r4, r6, r0, lsl #2
    2e2c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    2e30:			; <UNDEFINED> instruction: 0xf06fbf1c
    2e34:			; <UNDEFINED> instruction: 0xf04f4100
    2e38:			; <UNDEFINED> instruction: 0xf00030ff
    2e3c:			; <UNDEFINED> instruction: 0xf1adb857
    2e40:	stmdb	sp!, {r3, sl, fp}^
    2e44:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    2e48:	blcs	39a74 <set_scsi_pt_cdb@plt+0x38b64>
    2e4c:			; <UNDEFINED> instruction: 0xf000db1a
    2e50:			; <UNDEFINED> instruction: 0xf8ddf853
    2e54:	ldmib	sp, {r2, sp, lr, pc}^
    2e58:	andlt	r2, r4, r2, lsl #6
    2e5c:	submi	r4, r0, #112, 14	; 0x1c00000
    2e60:	cmpeq	r1, r1, ror #22
    2e64:	blle	6cda6c <set_scsi_pt_cdb@plt+0x6ccb5c>
    2e68:			; <UNDEFINED> instruction: 0xf846f000
    2e6c:	ldrd	pc, [r4], -sp
    2e70:	movwcs	lr, #10717	; 0x29dd
    2e74:	submi	fp, r0, #4
    2e78:	cmpeq	r1, r1, ror #22
    2e7c:	bl	18d37cc <set_scsi_pt_cdb@plt+0x18d28bc>
    2e80:	ldrbmi	r0, [r0, -r3, asr #6]!
    2e84:	bl	18d37d4 <set_scsi_pt_cdb@plt+0x18d28c4>
    2e88:			; <UNDEFINED> instruction: 0xf0000343
    2e8c:			; <UNDEFINED> instruction: 0xf8ddf835
    2e90:	ldmib	sp, {r2, sp, lr, pc}^
    2e94:	andlt	r2, r4, r2, lsl #6
    2e98:	bl	18537a0 <set_scsi_pt_cdb@plt+0x1852890>
    2e9c:	ldrbmi	r0, [r0, -r1, asr #2]!
    2ea0:	bl	18d37f0 <set_scsi_pt_cdb@plt+0x18d28e0>
    2ea4:			; <UNDEFINED> instruction: 0xf0000343
    2ea8:			; <UNDEFINED> instruction: 0xf8ddf827
    2eac:	ldmib	sp, {r2, sp, lr, pc}^
    2eb0:	andlt	r2, r4, r2, lsl #6
    2eb4:	bl	18d3804 <set_scsi_pt_cdb@plt+0x18d28f4>
    2eb8:	ldrbmi	r0, [r0, -r3, asr #6]!
    2ebc:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    2ec0:	svclt	0x00082900
    2ec4:	svclt	0x001c2800
    2ec8:	mvnscc	pc, pc, asr #32
    2ecc:	rscscc	pc, pc, pc, asr #32
    2ed0:	stmdalt	ip, {ip, sp, lr, pc}
    2ed4:	stfeqd	f7, [r8], {173}	; 0xad
    2ed8:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    2edc:			; <UNDEFINED> instruction: 0xf80cf000
    2ee0:	ldrd	pc, [r4], -sp
    2ee4:	movwcs	lr, #10717	; 0x29dd
    2ee8:	ldrbmi	fp, [r0, -r4]!
    2eec:			; <UNDEFINED> instruction: 0xf04fb502
    2ef0:			; <UNDEFINED> instruction: 0xf7fd0008
    2ef4:	stclt	14, cr14, [r2, #-920]	; 0xfffffc68
    2ef8:	svclt	0x00084299
    2efc:	push	{r4, r7, r9, lr}
    2f00:			; <UNDEFINED> instruction: 0x46044ff0
    2f04:	andcs	fp, r0, r8, lsr pc
    2f08:			; <UNDEFINED> instruction: 0xf8dd460d
    2f0c:	svclt	0x0038c024
    2f10:	cmnle	fp, #1048576	; 0x100000
    2f14:			; <UNDEFINED> instruction: 0x46994690
    2f18:			; <UNDEFINED> instruction: 0xf283fab3
    2f1c:	rsbsle	r2, r0, r0, lsl #22
    2f20:			; <UNDEFINED> instruction: 0xf385fab5
    2f24:	rsble	r2, r8, r0, lsl #26
    2f28:			; <UNDEFINED> instruction: 0xf1a21ad2
    2f2c:	blx	2467b4 <set_scsi_pt_cdb@plt+0x2458a4>
    2f30:	blx	241b40 <set_scsi_pt_cdb@plt+0x240c30>
    2f34:			; <UNDEFINED> instruction: 0xf1c2f30e
    2f38:	b	12c4bc0 <set_scsi_pt_cdb@plt+0x12c3cb0>
    2f3c:	blx	a05b50 <set_scsi_pt_cdb@plt+0xa04c40>
    2f40:	b	12ffb64 <set_scsi_pt_cdb@plt+0x12fec54>
    2f44:	blx	205b58 <set_scsi_pt_cdb@plt+0x204c48>
    2f48:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    2f4c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2f50:	andcs	fp, r0, ip, lsr pc
    2f54:	movwle	r4, #42497	; 0xa601
    2f58:	bl	fed0af64 <set_scsi_pt_cdb@plt+0xfed0a054>
    2f5c:	blx	3f8c <set_scsi_pt_cdb@plt+0x307c>
    2f60:	blx	83f3a0 <set_scsi_pt_cdb@plt+0x83e490>
    2f64:	bl	197fb88 <set_scsi_pt_cdb@plt+0x197ec78>
    2f68:	tstmi	r9, #46137344	; 0x2c00000
    2f6c:	bcs	131b4 <set_scsi_pt_cdb@plt+0x122a4>
    2f70:	b	13f7068 <set_scsi_pt_cdb@plt+0x13f6158>
    2f74:	b	13c50e4 <set_scsi_pt_cdb@plt+0x13c41d4>
    2f78:	b	12054ec <set_scsi_pt_cdb@plt+0x12045dc>
    2f7c:	ldrmi	r7, [r6], -fp, asr #17
    2f80:	bl	fed3afb4 <set_scsi_pt_cdb@plt+0xfed3a0a4>
    2f84:	bl	1943bac <set_scsi_pt_cdb@plt+0x1942c9c>
    2f88:	ldmne	fp, {r0, r3, r9, fp}^
    2f8c:	beq	2bdcbc <set_scsi_pt_cdb@plt+0x2bcdac>
    2f90:			; <UNDEFINED> instruction: 0xf14a1c5c
    2f94:	cfsh32cc	mvfx0, mvfx1, #0
    2f98:	strbmi	sp, [sp, #-7]
    2f9c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2fa0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    2fa4:	adfccsz	f4, f1, #5.0
    2fa8:	blx	17778c <set_scsi_pt_cdb@plt+0x17687c>
    2fac:	blx	940bd0 <set_scsi_pt_cdb@plt+0x93fcc0>
    2fb0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    2fb4:	vseleq.f32	s30, s28, s11
    2fb8:	blx	9493c0 <set_scsi_pt_cdb@plt+0x9484b0>
    2fbc:	b	1100fcc <set_scsi_pt_cdb@plt+0x11000bc>
    2fc0:			; <UNDEFINED> instruction: 0xf1a2040e
    2fc4:			; <UNDEFINED> instruction: 0xf1c20720
    2fc8:	blx	204850 <set_scsi_pt_cdb@plt+0x203940>
    2fcc:	blx	13fbdc <set_scsi_pt_cdb@plt+0x13eccc>
    2fd0:	blx	140bf4 <set_scsi_pt_cdb@plt+0x13fce4>
    2fd4:	b	10ff7e4 <set_scsi_pt_cdb@plt+0x10fe8d4>
    2fd8:	blx	903bfc <set_scsi_pt_cdb@plt+0x902cec>
    2fdc:	bl	11807fc <set_scsi_pt_cdb@plt+0x117f8ec>
    2fe0:	teqmi	r3, #1073741824	; 0x40000000
    2fe4:	strbmi	r1, [r5], -r0, lsl #21
    2fe8:	tsteq	r3, r1, ror #22
    2fec:	svceq	0x0000f1bc
    2ff0:	stmib	ip, {r0, ip, lr, pc}^
    2ff4:	pop	{r8, sl, lr}
    2ff8:	blx	fed26fc0 <set_scsi_pt_cdb@plt+0xfed260b0>
    2ffc:	msrcc	CPSR_, #132, 6	; 0x10000002
    3000:	blx	fee3ce50 <set_scsi_pt_cdb@plt+0xfee3bf40>
    3004:	blx	fed7fa2c <set_scsi_pt_cdb@plt+0xfed7eb1c>
    3008:	eorcc	pc, r0, #335544322	; 0x14000002
    300c:	orrle	r2, fp, r0, lsl #26
    3010:	svclt	0x0000e7f3
    3014:	mvnsmi	lr, #737280	; 0xb4000
    3018:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    301c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3020:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3024:	mrc	7, 1, APSR_nzcv, cr12, cr13, {7}
    3028:	blne	1d94224 <set_scsi_pt_cdb@plt+0x1d93314>
    302c:	strhle	r1, [sl], -r6
    3030:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3034:	svccc	0x0004f855
    3038:	strbmi	r3, [sl], -r1, lsl #8
    303c:	ldrtmi	r4, [r8], -r1, asr #12
    3040:	adcmi	r4, r6, #152, 14	; 0x2600000
    3044:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3048:	svclt	0x000083f8
    304c:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    3050:	andeq	r2, r1, r8, asr #27
    3054:	svclt	0x00004770

Disassembly of section .fini:

00003058 <.fini>:
    3058:	push	{r3, lr}
    305c:	pop	{r3, pc}
