INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arianshamaei/Verification_Engineering/FPGA_Prototyping_by_SystemVerilog_Examples/C2_Experiments/C2_Experiments.srcs/sources_1/new/gt2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gt2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arianshamaei/Verification_Engineering/FPGA_Prototyping_by_SystemVerilog_Examples/C2_Experiments/C2_Experiments.srcs/sim_1/new/gt2_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gt2_testbench
