<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/development/FPGA/spin_clock_ice/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v
(VERI-1482) Analyzing Verilog file C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v
(VERI-1482) Analyzing Verilog file C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v
(VERI-1482) Analyzing Verilog file C:/development/FPGA/spin_clock_ice/TLC5957.v
WARNING - C:/development/FPGA/spin_clock_ice/TLC5957.v(6,2-6,30) (VERI-1680) multiple packed dimensions are not allowed in this mode of verilog
WARNING - C:/development/FPGA/spin_clock_ice/TLC5957.v(28,2-28,66) (VERI-1680) multiple packed dimensions are not allowed in this mode of verilog
WARNING - C:/development/FPGA/spin_clock_ice/TLC5957.v(31,2-31,125) (VERI-1680) multiple packed dimensions are not allowed in this mode of verilog
(VERI-1482) Analyzing Verilog file C:/development/FPGA/spin_clock_ice/top.v
INFO - C:/development/FPGA/spin_clock_ice/top.v(1,8-1,11) (VERI-1018) compiling module top
INFO - C:/development/FPGA/spin_clock_ice/top.v(1,1-97,10) (VERI-9000) elaborating module 'top'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(10,1-19,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(10,1-26,10) (VERI-9000) elaborating module 'smi_fifo_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/TLC5957.v(1,1-115,10) (VERI-9000) elaborating module 'TLC5957_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(75,1-140,10) (VERI-9000) elaborating module 'pll_ipgen_lscc_pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(82,1-900,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_dc_uniq_1'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/top.v(1,1-97,10) (VERI-9000) elaborating module 'top'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(10,1-19,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(10,1-26,10) (VERI-9000) elaborating module 'smi_fifo_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/TLC5957.v(1,1-115,10) (VERI-9000) elaborating module 'TLC5957_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(75,1-140,10) (VERI-9000) elaborating module 'pll_ipgen_lscc_pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(82,1-900,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_dc_uniq_1'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(956,1-2008,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_mem_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/top.v(1,1-97,10) (VERI-9000) elaborating module 'top'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(10,1-19,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(10,1-26,10) (VERI-9000) elaborating module 'smi_fifo_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/TLC5957.v(1,1-115,10) (VERI-9000) elaborating module 'TLC5957_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(75,1-140,10) (VERI-9000) elaborating module 'pll_ipgen_lscc_pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(82,1-900,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_dc_uniq_1'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(956,1-2008,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_mem_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(2070,1-2716,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_mem_core_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(2070,1-2716,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_mem_core_uniq_2'
INFO - C:/development/FPGA/spin_clock_ice/top.v(1,1-97,10) (VERI-9000) elaborating module 'top'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(10,1-19,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(10,1-26,10) (VERI-9000) elaborating module 'smi_fifo_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/TLC5957.v(1,1-115,10) (VERI-9000) elaborating module 'TLC5957_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v(75,1-140,10) (VERI-9000) elaborating module 'pll_ipgen_lscc_pll_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(82,1-900,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_dc_uniq_1'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(956,1-2008,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_mem_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(2070,1-2716,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_mem_core_uniq_1'
INFO - C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(2070,1-2716,10) (VERI-9000) elaborating module 'smi_fifo_ipgen_lscc_fifo_mem_core_uniq_2'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_1'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(693,1-723,10) (VERI-9000) elaborating module 'PDP4K_uniq_2'
WARNING - C:/development/FPGA/spin_clock_ice/top.v(39,2-39,94) (VERI-1927) port outcoreb_o remains unconnected for this instance
Done: design load finished with (0) errors, and (4) warnings

</PRE></BODY></HTML>