// Seed: 3606867146
module module_0 ();
  wor id_1 = 'h0;
  wire id_2, id_3, id_4;
  wire id_5, id_6;
  id_7(
      -1'b0
  );
  wire id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign id_3[-1 : 1] = -1;
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input wire id_2,
    output supply0 id_3,
    input uwire id_4,
    output uwire id_5,
    output wire id_6,
    input uwire id_7,
    input supply1 id_8
);
  wire id_10;
  tri1 id_11, id_12, id_13, id_14;
  wand id_15;
  id_16(
      1'b0, id_3, id_12
  );
  wand id_17, id_18 = -1;
  assign id_3 = -1'b0;
  module_0 modCall_1 ();
  assign id_14 = id_7;
  always_latch
    if (-1'h0) begin : LABEL_0
      id_11 = -1;
    end
  assign id_15 = 1'd0;
  assign id_3  = 1;
endmodule
