<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RAM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RAM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RAM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RAM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RAM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RAM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RAM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RAM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RAM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RAM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RAM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RAM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RAM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_TESTBENCH_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAM_TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RAM_TESTBENCH_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_TESTBENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RAM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RAM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RAM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RAM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RAM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RAM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RAM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RAM_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RAM_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_TESTBENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ROM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/RAM_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/RAM_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1599442378" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1599442378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599442604" xil_pn:in_ck="-6353050572272813286" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1599442604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_TESTBENCH.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_TESTBENCH.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1599442379" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3997613246750725771" xil_pn:start_ts="1599442379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599442379" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9188191913083500557" xil_pn:start_ts="1599442379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599442379" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4609774434878931856" xil_pn:start_ts="1599442379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599442604" xil_pn:in_ck="-6353050572272813286" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1599442604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_TESTBENCH.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_TESTBENCH.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1599442610" xil_pn:in_ck="-6353050572272813286" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="60604745308381226" xil_pn:start_ts="1599442604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RAM_TESTBENCH_beh.prj"/>
      <outfile xil_pn:name="RAM_TESTBENCH_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1599442610" xil_pn:in_ck="2212098005829752554" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8535477698906272329" xil_pn:start_ts="1599442610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RAM_TESTBENCH_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1599254186" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1599254186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599254186" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5666424862491005151" xil_pn:start_ts="1599254186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599254186" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4609774434878931856" xil_pn:start_ts="1599254186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599254186" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1599254186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599254186" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2886010586303007901" xil_pn:start_ts="1599254186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599254186" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1599254186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599254186" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3708413878279918630" xil_pn:start_ts="1599254186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599415613" xil_pn:in_ck="-4443094538911803346" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="155236741755774889" xil_pn:start_ts="1599415609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RAM.lso"/>
      <outfile xil_pn:name="RAM.ngc"/>
      <outfile xil_pn:name="RAM.ngr"/>
      <outfile xil_pn:name="RAM.prj"/>
      <outfile xil_pn:name="RAM.stx"/>
      <outfile xil_pn:name="RAM.syr"/>
      <outfile xil_pn:name="RAM.xst"/>
      <outfile xil_pn:name="RAM_TESTBENCH_stx_beh.prj"/>
      <outfile xil_pn:name="RAM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1599253938" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6261963578407892424" xil_pn:start_ts="1599253938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599415521" xil_pn:in_ck="108537266310" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8619337890534769221" xil_pn:start_ts="1599415517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="RAM.bld"/>
      <outfile xil_pn:name="RAM.ngd"/>
      <outfile xil_pn:name="RAM_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1599415534" xil_pn:in_ck="108537266311" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1599415521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="RAM.pcf"/>
      <outfile xil_pn:name="RAM_map.map"/>
      <outfile xil_pn:name="RAM_map.mrp"/>
      <outfile xil_pn:name="RAM_map.ncd"/>
      <outfile xil_pn:name="RAM_map.ngm"/>
      <outfile xil_pn:name="RAM_map.xrpt"/>
      <outfile xil_pn:name="RAM_summary.xml"/>
      <outfile xil_pn:name="RAM_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1599415544" xil_pn:in_ck="128718710194240288" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1599415534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="RAM.ncd"/>
      <outfile xil_pn:name="RAM.pad"/>
      <outfile xil_pn:name="RAM.par"/>
      <outfile xil_pn:name="RAM.ptwx"/>
      <outfile xil_pn:name="RAM.unroutes"/>
      <outfile xil_pn:name="RAM.xpi"/>
      <outfile xil_pn:name="RAM_pad.csv"/>
      <outfile xil_pn:name="RAM_pad.txt"/>
      <outfile xil_pn:name="RAM_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1599415544" xil_pn:in_ck="108537266179" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1599415541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="RAM.twr"/>
      <outfile xil_pn:name="RAM.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1599415615" xil_pn:in_ck="108537266310" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-2727190003268040068" xil_pn:start_ts="1599415613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/RAM_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/RAM_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
