--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    8.143(R)|   -0.060(R)|clk_IBUFG         |   0.000|
HALL11      |    5.354(R)|   -0.187(R)|clk_IBUFG         |   0.000|
HALL12      |    5.868(R)|   -1.195(R)|clk_IBUFG         |   0.000|
HALL13      |    3.520(R)|    0.656(R)|clk_IBUFG         |   0.000|
HALL14      |    7.706(R)|   -0.033(R)|clk_IBUFG         |   0.000|
HALL21      |    5.917(R)|    0.309(R)|clk_IBUFG         |   0.000|
HALL22      |    7.311(R)|   -1.076(R)|clk_IBUFG         |   0.000|
HALL23      |    4.091(R)|    0.613(R)|clk_IBUFG         |   0.000|
HALL24      |    9.986(R)|   -3.121(R)|clk_IBUFG         |   0.000|
HALL31      |    3.902(R)|    0.476(R)|clk_IBUFG         |   0.000|
HALL32      |    6.922(R)|   -1.837(R)|clk_IBUFG         |   0.000|
HALL33      |    3.798(R)|    0.728(R)|clk_IBUFG         |   0.000|
HALL34      |    8.269(R)|   -1.253(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<0>|    8.775(R)|   -1.597(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<1>|    7.917(R)|   -2.206(R)|clk_IBUFG         |   0.000|
PARITY_IN   |    8.202(R)|   -2.313(R)|clk_IBUFG         |   0.000|
RPM_IN<0>   |    8.599(R)|    0.457(R)|clk_IBUFG         |   0.000|
RPM_IN<1>   |    9.208(R)|    0.232(R)|clk_IBUFG         |   0.000|
RPM_IN<2>   |    9.266(R)|    0.390(R)|clk_IBUFG         |   0.000|
RPM_IN<3>   |    9.604(R)|    0.124(R)|clk_IBUFG         |   0.000|
RPM_IN<4>   |    7.701(R)|    0.505(R)|clk_IBUFG         |   0.000|
RPM_IN<5>   |    7.156(R)|    0.815(R)|clk_IBUFG         |   0.000|
RPM_IN<6>   |    6.320(R)|    0.561(R)|clk_IBUFG         |   0.000|
RPM_IN<7>   |    6.383(R)|    0.366(R)|clk_IBUFG         |   0.000|
TXE         |    4.038(R)|   -0.889(R)|clk_IBUFG         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |    9.865(R)|clk_IBUFG         |   0.000|
DATA_USB<1> |   11.404(R)|clk_IBUFG         |   0.000|
DATA_USB<2> |   10.178(R)|clk_IBUFG         |   0.000|
DATA_USB<3> |    9.620(R)|clk_IBUFG         |   0.000|
DATA_USB<4> |    9.795(R)|clk_IBUFG         |   0.000|
DATA_USB<5> |    9.381(R)|clk_IBUFG         |   0.000|
DATA_USB<6> |    9.447(R)|clk_IBUFG         |   0.000|
DATA_USB<7> |   10.477(R)|clk_IBUFG         |   0.000|
M1n1        |   18.340(R)|clk_IBUFG         |   0.000|
M1n2        |   15.837(R)|clk_IBUFG         |   0.000|
M1n3        |   16.217(R)|clk_IBUFG         |   0.000|
M1n4        |   17.923(R)|clk_IBUFG         |   0.000|
M1p1        |   18.930(R)|clk_IBUFG         |   0.000|
M1p2        |   14.041(R)|clk_IBUFG         |   0.000|
M1p3        |   15.304(R)|clk_IBUFG         |   0.000|
M1p4        |   16.171(R)|clk_IBUFG         |   0.000|
M2n1        |   12.818(R)|clk_IBUFG         |   0.000|
M2n2        |   15.304(R)|clk_IBUFG         |   0.000|
M2n3        |   16.383(R)|clk_IBUFG         |   0.000|
M2n4        |   17.391(R)|clk_IBUFG         |   0.000|
M2p1        |   18.424(R)|clk_IBUFG         |   0.000|
M2p2        |   13.468(R)|clk_IBUFG         |   0.000|
M2p3        |   15.017(R)|clk_IBUFG         |   0.000|
M2p4        |   15.183(R)|clk_IBUFG         |   0.000|
M3n1        |   14.327(R)|clk_IBUFG         |   0.000|
M3n2        |   15.151(R)|clk_IBUFG         |   0.000|
M3n3        |   15.624(R)|clk_IBUFG         |   0.000|
M3n4        |   16.097(R)|clk_IBUFG         |   0.000|
M3p1        |   18.393(R)|clk_IBUFG         |   0.000|
M3p2        |   14.147(R)|clk_IBUFG         |   0.000|
M3p3        |   14.431(R)|clk_IBUFG         |   0.000|
M3p4        |   16.613(R)|clk_IBUFG         |   0.000|
USB_WR      |   10.020(R)|clk_IBUFG         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    8.098|    8.098|
TEST_KEY<1>    |         |         |    7.679|    7.679|
TEST_KEY<2>    |         |         |    8.298|    8.298|
TEST_KEY<3>    |         |         |    8.393|    8.393|
clk            |         |         |    9.488|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    9.396|    9.396|
TEST_KEY<1>    |         |         |    8.977|    8.977|
TEST_KEY<2>    |         |         |    9.596|    9.596|
TEST_KEY<3>    |         |         |    9.691|    9.691|
clk            |         |         |    9.488|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    9.623|    9.623|
TEST_KEY<1>    |         |         |    9.204|    9.204|
TEST_KEY<2>    |         |         |    9.823|    9.823|
TEST_KEY<3>    |         |         |    9.918|    9.918|
clk            |         |         |    9.488|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    9.390|    9.390|
TEST_KEY<1>    |         |         |    8.971|    8.971|
TEST_KEY<2>    |         |         |    9.590|    9.590|
TEST_KEY<3>    |         |         |    9.685|    9.685|
clk            |         |         |    9.488|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    8.931|         |         |
TEST_KEY<1>    |         |    8.931|         |         |
TEST_KEY<2>    |         |    8.931|         |         |
TEST_KEY<3>    |         |    8.931|         |         |
clk            |   26.656|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
HALL11         |LED<1>         |   16.302|
HALL11         |M1n1           |   18.382|
HALL11         |M1p1           |   19.299|
HALL11         |M3n1           |   13.044|
HALL11         |M3p1           |   18.515|
HALL12         |M1n2           |   11.607|
HALL12         |M1p2           |   14.229|
HALL12         |M3n2           |   13.400|
HALL12         |M3p2           |   13.666|
HALL13         |M1n3           |    9.065|
HALL13         |M1p3           |    8.844|
HALL13         |M3n3           |    8.987|
HALL13         |M3p3           |    8.050|
HALL14         |M1n4           |   10.541|
HALL14         |M1p4           |   12.478|
HALL14         |M3n4           |   11.549|
HALL14         |M3p4           |   12.912|
HALL21         |LED<2>         |   12.711|
HALL21         |M2n1           |   10.190|
HALL21         |M2p1           |   16.479|
HALL21         |M3n1           |   12.102|
HALL21         |M3p1           |   16.327|
HALL22         |M2n2           |   11.120|
HALL22         |M2p2           |   12.578|
HALL22         |M3n2           |   12.944|
HALL22         |M3p2           |   14.495|
HALL23         |M2n3           |    9.061|
HALL23         |M2p3           |    8.937|
HALL23         |M3n3           |    8.840|
HALL23         |M3p3           |    8.514|
HALL24         |M2n4           |   10.561|
HALL24         |M2p4           |   10.417|
HALL24         |M3n4           |   12.358|
HALL24         |M3p4           |   12.783|
HALL31         |LED<3>         |   15.305|
HALL31         |M1n1           |   18.538|
HALL31         |M1p1           |   19.377|
HALL31         |M2n1           |   10.492|
HALL31         |M2p1           |   18.442|
HALL32         |M1n2           |   11.117|
HALL32         |M1p2           |   14.055|
HALL32         |M2n2           |   10.464|
HALL32         |M2p2           |   13.403|
HALL33         |M1n3           |    8.558|
HALL33         |M1p3           |    8.926|
HALL33         |M2n3           |    9.212|
HALL33         |M2p3           |    9.179|
HALL34         |M1n4           |    9.203|
HALL34         |M1p4           |   12.745|
HALL34         |M2n4           |   10.482|
HALL34         |M2p4           |   10.537|
---------------+---------------+---------+


Analysis completed Fri Feb 20 11:46:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



