

================================================================
== Synthesis Summary Report of 'activation_accelerator'
================================================================
+ General Information: 
    * Date:           Fri Oct 17 22:21:13 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation_accelerator
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+-------------+-----+
    |                        Modules                        | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |            |           |             |             |     |
    |                        & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+-------------+-----+
    |+ activation_accelerator                               |     -|  0.00|    67463|  6.746e+05|         -|    67464|      -|        no|  494 (171%)|  352 (28%)|  40623 (17%)|  80793 (68%)|    -|
    | + activation_accelerator_Pipeline_bf16_to_float_loop  |     -|  4.83|    49154|  4.915e+05|         -|    49154|      -|        no|           -|          -|     35 (~0%)|     74 (~0%)|    -|
    |  o bf16_to_float_loop                                 |     -|  7.30|    49152|  4.915e+05|         2|        1|  49152|       yes|           -|          -|            -|            -|    -|
    | + activation_accelerator_Pipeline_stage_2_store       |     -|  0.00|    49155|  4.916e+05|         -|    49155|      -|        no|           -|          -|     41 (~0%)|    150 (~0%)|    -|
    |  o stage_2_store                                      |     -|  7.30|    49153|  4.915e+05|         3|        1|  49152|       yes|           -|          -|            -|            -|    -|
    | + float_safe_softmax3                                 |     -|  0.07|    18305|  1.830e+05|         -|    18305|      -|        no|   256 (88%)|  352 (28%)|  38502 (16%)|  73585 (62%)|    -|
    |  o tile_loop_tile_inner_loop                          |     -|  7.30|    18304|  1.830e+05|       286|        -|     64|        no|           -|          -|            -|            -|    -|
    |   + float_safe_softmax3_Pipeline_find_max_blocks      |     -|  0.11|       41|    410.000|         -|       41|      -|        no|           -|          -|    4017 (1%)|   10133 (8%)|    -|
    |    o find_max_blocks                                  |     -|  7.30|       39|    390.000|        17|        1|     24|       yes|           -|          -|            -|            -|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |     + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |   + fmaxf                                             |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |   + fmaxf                                             |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |   + float_safe_softmax3_Pipeline_exp_and_bucket       |     -|  0.44|       88|    880.000|         -|       88|      -|        no|           -|  350 (28%)|  31899 (13%)|  43500 (37%)|    -|
    |    o exp_and_bucket                                   |     -|  7.30|       86|    860.000|        18|        3|     24|       yes|           -|          -|            -|            -|    -|
    |   + float_safe_softmax3_Pipeline_reduce_partial       |     -|  0.07|       98|    980.000|         -|       98|      -|        no|           -|          -|     44 (~0%)|    256 (~0%)|    -|
    |    o reduce_partial                                   |    II|  7.30|       96|    960.000|         4|        3|     32|       yes|           -|          -|            -|            -|    -|
    |   + float_safe_softmax3_Pipeline_normalize_blocks     |     -|  0.24|       36|    360.000|         -|       36|      -|        no|           -|          -|   2151 (~0%)|    7950 (6%)|    -|
    |    o normalize_blocks                                 |     -|  7.30|       34|    340.000|        12|        1|     24|       yes|           -|          -|            -|            -|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                      |     -|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    | + activation_accelerator_Pipeline_stage_0_load0       |     -|  0.00|    49155|  4.916e+05|         -|    49155|      -|        no|           -|          -|     69 (~0%)|     85 (~0%)|    -|
    |  o stage_0_load0                                      |     -|  7.30|    49153|  4.915e+05|         3|        1|  49152|       yes|           -|          -|            -|            -|    -|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 256          | 16           | 64          | 16          |
| m_axi_gmem1 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 256          | 16           | 64          | 16          |
| m_axi_gmem2 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 256          | 16           | 64          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in0_1    | 0x10   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in0_2    | 0x14   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in1_1    | 0x1c   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x20   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | stage    | 0x34   | 32    | W      | Data signal of stage             |                                                                      |
| s_axi_control | config_r | 0x3c   | 32    | W      | Data signal of config_r          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| in0      | in        | unsigned short* |
| in1      | unused    | unsigned short* |
| out      | out       | unsigned short* |
| stage    | in        | int             |
| config   | in        | int             |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in0      | m_axi_gmem0   | interface |          |                                 |
| in0      | s_axi_control | register  | offset   | name=in0_1 offset=0x10 range=32 |
| in0      | s_axi_control | register  | offset   | name=in0_2 offset=0x14 range=32 |
| in1      | m_axi_gmem1   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x1c range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x20 range=32 |
| out      | m_axi_gmem2   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| stage    | s_axi_control | register  |          | name=stage offset=0x34 range=32 |
| config   | s_axi_control | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+---------------+-----------+--------+-------+-----------------------------------+
| HW Interface | Loop          | Direction | Length | Width | Location                          |
+--------------+---------------+-----------+--------+-------+-----------------------------------+
| m_axi_gmem0  | stage_0_load0 | read      | 49152  | 16    | activation_accelerator.cpp:1463:9 |
| m_axi_gmem2  | stage_2_store | write     | 49152  | 16    | activation_accelerator.cpp:1519:9 |
+--------------+---------------+-----------+--------+-------+-----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop          | Problem                                                                                               | Resolution | Location                          |
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem0  | in0      | stage_0_load0 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:1463:9 |
| m_axi_gmem2  | out      | stage_2_store | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:1519:9 |
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                                                        | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+-----------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| + activation_accelerator                                                    | 352 |        |              |      |         |         |
|  + activation_accelerator_Pipeline_bf16_to_float_loop                       | 0   |        |              |      |         |         |
|    add_ln395_fu_337_p2                                                      | -   |        | add_ln395    | add  | fabric  | 0       |
|  + activation_accelerator_Pipeline_stage_2_store                            | 0   |        |              |      |         |         |
|    add_ln1519_fu_346_p2                                                     | -   |        | add_ln1519   | add  | fabric  | 0       |
|  + float_safe_softmax3                                                      | 352 |        |              |      |         |         |
|    add_ln1237_fu_2184_p2                                                    | -   |        | add_ln1237   | add  | fabric  | 0       |
|    add_ln1235_fu_2392_p2                                                    | -   |        | add_ln1235   | add  | fabric  | 0       |
|    add_ln1237_1_fu_2210_p2                                                  | -   |        | add_ln1237_1 | add  | fabric  | 0       |
|    empty_67_fu_2228_p2                                                      | -   |        | empty_67     | add  | fabric  | 0       |
|    sub_ln1116_fu_2258_p2                                                    | -   |        | sub_ln1116   | sub  | fabric  | 0       |
|    add_ln1242_fu_2269_p2                                                    | -   |        | add_ln1242   | add  | fabric  | 0       |
|    add_ln1242_1_fu_2572_p2                                                  | -   |        | add_ln1242_1 | add  | fabric  | 0       |
|    add_ln1242_2_fu_2413_p2                                                  | -   |        | add_ln1242_2 | add  | fabric  | 0       |
|   + float_safe_softmax3_Pipeline_find_max_blocks                            | 0   |        |              |      |         |         |
|     add_ln1116_fu_1224_p2                                                   | -   |        | add_ln1116   | add  | fabric  | 0       |
|     add_ln1116_1_fu_1260_p2                                                 | -   |        | add_ln1116_1 | add  | fabric  | 0       |
|     add_ln1107_fu_1296_p2                                                   | -   |        | add_ln1107   | add  | fabric  | 0       |
|   + float_safe_softmax3_Pipeline_exp_and_bucket                             | 350 |        |              |      |         |         |
|     add_ln1171_fu_7043_p2                                                   | -   |        | add_ln1171   | add  | fabric  | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U147                                     | 7   |        | ex           | fexp | fulldsp | 7       |
|     add_ln1171_1_fu_7089_p2                                                 | -   |        | add_ln1171_1 | add  | fabric  | 0       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | x_assign_1   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | ex_1         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | x_assign_2   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | ex_2         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | x_assign_3   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | ex_3         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | x_assign_4   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | ex_4         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | x_assign_5   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | ex_5         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | x_assign_6   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | ex_6         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | x_assign_7   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | ex_7         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | x_assign_8   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | ex_8         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | x_assign_9   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | ex_9         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | x_assign_s   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | ex_32        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | x_assign_10  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | ex_33        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | x_assign_11  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | ex_34        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | x_assign_12  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | ex_35        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | x_assign_13  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | ex_36        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | x_assign_14  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | ex_37        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | x_assign_15  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | ex_38        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | x_assign_16  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | ex_39        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | x_assign_17  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | ex_40        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | x_assign_18  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | ex_41        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | x_assign_19  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | ex_42        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | x_assign_20  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | ex_43        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | x_assign_21  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | ex_44        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | x_assign_22  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | ex_45        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | x_assign_23  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | ex_46        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | x_assign_24  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | ex_47        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | x_assign_25  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | ex_48        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | x_assign_26  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | ex_49        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | x_assign_27  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | ex_50        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | x_assign_28  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | ex_51        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | x_assign_29  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | ex_52        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | x_assign_30  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | ex_53        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | sub_i24_186  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | tmp_185      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | sub_i24_187  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | tmp_186      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | sub_i24_188  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | tmp_187      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | sub_i24_189  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | tmp_188      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | sub_i24_190  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | tmp_189      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | sub_i24_191  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | tmp_190      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | sub_i24_192  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | tmp_191      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | sub_i24_193  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | tmp_192      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | sub_i24_194  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | tmp_193      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | sub_i24_195  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | tmp_194      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | sub_i24_196  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | tmp_195      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | sub_i24_197  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | tmp_196      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | sub_i24_198  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | tmp_197      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | sub_i24_199  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | tmp_198      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | sub_i24_200  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | tmp_199      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | sub_i24_201  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | tmp_200      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | sub_i24_202  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | tmp_201      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | sub_i24_203  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | tmp_202      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | sub_i24_204  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | tmp_203      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | sub_i24_205  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | tmp_204      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | sub_i24_206  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | tmp_205      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | sub_i24_207  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | tmp_206      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | sub_i24_208  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | tmp_207      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | sub_i24_209  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | tmp_208      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | sub_i24_210  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | tmp_209      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | sub_i24_211  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | tmp_210      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | sub_i24_212  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | tmp_211      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | sub_i24_213  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | tmp_212      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | sub_i24_214  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | tmp_213      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | sub_i24_215  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | tmp_214      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | sub_i24_216  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | tmp_215      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | sub_i24_155  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | tmp_154      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | sub_i24_156  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | tmp_155      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | sub_i24_157  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | tmp_156      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | sub_i24_158  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | tmp_157      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | sub_i24_159  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | tmp_158      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | sub_i24_160  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | tmp_159      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | sub_i24_161  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | tmp_160      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | sub_i24_162  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | tmp_161      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | sub_i24_163  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | tmp_162      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | sub_i24_164  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | tmp_163      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | sub_i24_165  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | tmp_164      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | sub_i24_166  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | tmp_165      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | sub_i24_167  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | tmp_166      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | sub_i24_168  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | tmp_167      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | sub_i24_169  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | tmp_168      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | sub_i24_170  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | tmp_169      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | sub_i24_171  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | tmp_170      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | sub_i24_172  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | tmp_171      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | sub_i24_173  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | tmp_172      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | sub_i24_174  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | tmp_173      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | sub_i24_175  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | tmp_174      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | sub_i24_176  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | tmp_175      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | sub_i24_177  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | tmp_176      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | sub_i24_178  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | tmp_177      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | sub_i24_179  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | tmp_178      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | sub_i24_180  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | tmp_179      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | sub_i24_181  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | tmp_180      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | sub_i24_182  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | tmp_181      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | sub_i24_183  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | tmp_182      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | sub_i24_184  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | tmp_183      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | sub_i24_185  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | tmp_184      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | sub_i24_124  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | tmp_123      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | sub_i24_125  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | tmp_124      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | sub_i24_126  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | tmp_125      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | sub_i24_127  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | tmp_126      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | sub_i24_128  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | tmp_127      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | sub_i24_129  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | tmp_128      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | sub_i24_130  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | tmp_129      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | sub_i24_131  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | tmp_130      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | sub_i24_132  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | tmp_131      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | sub_i24_133  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | tmp_132      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | sub_i24_134  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | tmp_133      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | sub_i24_135  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | tmp_134      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | sub_i24_136  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | tmp_135      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | sub_i24_137  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | tmp_136      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | sub_i24_138  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | tmp_137      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | sub_i24_139  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | tmp_138      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | sub_i24_140  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | tmp_139      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | sub_i24_141  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | tmp_140      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | sub_i24_142  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | tmp_141      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | sub_i24_143  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | tmp_142      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | sub_i24_144  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | tmp_143      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | sub_i24_145  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | tmp_144      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | sub_i24_146  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | tmp_145      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | sub_i24_147  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | tmp_146      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | sub_i24_148  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | tmp_147      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | sub_i24_149  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | tmp_148      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | sub_i24_150  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | tmp_149      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | sub_i24_151  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | tmp_150      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | sub_i24_152  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | tmp_151      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | sub_i24_153  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | tmp_152      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | sub_i24_154  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | tmp_153      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | sub_i24_93   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | tmp_92       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | sub_i24_94   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | tmp_93       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | sub_i24_95   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | tmp_94       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | sub_i24_96   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | tmp_95       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | sub_i24_97   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | tmp_96       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | sub_i24_98   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | tmp_97       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | sub_i24_99   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | tmp_98       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | sub_i24_100  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | tmp_99       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | sub_i24_101  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | tmp_100      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | sub_i24_102  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | tmp_101      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | sub_i24_103  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | tmp_102      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | sub_i24_104  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | tmp_103      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | sub_i24_105  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | tmp_104      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | sub_i24_106  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | tmp_105      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | sub_i24_107  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | tmp_106      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | sub_i24_108  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | tmp_107      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | sub_i24_109  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | tmp_108      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | sub_i24_110  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | tmp_109      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | sub_i24_111  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | tmp_110      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | sub_i24_112  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | tmp_111      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | sub_i24_113  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | tmp_112      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | sub_i24_114  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | tmp_113      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | sub_i24_115  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | tmp_114      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | sub_i24_116  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | tmp_115      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | sub_i24_117  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | tmp_116      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | sub_i24_118  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | tmp_117      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | sub_i24_119  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | tmp_118      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | sub_i24_120  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | tmp_119      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | sub_i24_121  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | tmp_120      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | sub_i24_122  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | tmp_121      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | sub_i24_123  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | tmp_122      | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | sub_i24_62   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | tmp_61       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | sub_i24_63   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | tmp_62       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | sub_i24_64   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | tmp_63       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | sub_i24_65   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | tmp_64       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | sub_i24_66   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | tmp_65       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | sub_i24_67   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | tmp_66       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | sub_i24_68   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | tmp_67       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | sub_i24_69   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | tmp_68       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | sub_i24_70   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | tmp_69       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | sub_i24_71   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | tmp_70       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | sub_i24_72   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | tmp_71       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | sub_i24_73   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | tmp_72       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | sub_i24_74   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | tmp_73       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | sub_i24_75   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | tmp_74       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | sub_i24_76   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | tmp_75       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | sub_i24_77   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | tmp_76       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | sub_i24_78   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | tmp_77       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | sub_i24_79   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | tmp_78       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | sub_i24_80   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | tmp_79       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | sub_i24_81   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | tmp_80       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | sub_i24_82   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | tmp_81       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | sub_i24_83   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | tmp_82       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | sub_i24_84   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | tmp_83       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | sub_i24_85   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | tmp_84       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | sub_i24_86   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | tmp_85       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | sub_i24_87   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | tmp_86       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | sub_i24_88   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | tmp_87       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | sub_i24_89   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | tmp_88       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | sub_i24_90   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | tmp_89       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | sub_i24_91   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | tmp_90       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | sub_i24_92   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | tmp_91       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | sub_i24_31   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | tmp_30       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | sub_i24_32   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | tmp_31       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | sub_i24_33   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | tmp_32       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | sub_i24_34   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | tmp_33       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | sub_i24_35   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | tmp_34       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | sub_i24_36   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | tmp_35       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | sub_i24_37   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | tmp_36       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | sub_i24_38   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | tmp_37       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | sub_i24_39   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | tmp_38       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | sub_i24_40   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | tmp_39       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | sub_i24_41   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | tmp_40       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | sub_i24_42   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | tmp_41       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | sub_i24_43   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | tmp_42       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | sub_i24_44   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | tmp_43       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | sub_i24_45   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | tmp_44       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | sub_i24_46   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | tmp_45       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | sub_i24_47   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | tmp_46       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | sub_i24_48   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | tmp_47       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | sub_i24_49   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | tmp_48       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | sub_i24_50   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | tmp_49       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | sub_i24_51   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | tmp_50       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | sub_i24_52   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | tmp_51       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | sub_i24_53   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | tmp_52       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | sub_i24_54   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | tmp_53       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | sub_i24_55   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | tmp_54       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | sub_i24_56   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | tmp_55       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | sub_i24_57   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | tmp_56       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | sub_i24_58   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | tmp_57       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | sub_i24_59   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | tmp_58       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | sub_i24_60   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | tmp_59       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | sub_i24_61   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | tmp_60       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U84                                      | 2   |        | sub_i24_s    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U148                                     | 7   |        | tmp          | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U85                                      | 2   |        | sub_i24_1    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U149                                     | 7   |        | tmp_1        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U86                                      | 2   |        | sub_i24_2    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U150                                     | 7   |        | tmp_2        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U87                                      | 2   |        | sub_i24_3    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U151                                     | 7   |        | tmp_3        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U88                                      | 2   |        | sub_i24_4    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U152                                     | 7   |        | tmp_4        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U89                                      | 2   |        | sub_i24_5    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U153                                     | 7   |        | tmp_5        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U90                                      | 2   |        | sub_i24_6    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U154                                     | 7   |        | tmp_6        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U91                                      | 2   |        | sub_i24_7    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U155                                     | 7   |        | tmp_7        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U92                                      | 2   |        | sub_i24_8    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U156                                     | 7   |        | tmp_8        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U93                                      | 2   |        | sub_i24_9    | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U157                                     | 7   |        | tmp_9        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U94                                      | 2   |        | sub_i24_10   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U158                                     | 7   |        | tmp_s        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U95                                      | 2   |        | sub_i24_11   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U159                                     | 7   |        | tmp_10       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U96                                      | 2   |        | sub_i24_12   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U160                                     | 7   |        | tmp_11       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U97                                      | 2   |        | sub_i24_13   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U161                                     | 7   |        | tmp_12       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U98                                      | 2   |        | sub_i24_14   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U162                                     | 7   |        | tmp_13       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U99                                      | 2   |        | sub_i24_15   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U163                                     | 7   |        | tmp_14       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U100                                     | 2   |        | sub_i24_16   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U164                                     | 7   |        | tmp_15       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U101                                     | 2   |        | sub_i24_17   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U165                                     | 7   |        | tmp_16       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U102                                     | 2   |        | sub_i24_18   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U166                                     | 7   |        | tmp_17       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U103                                     | 2   |        | sub_i24_19   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U167                                     | 7   |        | tmp_18       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U104                                     | 2   |        | sub_i24_20   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168                                     | 7   |        | tmp_19       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U105                                     | 2   |        | sub_i24_21   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U169                                     | 7   |        | tmp_20       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U106                                     | 2   |        | sub_i24_22   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U170                                     | 7   |        | tmp_21       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U107                                     | 2   |        | sub_i24_23   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U171                                     | 7   |        | tmp_22       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U108                                     | 2   |        | sub_i24_24   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U172                                     | 7   |        | tmp_23       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U109                                     | 2   |        | sub_i24_25   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U173                                     | 7   |        | tmp_24       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U110                                     | 2   |        | sub_i24_26   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U174                                     | 7   |        | tmp_25       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U111                                     | 2   |        | sub_i24_27   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U175                                     | 7   |        | tmp_26       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U112                                     | 2   |        | sub_i24_28   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U176                                     | 7   |        | tmp_27       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U113                                     | 2   |        | sub_i24_29   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U177                                     | 7   |        | tmp_28       | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U114                                     | 2   |        | sub_i24_30   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U178                                     | 7   |        | tmp_29       | fexp | fulldsp | 7       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U115                                     | 2   |        | partial      | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U116                                     | 2   |        | partial_1    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U117                                     | 2   |        | partial_2    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U118                                     | 2   |        | partial_3    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U119                                     | 2   |        | partial_4    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U120                                     | 2   |        | partial_5    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U121                                     | 2   |        | partial_6    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U122                                     | 2   |        | partial_7    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U123                                     | 2   |        | partial_8    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U124                                     | 2   |        | partial_9    | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U125                                     | 2   |        | partial_64   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U126                                     | 2   |        | partial_65   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U127                                     | 2   |        | partial_66   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U128                                     | 2   |        | partial_67   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U129                                     | 2   |        | partial_68   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U130                                     | 2   |        | partial_69   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U131                                     | 2   |        | partial_70   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U132                                     | 2   |        | partial_71   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U133                                     | 2   |        | partial_72   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U134                                     | 2   |        | partial_73   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U135                                     | 2   |        | partial_74   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U136                                     | 2   |        | partial_75   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U137                                     | 2   |        | partial_76   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U138                                     | 2   |        | partial_77   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U139                                     | 2   |        | partial_78   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U140                                     | 2   |        | partial_79   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U141                                     | 2   |        | partial_80   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U142                                     | 2   |        | partial_81   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U143                                     | 2   |        | partial_82   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U144                                     | 2   |        | partial_83   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U145                                     | 2   |        | partial_84   | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U146                                     | 2   |        | partial_85   | fadd | fulldsp | 3       |
|     add_ln1161_fu_7115_p2                                                   | -   |        | add_ln1161   | add  | fabric  | 0       |
|   + float_safe_softmax3_Pipeline_reduce_partial                             | 0   |        |              |      |         |         |
|     add_ln1188_fu_328_p2                                                    | -   |        | add_ln1188   | add  | fabric  | 0       |
|   + float_safe_softmax3_Pipeline_normalize_blocks                           | 0   |        |              |      |         |         |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U526                                       | -   |        | y            | fdiv | fabric  | 8       |
|     add_ln1213_fu_5654_p2                                                   | -   |        | add_ln1213   | add  | fabric  | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U527                                       | -   |        | y_1          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U528                                       | -   |        | y_2          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U529                                       | -   |        | y_3          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U530                                       | -   |        | y_4          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U531                                       | -   |        | y_5          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U532                                       | -   |        | y_6          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U533                                       | -   |        | y_7          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U534                                       | -   |        | y_8          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U535                                       | -   |        | y_9          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U536                                       | -   |        | y_10         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U537                                       | -   |        | y_11         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U538                                       | -   |        | y_12         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U539                                       | -   |        | y_13         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U540                                       | -   |        | y_14         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U541                                       | -   |        | y_15         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U542                                       | -   |        | y_16         | fdiv | fabric  | 8       |
|     add_ln1213_1_fu_5688_p2                                                 | -   |        | add_ln1213_1 | add  | fabric  | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U543                                       | -   |        | y_17         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U544                                       | -   |        | y_18         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U545                                       | -   |        | y_19         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U546                                       | -   |        | y_20         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U547                                       | -   |        | y_21         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U548                                       | -   |        | y_22         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U549                                       | -   |        | y_23         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U550                                       | -   |        | y_24         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U551                                       | -   |        | y_25         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U552                                       | -   |        | y_26         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U553                                       | -   |        | y_27         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U554                                       | -   |        | y_28         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U555                                       | -   |        | y_29         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U556                                       | -   |        | y_30         | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U557                                       | -   |        | y_31         | fdiv | fabric  | 8       |
|     add_ln1205_fu_4968_p2                                                   | -   |        | add_ln1205   | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_1_round_float32_to_bf16_ieee_fu_4354)  | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_3_round_float32_to_bf16_ieee_fu_4360)  | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_5_round_float32_to_bf16_ieee_fu_4366)  | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_7_round_float32_to_bf16_ieee_fu_4372)  | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_9_round_float32_to_bf16_ieee_fu_4378)  | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_11_round_float32_to_bf16_ieee_fu_4384) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_13_round_float32_to_bf16_ieee_fu_4390) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_15_round_float32_to_bf16_ieee_fu_4396) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_17_round_float32_to_bf16_ieee_fu_4402) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_19_round_float32_to_bf16_ieee_fu_4408) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_21_round_float32_to_bf16_ieee_fu_4414) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_23_round_float32_to_bf16_ieee_fu_4420) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_25_round_float32_to_bf16_ieee_fu_4426) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_27_round_float32_to_bf16_ieee_fu_4432) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_29_round_float32_to_bf16_ieee_fu_4438) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_31_round_float32_to_bf16_ieee_fu_4444) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_33_round_float32_to_bf16_ieee_fu_4450) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_35_round_float32_to_bf16_ieee_fu_4456) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_37_round_float32_to_bf16_ieee_fu_4462) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_39_round_float32_to_bf16_ieee_fu_4468) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_41_round_float32_to_bf16_ieee_fu_4474) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_43_round_float32_to_bf16_ieee_fu_4480) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_45_round_float32_to_bf16_ieee_fu_4486) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_47_round_float32_to_bf16_ieee_fu_4492) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_49_round_float32_to_bf16_ieee_fu_4498) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_51_round_float32_to_bf16_ieee_fu_4504) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_53_round_float32_to_bf16_ieee_fu_4510) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_55_round_float32_to_bf16_ieee_fu_4516) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_57_round_float32_to_bf16_ieee_fu_4522) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_59_round_float32_to_bf16_ieee_fu_4528) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_61_round_float32_to_bf16_ieee_fu_4534) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|    + round_float32_to_bf16_ieee (tmp_63_round_float32_to_bf16_ieee_fu_4540) | 0   |        |              |      |         |         |
|      rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|      add_ln63_fu_226_p2                                                     | -   |        | add_ln63     | add  | fabric  | 0       |
|  + activation_accelerator_Pipeline_stage_0_load0                            | 0   |        |              |      |         |         |
|    add_ln1463_fu_108_p2                                                     | -   |        | add_ln1463   | add  | fabric  | 0       |
+-----------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| Name                                                                            | BRAM | URAM | Pragma | Variable                                                                    | Storage | Impl | Latency |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| + activation_accelerator                                                        | 494  | 0    |        |                                                                             |         |      |         |
|   x_U                                                                           | 8    | -    |        | x                                                                           | rom_np  | auto | 1       |
|   x_1_U                                                                         | 8    | -    |        | x_1                                                                         | rom_np  | auto | 1       |
|   x_2_U                                                                         | 8    | -    |        | x_2                                                                         | rom_np  | auto | 1       |
|   x_3_U                                                                         | 8    | -    |        | x_3                                                                         | rom_np  | auto | 1       |
|   x_4_U                                                                         | 8    | -    |        | x_4                                                                         | rom_np  | auto | 1       |
|   x_5_U                                                                         | 8    | -    |        | x_5                                                                         | rom_np  | auto | 1       |
|   x_6_U                                                                         | 8    | -    |        | x_6                                                                         | rom_np  | auto | 1       |
|   x_7_U                                                                         | 8    | -    |        | x_7                                                                         | rom_np  | auto | 1       |
|   x_8_U                                                                         | 8    | -    |        | x_8                                                                         | rom_np  | auto | 1       |
|   x_9_U                                                                         | 8    | -    |        | x_9                                                                         | rom_np  | auto | 1       |
|   x_10_U                                                                        | 8    | -    |        | x_10                                                                        | rom_np  | auto | 1       |
|   x_11_U                                                                        | 8    | -    |        | x_11                                                                        | rom_np  | auto | 1       |
|   x_12_U                                                                        | 8    | -    |        | x_12                                                                        | rom_np  | auto | 1       |
|   x_13_U                                                                        | 8    | -    |        | x_13                                                                        | rom_np  | auto | 1       |
|   x_14_U                                                                        | 8    | -    |        | x_14                                                                        | rom_np  | auto | 1       |
|   x_15_U                                                                        | 8    | -    |        | x_15                                                                        | rom_np  | auto | 1       |
|   buf0_U                                                                        | 46   | -    |        | buf0                                                                        | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U   | 4    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i   | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U                               | 4    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U                               | 4    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U                               | 4    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U                               | 4    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U                               | 4    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U                               | 4    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15                               | ram_t2p | auto | 1       |
|  + float_safe_softmax3                                                          | 256  | 0    |        |                                                                             |         |      |         |
|    exp_x_U                                                                      | 1    | -    | yes    | exp_x                                                                       | ram_1p  | bram | 1       |
|    exp_x_1_U                                                                    | 1    | -    | yes    | exp_x_1                                                                     | ram_1p  | bram | 1       |
|    exp_x_2_U                                                                    | 1    | -    | yes    | exp_x_2                                                                     | ram_1p  | bram | 1       |
|    exp_x_3_U                                                                    | 1    | -    | yes    | exp_x_3                                                                     | ram_1p  | bram | 1       |
|    exp_x_4_U                                                                    | 1    | -    | yes    | exp_x_4                                                                     | ram_1p  | bram | 1       |
|    exp_x_5_U                                                                    | 1    | -    | yes    | exp_x_5                                                                     | ram_1p  | bram | 1       |
|    exp_x_6_U                                                                    | 1    | -    | yes    | exp_x_6                                                                     | ram_1p  | bram | 1       |
|    exp_x_7_U                                                                    | 1    | -    | yes    | exp_x_7                                                                     | ram_1p  | bram | 1       |
|    exp_x_8_U                                                                    | 1    | -    | yes    | exp_x_8                                                                     | ram_1p  | bram | 1       |
|    exp_x_9_U                                                                    | 1    | -    | yes    | exp_x_9                                                                     | ram_1p  | bram | 1       |
|    exp_x_10_U                                                                   | 1    | -    | yes    | exp_x_10                                                                    | ram_1p  | bram | 1       |
|    exp_x_11_U                                                                   | 1    | -    | yes    | exp_x_11                                                                    | ram_1p  | bram | 1       |
|    exp_x_12_U                                                                   | 1    | -    | yes    | exp_x_12                                                                    | ram_1p  | bram | 1       |
|    exp_x_13_U                                                                   | 1    | -    | yes    | exp_x_13                                                                    | ram_1p  | bram | 1       |
|    exp_x_14_U                                                                   | 1    | -    | yes    | exp_x_14                                                                    | ram_1p  | bram | 1       |
|    exp_x_15_U                                                                   | 1    | -    | yes    | exp_x_15                                                                    | ram_1p  | bram | 1       |
|    exp_x_16_U                                                                   | 1    | -    | yes    | exp_x_16                                                                    | ram_1p  | bram | 1       |
|    exp_x_17_U                                                                   | 1    | -    | yes    | exp_x_17                                                                    | ram_1p  | bram | 1       |
|    exp_x_18_U                                                                   | 1    | -    | yes    | exp_x_18                                                                    | ram_1p  | bram | 1       |
|    exp_x_19_U                                                                   | 1    | -    | yes    | exp_x_19                                                                    | ram_1p  | bram | 1       |
|    exp_x_20_U                                                                   | 1    | -    | yes    | exp_x_20                                                                    | ram_1p  | bram | 1       |
|    exp_x_21_U                                                                   | 1    | -    | yes    | exp_x_21                                                                    | ram_1p  | bram | 1       |
|    exp_x_22_U                                                                   | 1    | -    | yes    | exp_x_22                                                                    | ram_1p  | bram | 1       |
|    exp_x_23_U                                                                   | 1    | -    | yes    | exp_x_23                                                                    | ram_1p  | bram | 1       |
|    exp_x_24_U                                                                   | 1    | -    | yes    | exp_x_24                                                                    | ram_1p  | bram | 1       |
|    exp_x_25_U                                                                   | 1    | -    | yes    | exp_x_25                                                                    | ram_1p  | bram | 1       |
|    exp_x_26_U                                                                   | 1    | -    | yes    | exp_x_26                                                                    | ram_1p  | bram | 1       |
|    exp_x_27_U                                                                   | 1    | -    | yes    | exp_x_27                                                                    | ram_1p  | bram | 1       |
|    exp_x_28_U                                                                   | 1    | -    | yes    | exp_x_28                                                                    | ram_1p  | bram | 1       |
|    exp_x_29_U                                                                   | 1    | -    | yes    | exp_x_29                                                                    | ram_1p  | bram | 1       |
|    exp_x_30_U                                                                   | 1    | -    | yes    | exp_x_30                                                                    | ram_1p  | bram | 1       |
|    exp_x_31_U                                                                   | 1    | -    | yes    | exp_x_31                                                                    | ram_1p  | bram | 1       |
|    exp_x_32_U                                                                   | 1    | -    | yes    | exp_x_32                                                                    | ram_1p  | bram | 1       |
|    exp_x_33_U                                                                   | 1    | -    | yes    | exp_x_33                                                                    | ram_1p  | bram | 1       |
|    exp_x_34_U                                                                   | 1    | -    | yes    | exp_x_34                                                                    | ram_1p  | bram | 1       |
|    exp_x_35_U                                                                   | 1    | -    | yes    | exp_x_35                                                                    | ram_1p  | bram | 1       |
|    exp_x_36_U                                                                   | 1    | -    | yes    | exp_x_36                                                                    | ram_1p  | bram | 1       |
|    exp_x_37_U                                                                   | 1    | -    | yes    | exp_x_37                                                                    | ram_1p  | bram | 1       |
|    exp_x_38_U                                                                   | 1    | -    | yes    | exp_x_38                                                                    | ram_1p  | bram | 1       |
|    exp_x_39_U                                                                   | 1    | -    | yes    | exp_x_39                                                                    | ram_1p  | bram | 1       |
|    exp_x_40_U                                                                   | 1    | -    | yes    | exp_x_40                                                                    | ram_1p  | bram | 1       |
|    exp_x_41_U                                                                   | 1    | -    | yes    | exp_x_41                                                                    | ram_1p  | bram | 1       |
|    exp_x_42_U                                                                   | 1    | -    | yes    | exp_x_42                                                                    | ram_1p  | bram | 1       |
|    exp_x_43_U                                                                   | 1    | -    | yes    | exp_x_43                                                                    | ram_1p  | bram | 1       |
|    exp_x_44_U                                                                   | 1    | -    | yes    | exp_x_44                                                                    | ram_1p  | bram | 1       |
|    exp_x_45_U                                                                   | 1    | -    | yes    | exp_x_45                                                                    | ram_1p  | bram | 1       |
|    exp_x_46_U                                                                   | 1    | -    | yes    | exp_x_46                                                                    | ram_1p  | bram | 1       |
|    exp_x_47_U                                                                   | 1    | -    | yes    | exp_x_47                                                                    | ram_1p  | bram | 1       |
|    exp_x_48_U                                                                   | 1    | -    | yes    | exp_x_48                                                                    | ram_1p  | bram | 1       |
|    exp_x_49_U                                                                   | 1    | -    | yes    | exp_x_49                                                                    | ram_1p  | bram | 1       |
|    exp_x_50_U                                                                   | 1    | -    | yes    | exp_x_50                                                                    | ram_1p  | bram | 1       |
|    exp_x_51_U                                                                   | 1    | -    | yes    | exp_x_51                                                                    | ram_1p  | bram | 1       |
|    exp_x_52_U                                                                   | 1    | -    | yes    | exp_x_52                                                                    | ram_1p  | bram | 1       |
|    exp_x_53_U                                                                   | 1    | -    | yes    | exp_x_53                                                                    | ram_1p  | bram | 1       |
|    exp_x_54_U                                                                   | 1    | -    | yes    | exp_x_54                                                                    | ram_1p  | bram | 1       |
|    exp_x_55_U                                                                   | 1    | -    | yes    | exp_x_55                                                                    | ram_1p  | bram | 1       |
|    exp_x_56_U                                                                   | 1    | -    | yes    | exp_x_56                                                                    | ram_1p  | bram | 1       |
|    exp_x_57_U                                                                   | 1    | -    | yes    | exp_x_57                                                                    | ram_1p  | bram | 1       |
|    exp_x_58_U                                                                   | 1    | -    | yes    | exp_x_58                                                                    | ram_1p  | bram | 1       |
|    exp_x_59_U                                                                   | 1    | -    | yes    | exp_x_59                                                                    | ram_1p  | bram | 1       |
|    exp_x_60_U                                                                   | 1    | -    | yes    | exp_x_60                                                                    | ram_1p  | bram | 1       |
|    exp_x_61_U                                                                   | 1    | -    | yes    | exp_x_61                                                                    | ram_1p  | bram | 1       |
|    exp_x_62_U                                                                   | 1    | -    | yes    | exp_x_62                                                                    | ram_1p  | bram | 1       |
|    exp_x_63_U                                                                   | 1    | -    | yes    | exp_x_63                                                                    | ram_1p  | bram | 1       |
|    exp_x_64_U                                                                   | 1    | -    | yes    | exp_x_64                                                                    | ram_1p  | bram | 1       |
|    exp_x_65_U                                                                   | 1    | -    | yes    | exp_x_65                                                                    | ram_1p  | bram | 1       |
|    exp_x_66_U                                                                   | 1    | -    | yes    | exp_x_66                                                                    | ram_1p  | bram | 1       |
|    exp_x_67_U                                                                   | 1    | -    | yes    | exp_x_67                                                                    | ram_1p  | bram | 1       |
|    exp_x_68_U                                                                   | 1    | -    | yes    | exp_x_68                                                                    | ram_1p  | bram | 1       |
|    exp_x_69_U                                                                   | 1    | -    | yes    | exp_x_69                                                                    | ram_1p  | bram | 1       |
|    exp_x_70_U                                                                   | 1    | -    | yes    | exp_x_70                                                                    | ram_1p  | bram | 1       |
|    exp_x_71_U                                                                   | 1    | -    | yes    | exp_x_71                                                                    | ram_1p  | bram | 1       |
|    exp_x_72_U                                                                   | 1    | -    | yes    | exp_x_72                                                                    | ram_1p  | bram | 1       |
|    exp_x_73_U                                                                   | 1    | -    | yes    | exp_x_73                                                                    | ram_1p  | bram | 1       |
|    exp_x_74_U                                                                   | 1    | -    | yes    | exp_x_74                                                                    | ram_1p  | bram | 1       |
|    exp_x_75_U                                                                   | 1    | -    | yes    | exp_x_75                                                                    | ram_1p  | bram | 1       |
|    exp_x_76_U                                                                   | 1    | -    | yes    | exp_x_76                                                                    | ram_1p  | bram | 1       |
|    exp_x_77_U                                                                   | 1    | -    | yes    | exp_x_77                                                                    | ram_1p  | bram | 1       |
|    exp_x_78_U                                                                   | 1    | -    | yes    | exp_x_78                                                                    | ram_1p  | bram | 1       |
|    exp_x_79_U                                                                   | 1    | -    | yes    | exp_x_79                                                                    | ram_1p  | bram | 1       |
|    exp_x_80_U                                                                   | 1    | -    | yes    | exp_x_80                                                                    | ram_1p  | bram | 1       |
|    exp_x_81_U                                                                   | 1    | -    | yes    | exp_x_81                                                                    | ram_1p  | bram | 1       |
|    exp_x_82_U                                                                   | 1    | -    | yes    | exp_x_82                                                                    | ram_1p  | bram | 1       |
|    exp_x_83_U                                                                   | 1    | -    | yes    | exp_x_83                                                                    | ram_1p  | bram | 1       |
|    exp_x_84_U                                                                   | 1    | -    | yes    | exp_x_84                                                                    | ram_1p  | bram | 1       |
|    exp_x_85_U                                                                   | 1    | -    | yes    | exp_x_85                                                                    | ram_1p  | bram | 1       |
|    exp_x_86_U                                                                   | 1    | -    | yes    | exp_x_86                                                                    | ram_1p  | bram | 1       |
|    exp_x_87_U                                                                   | 1    | -    | yes    | exp_x_87                                                                    | ram_1p  | bram | 1       |
|    exp_x_88_U                                                                   | 1    | -    | yes    | exp_x_88                                                                    | ram_1p  | bram | 1       |
|    exp_x_89_U                                                                   | 1    | -    | yes    | exp_x_89                                                                    | ram_1p  | bram | 1       |
|    exp_x_90_U                                                                   | 1    | -    | yes    | exp_x_90                                                                    | ram_1p  | bram | 1       |
|    exp_x_91_U                                                                   | 1    | -    | yes    | exp_x_91                                                                    | ram_1p  | bram | 1       |
|    exp_x_92_U                                                                   | 1    | -    | yes    | exp_x_92                                                                    | ram_1p  | bram | 1       |
|    exp_x_93_U                                                                   | 1    | -    | yes    | exp_x_93                                                                    | ram_1p  | bram | 1       |
|    exp_x_94_U                                                                   | 1    | -    | yes    | exp_x_94                                                                    | ram_1p  | bram | 1       |
|    exp_x_95_U                                                                   | 1    | -    | yes    | exp_x_95                                                                    | ram_1p  | bram | 1       |
|    exp_x_96_U                                                                   | 1    | -    | yes    | exp_x_96                                                                    | ram_1p  | bram | 1       |
|    exp_x_97_U                                                                   | 1    | -    | yes    | exp_x_97                                                                    | ram_1p  | bram | 1       |
|    exp_x_98_U                                                                   | 1    | -    | yes    | exp_x_98                                                                    | ram_1p  | bram | 1       |
|    exp_x_99_U                                                                   | 1    | -    | yes    | exp_x_99                                                                    | ram_1p  | bram | 1       |
|    exp_x_100_U                                                                  | 1    | -    | yes    | exp_x_100                                                                   | ram_1p  | bram | 1       |
|    exp_x_101_U                                                                  | 1    | -    | yes    | exp_x_101                                                                   | ram_1p  | bram | 1       |
|    exp_x_102_U                                                                  | 1    | -    | yes    | exp_x_102                                                                   | ram_1p  | bram | 1       |
|    exp_x_103_U                                                                  | 1    | -    | yes    | exp_x_103                                                                   | ram_1p  | bram | 1       |
|    exp_x_104_U                                                                  | 1    | -    | yes    | exp_x_104                                                                   | ram_1p  | bram | 1       |
|    exp_x_105_U                                                                  | 1    | -    | yes    | exp_x_105                                                                   | ram_1p  | bram | 1       |
|    exp_x_106_U                                                                  | 1    | -    | yes    | exp_x_106                                                                   | ram_1p  | bram | 1       |
|    exp_x_107_U                                                                  | 1    | -    | yes    | exp_x_107                                                                   | ram_1p  | bram | 1       |
|    exp_x_108_U                                                                  | 1    | -    | yes    | exp_x_108                                                                   | ram_1p  | bram | 1       |
|    exp_x_109_U                                                                  | 1    | -    | yes    | exp_x_109                                                                   | ram_1p  | bram | 1       |
|    exp_x_110_U                                                                  | 1    | -    | yes    | exp_x_110                                                                   | ram_1p  | bram | 1       |
|    exp_x_111_U                                                                  | 1    | -    | yes    | exp_x_111                                                                   | ram_1p  | bram | 1       |
|    exp_x_112_U                                                                  | 1    | -    | yes    | exp_x_112                                                                   | ram_1p  | bram | 1       |
|    exp_x_113_U                                                                  | 1    | -    | yes    | exp_x_113                                                                   | ram_1p  | bram | 1       |
|    exp_x_114_U                                                                  | 1    | -    | yes    | exp_x_114                                                                   | ram_1p  | bram | 1       |
|    exp_x_115_U                                                                  | 1    | -    | yes    | exp_x_115                                                                   | ram_1p  | bram | 1       |
|    exp_x_116_U                                                                  | 1    | -    | yes    | exp_x_116                                                                   | ram_1p  | bram | 1       |
|    exp_x_117_U                                                                  | 1    | -    | yes    | exp_x_117                                                                   | ram_1p  | bram | 1       |
|    exp_x_118_U                                                                  | 1    | -    | yes    | exp_x_118                                                                   | ram_1p  | bram | 1       |
|    exp_x_119_U                                                                  | 1    | -    | yes    | exp_x_119                                                                   | ram_1p  | bram | 1       |
|    exp_x_120_U                                                                  | 1    | -    | yes    | exp_x_120                                                                   | ram_1p  | bram | 1       |
|    exp_x_121_U                                                                  | 1    | -    | yes    | exp_x_121                                                                   | ram_1p  | bram | 1       |
|    exp_x_122_U                                                                  | 1    | -    | yes    | exp_x_122                                                                   | ram_1p  | bram | 1       |
|    exp_x_123_U                                                                  | 1    | -    | yes    | exp_x_123                                                                   | ram_1p  | bram | 1       |
|    exp_x_124_U                                                                  | 1    | -    | yes    | exp_x_124                                                                   | ram_1p  | bram | 1       |
|    exp_x_125_U                                                                  | 1    | -    | yes    | exp_x_125                                                                   | ram_1p  | bram | 1       |
|    exp_x_126_U                                                                  | 1    | -    | yes    | exp_x_126                                                                   | ram_1p  | bram | 1       |
|    exp_x_127_U                                                                  | 1    | -    | yes    | exp_x_127                                                                   | ram_1p  | bram | 1       |
|    exp_x_128_U                                                                  | 1    | -    | yes    | exp_x_128                                                                   | ram_1p  | bram | 1       |
|    exp_x_129_U                                                                  | 1    | -    | yes    | exp_x_129                                                                   | ram_1p  | bram | 1       |
|    exp_x_130_U                                                                  | 1    | -    | yes    | exp_x_130                                                                   | ram_1p  | bram | 1       |
|    exp_x_131_U                                                                  | 1    | -    | yes    | exp_x_131                                                                   | ram_1p  | bram | 1       |
|    exp_x_132_U                                                                  | 1    | -    | yes    | exp_x_132                                                                   | ram_1p  | bram | 1       |
|    exp_x_133_U                                                                  | 1    | -    | yes    | exp_x_133                                                                   | ram_1p  | bram | 1       |
|    exp_x_134_U                                                                  | 1    | -    | yes    | exp_x_134                                                                   | ram_1p  | bram | 1       |
|    exp_x_135_U                                                                  | 1    | -    | yes    | exp_x_135                                                                   | ram_1p  | bram | 1       |
|    exp_x_136_U                                                                  | 1    | -    | yes    | exp_x_136                                                                   | ram_1p  | bram | 1       |
|    exp_x_137_U                                                                  | 1    | -    | yes    | exp_x_137                                                                   | ram_1p  | bram | 1       |
|    exp_x_138_U                                                                  | 1    | -    | yes    | exp_x_138                                                                   | ram_1p  | bram | 1       |
|    exp_x_139_U                                                                  | 1    | -    | yes    | exp_x_139                                                                   | ram_1p  | bram | 1       |
|    exp_x_140_U                                                                  | 1    | -    | yes    | exp_x_140                                                                   | ram_1p  | bram | 1       |
|    exp_x_141_U                                                                  | 1    | -    | yes    | exp_x_141                                                                   | ram_1p  | bram | 1       |
|    exp_x_142_U                                                                  | 1    | -    | yes    | exp_x_142                                                                   | ram_1p  | bram | 1       |
|    exp_x_143_U                                                                  | 1    | -    | yes    | exp_x_143                                                                   | ram_1p  | bram | 1       |
|    exp_x_144_U                                                                  | 1    | -    | yes    | exp_x_144                                                                   | ram_1p  | bram | 1       |
|    exp_x_145_U                                                                  | 1    | -    | yes    | exp_x_145                                                                   | ram_1p  | bram | 1       |
|    exp_x_146_U                                                                  | 1    | -    | yes    | exp_x_146                                                                   | ram_1p  | bram | 1       |
|    exp_x_147_U                                                                  | 1    | -    | yes    | exp_x_147                                                                   | ram_1p  | bram | 1       |
|    exp_x_148_U                                                                  | 1    | -    | yes    | exp_x_148                                                                   | ram_1p  | bram | 1       |
|    exp_x_149_U                                                                  | 1    | -    | yes    | exp_x_149                                                                   | ram_1p  | bram | 1       |
|    exp_x_150_U                                                                  | 1    | -    | yes    | exp_x_150                                                                   | ram_1p  | bram | 1       |
|    exp_x_151_U                                                                  | 1    | -    | yes    | exp_x_151                                                                   | ram_1p  | bram | 1       |
|    exp_x_152_U                                                                  | 1    | -    | yes    | exp_x_152                                                                   | ram_1p  | bram | 1       |
|    exp_x_153_U                                                                  | 1    | -    | yes    | exp_x_153                                                                   | ram_1p  | bram | 1       |
|    exp_x_154_U                                                                  | 1    | -    | yes    | exp_x_154                                                                   | ram_1p  | bram | 1       |
|    exp_x_155_U                                                                  | 1    | -    | yes    | exp_x_155                                                                   | ram_1p  | bram | 1       |
|    exp_x_156_U                                                                  | 1    | -    | yes    | exp_x_156                                                                   | ram_1p  | bram | 1       |
|    exp_x_157_U                                                                  | 1    | -    | yes    | exp_x_157                                                                   | ram_1p  | bram | 1       |
|    exp_x_158_U                                                                  | 1    | -    | yes    | exp_x_158                                                                   | ram_1p  | bram | 1       |
|    exp_x_159_U                                                                  | 1    | -    | yes    | exp_x_159                                                                   | ram_1p  | bram | 1       |
|    exp_x_160_U                                                                  | 1    | -    | yes    | exp_x_160                                                                   | ram_1p  | bram | 1       |
|    exp_x_161_U                                                                  | 1    | -    | yes    | exp_x_161                                                                   | ram_1p  | bram | 1       |
|    exp_x_162_U                                                                  | 1    | -    | yes    | exp_x_162                                                                   | ram_1p  | bram | 1       |
|    exp_x_163_U                                                                  | 1    | -    | yes    | exp_x_163                                                                   | ram_1p  | bram | 1       |
|    exp_x_164_U                                                                  | 1    | -    | yes    | exp_x_164                                                                   | ram_1p  | bram | 1       |
|    exp_x_165_U                                                                  | 1    | -    | yes    | exp_x_165                                                                   | ram_1p  | bram | 1       |
|    exp_x_166_U                                                                  | 1    | -    | yes    | exp_x_166                                                                   | ram_1p  | bram | 1       |
|    exp_x_167_U                                                                  | 1    | -    | yes    | exp_x_167                                                                   | ram_1p  | bram | 1       |
|    exp_x_168_U                                                                  | 1    | -    | yes    | exp_x_168                                                                   | ram_1p  | bram | 1       |
|    exp_x_169_U                                                                  | 1    | -    | yes    | exp_x_169                                                                   | ram_1p  | bram | 1       |
|    exp_x_170_U                                                                  | 1    | -    | yes    | exp_x_170                                                                   | ram_1p  | bram | 1       |
|    exp_x_171_U                                                                  | 1    | -    | yes    | exp_x_171                                                                   | ram_1p  | bram | 1       |
|    exp_x_172_U                                                                  | 1    | -    | yes    | exp_x_172                                                                   | ram_1p  | bram | 1       |
|    exp_x_173_U                                                                  | 1    | -    | yes    | exp_x_173                                                                   | ram_1p  | bram | 1       |
|    exp_x_174_U                                                                  | 1    | -    | yes    | exp_x_174                                                                   | ram_1p  | bram | 1       |
|    exp_x_175_U                                                                  | 1    | -    | yes    | exp_x_175                                                                   | ram_1p  | bram | 1       |
|    exp_x_176_U                                                                  | 1    | -    | yes    | exp_x_176                                                                   | ram_1p  | bram | 1       |
|    exp_x_177_U                                                                  | 1    | -    | yes    | exp_x_177                                                                   | ram_1p  | bram | 1       |
|    exp_x_178_U                                                                  | 1    | -    | yes    | exp_x_178                                                                   | ram_1p  | bram | 1       |
|    exp_x_179_U                                                                  | 1    | -    | yes    | exp_x_179                                                                   | ram_1p  | bram | 1       |
|    exp_x_180_U                                                                  | 1    | -    | yes    | exp_x_180                                                                   | ram_1p  | bram | 1       |
|    exp_x_181_U                                                                  | 1    | -    | yes    | exp_x_181                                                                   | ram_1p  | bram | 1       |
|    exp_x_182_U                                                                  | 1    | -    | yes    | exp_x_182                                                                   | ram_1p  | bram | 1       |
|    exp_x_183_U                                                                  | 1    | -    | yes    | exp_x_183                                                                   | ram_1p  | bram | 1       |
|    exp_x_184_U                                                                  | 1    | -    | yes    | exp_x_184                                                                   | ram_1p  | bram | 1       |
|    exp_x_185_U                                                                  | 1    | -    | yes    | exp_x_185                                                                   | ram_1p  | bram | 1       |
|    exp_x_186_U                                                                  | 1    | -    | yes    | exp_x_186                                                                   | ram_1p  | bram | 1       |
|    exp_x_187_U                                                                  | 1    | -    | yes    | exp_x_187                                                                   | ram_1p  | bram | 1       |
|    exp_x_188_U                                                                  | 1    | -    | yes    | exp_x_188                                                                   | ram_1p  | bram | 1       |
|    exp_x_189_U                                                                  | 1    | -    | yes    | exp_x_189                                                                   | ram_1p  | bram | 1       |
|    exp_x_190_U                                                                  | 1    | -    | yes    | exp_x_190                                                                   | ram_1p  | bram | 1       |
|    exp_x_191_U                                                                  | 1    | -    | yes    | exp_x_191                                                                   | ram_1p  | bram | 1       |
|    exp_x_192_U                                                                  | 1    | -    | yes    | exp_x_192                                                                   | ram_1p  | bram | 1       |
|    exp_x_193_U                                                                  | 1    | -    | yes    | exp_x_193                                                                   | ram_1p  | bram | 1       |
|    exp_x_194_U                                                                  | 1    | -    | yes    | exp_x_194                                                                   | ram_1p  | bram | 1       |
|    exp_x_195_U                                                                  | 1    | -    | yes    | exp_x_195                                                                   | ram_1p  | bram | 1       |
|    exp_x_196_U                                                                  | 1    | -    | yes    | exp_x_196                                                                   | ram_1p  | bram | 1       |
|    exp_x_197_U                                                                  | 1    | -    | yes    | exp_x_197                                                                   | ram_1p  | bram | 1       |
|    exp_x_198_U                                                                  | 1    | -    | yes    | exp_x_198                                                                   | ram_1p  | bram | 1       |
|    exp_x_199_U                                                                  | 1    | -    | yes    | exp_x_199                                                                   | ram_1p  | bram | 1       |
|    exp_x_200_U                                                                  | 1    | -    | yes    | exp_x_200                                                                   | ram_1p  | bram | 1       |
|    exp_x_201_U                                                                  | 1    | -    | yes    | exp_x_201                                                                   | ram_1p  | bram | 1       |
|    exp_x_202_U                                                                  | 1    | -    | yes    | exp_x_202                                                                   | ram_1p  | bram | 1       |
|    exp_x_203_U                                                                  | 1    | -    | yes    | exp_x_203                                                                   | ram_1p  | bram | 1       |
|    exp_x_204_U                                                                  | 1    | -    | yes    | exp_x_204                                                                   | ram_1p  | bram | 1       |
|    exp_x_205_U                                                                  | 1    | -    | yes    | exp_x_205                                                                   | ram_1p  | bram | 1       |
|    exp_x_206_U                                                                  | 1    | -    | yes    | exp_x_206                                                                   | ram_1p  | bram | 1       |
|    exp_x_207_U                                                                  | 1    | -    | yes    | exp_x_207                                                                   | ram_1p  | bram | 1       |
|    exp_x_208_U                                                                  | 1    | -    | yes    | exp_x_208                                                                   | ram_1p  | bram | 1       |
|    exp_x_209_U                                                                  | 1    | -    | yes    | exp_x_209                                                                   | ram_1p  | bram | 1       |
|    exp_x_210_U                                                                  | 1    | -    | yes    | exp_x_210                                                                   | ram_1p  | bram | 1       |
|    exp_x_211_U                                                                  | 1    | -    | yes    | exp_x_211                                                                   | ram_1p  | bram | 1       |
|    exp_x_212_U                                                                  | 1    | -    | yes    | exp_x_212                                                                   | ram_1p  | bram | 1       |
|    exp_x_213_U                                                                  | 1    | -    | yes    | exp_x_213                                                                   | ram_1p  | bram | 1       |
|    exp_x_214_U                                                                  | 1    | -    | yes    | exp_x_214                                                                   | ram_1p  | bram | 1       |
|    exp_x_215_U                                                                  | 1    | -    | yes    | exp_x_215                                                                   | ram_1p  | bram | 1       |
|    exp_x_216_U                                                                  | 1    | -    | yes    | exp_x_216                                                                   | ram_1p  | bram | 1       |
|    exp_x_217_U                                                                  | 1    | -    | yes    | exp_x_217                                                                   | ram_1p  | bram | 1       |
|    exp_x_218_U                                                                  | 1    | -    | yes    | exp_x_218                                                                   | ram_1p  | bram | 1       |
|    exp_x_219_U                                                                  | 1    | -    | yes    | exp_x_219                                                                   | ram_1p  | bram | 1       |
|    exp_x_220_U                                                                  | 1    | -    | yes    | exp_x_220                                                                   | ram_1p  | bram | 1       |
|    exp_x_221_U                                                                  | 1    | -    | yes    | exp_x_221                                                                   | ram_1p  | bram | 1       |
|    exp_x_222_U                                                                  | 1    | -    | yes    | exp_x_222                                                                   | ram_1p  | bram | 1       |
|    exp_x_223_U                                                                  | 1    | -    | yes    | exp_x_223                                                                   | ram_1p  | bram | 1       |
|    exp_x_224_U                                                                  | 1    | -    | yes    | exp_x_224                                                                   | ram_1p  | bram | 1       |
|    exp_x_225_U                                                                  | 1    | -    | yes    | exp_x_225                                                                   | ram_1p  | bram | 1       |
|    exp_x_226_U                                                                  | 1    | -    | yes    | exp_x_226                                                                   | ram_1p  | bram | 1       |
|    exp_x_227_U                                                                  | 1    | -    | yes    | exp_x_227                                                                   | ram_1p  | bram | 1       |
|    exp_x_228_U                                                                  | 1    | -    | yes    | exp_x_228                                                                   | ram_1p  | bram | 1       |
|    exp_x_229_U                                                                  | 1    | -    | yes    | exp_x_229                                                                   | ram_1p  | bram | 1       |
|    exp_x_230_U                                                                  | 1    | -    | yes    | exp_x_230                                                                   | ram_1p  | bram | 1       |
|    exp_x_231_U                                                                  | 1    | -    | yes    | exp_x_231                                                                   | ram_1p  | bram | 1       |
|    exp_x_232_U                                                                  | 1    | -    | yes    | exp_x_232                                                                   | ram_1p  | bram | 1       |
|    exp_x_233_U                                                                  | 1    | -    | yes    | exp_x_233                                                                   | ram_1p  | bram | 1       |
|    exp_x_234_U                                                                  | 1    | -    | yes    | exp_x_234                                                                   | ram_1p  | bram | 1       |
|    exp_x_235_U                                                                  | 1    | -    | yes    | exp_x_235                                                                   | ram_1p  | bram | 1       |
|    exp_x_236_U                                                                  | 1    | -    | yes    | exp_x_236                                                                   | ram_1p  | bram | 1       |
|    exp_x_237_U                                                                  | 1    | -    | yes    | exp_x_237                                                                   | ram_1p  | bram | 1       |
|    exp_x_238_U                                                                  | 1    | -    | yes    | exp_x_238                                                                   | ram_1p  | bram | 1       |
|    exp_x_239_U                                                                  | 1    | -    | yes    | exp_x_239                                                                   | ram_1p  | bram | 1       |
|    exp_x_240_U                                                                  | 1    | -    | yes    | exp_x_240                                                                   | ram_1p  | bram | 1       |
|    exp_x_241_U                                                                  | 1    | -    | yes    | exp_x_241                                                                   | ram_1p  | bram | 1       |
|    exp_x_242_U                                                                  | 1    | -    | yes    | exp_x_242                                                                   | ram_1p  | bram | 1       |
|    exp_x_243_U                                                                  | 1    | -    | yes    | exp_x_243                                                                   | ram_1p  | bram | 1       |
|    exp_x_244_U                                                                  | 1    | -    | yes    | exp_x_244                                                                   | ram_1p  | bram | 1       |
|    exp_x_245_U                                                                  | 1    | -    | yes    | exp_x_245                                                                   | ram_1p  | bram | 1       |
|    exp_x_246_U                                                                  | 1    | -    | yes    | exp_x_246                                                                   | ram_1p  | bram | 1       |
|    exp_x_247_U                                                                  | 1    | -    | yes    | exp_x_247                                                                   | ram_1p  | bram | 1       |
|    exp_x_248_U                                                                  | 1    | -    | yes    | exp_x_248                                                                   | ram_1p  | bram | 1       |
|    exp_x_249_U                                                                  | 1    | -    | yes    | exp_x_249                                                                   | ram_1p  | bram | 1       |
|    exp_x_250_U                                                                  | 1    | -    | yes    | exp_x_250                                                                   | ram_1p  | bram | 1       |
|    exp_x_251_U                                                                  | 1    | -    | yes    | exp_x_251                                                                   | ram_1p  | bram | 1       |
|    exp_x_252_U                                                                  | 1    | -    | yes    | exp_x_252                                                                   | ram_1p  | bram | 1       |
|    exp_x_253_U                                                                  | 1    | -    | yes    | exp_x_253                                                                   | ram_1p  | bram | 1       |
|    exp_x_254_U                                                                  | 1    | -    | yes    | exp_x_254                                                                   | ram_1p  | bram | 1       |
|    exp_x_255_U                                                                  | 1    | -    | yes    | exp_x_255                                                                   | ram_1p  | bram | 1       |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+------------+--------------------+------------------------------------------------------------+-------------------------------------------------------------------+
| Type       | Options            | Location                                                   | Messages                                                          |
+------------+--------------------+------------------------------------------------------------+-------------------------------------------------------------------+
| allocation | instances=fexp     | activation_accelerator.cpp:1344 in float_safe_softmax2pass | unexpected pragma argument 'fexp', expects function/operation     |
| allocation | instances=fdiv     | activation_accelerator.cpp:1345 in float_safe_softmax2pass | unexpected pragma argument 'fdiv', expects function/operation     |
| allocation | instances=fadd     | activation_accelerator.cpp:1346 in float_safe_softmax2pass | unexpected pragma argument 'fadd', expects function/operation     |
| allocation | instances=fsub     | activation_accelerator.cpp:1347 in float_safe_softmax2pass | unexpected pragma argument 'fsub', expects function/operation     |
| allocation | instances=faddfsub | activation_accelerator.cpp:1348 in float_safe_softmax2pass | unexpected pragma argument 'faddfsub', expects function/operation |
+------------+--------------------+------------------------------------------------------------+-------------------------------------------------------------------+

* Pragmas with Warnings
+------------+----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
| Type       | Options                          | Location                                                    | Messages                                                                                                                            |
+------------+----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
| dependence | variable=partial_max inter false | activation_accelerator.cpp:1096 in row_max_hls, partial_max | Dependence pragma in loop 'row_unroll_loop' (activation_accelerator.cpp:1246:13) is removed because the loop is unrolled completely |
+------------+----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
| Type            | Options                                                                                                | Location                                                          |
+-----------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
| inline          | off                                                                                                    | activation_accelerator.cpp:421 in float_silu2                     |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:427 in float_silu2                     |
| unroll          |                                                                                                        | activation_accelerator.cpp:430 in float_silu2                     |
| inline          | off                                                                                                    | activation_accelerator.cpp:533 in float_rms_norm3                 |
| array_partition | variable=partial_sum_sq complete                                                                       | activation_accelerator.cpp:540 in float_rms_norm3, partial_sum_sq |
| dependence      | variable=partial_sum_sq inter false                                                                    | activation_accelerator.cpp:541 in float_rms_norm3, partial_sum_sq |
| unroll          |                                                                                                        | activation_accelerator.cpp:546 in float_rms_norm3                 |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:553 in float_rms_norm3                 |
| unroll          |                                                                                                        | activation_accelerator.cpp:556 in float_rms_norm3                 |
| unroll          |                                                                                                        | activation_accelerator.cpp:568 in float_rms_norm3                 |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:579 in float_rms_norm3                 |
| unroll          |                                                                                                        | activation_accelerator.cpp:582 in float_rms_norm3                 |
| inline          | off                                                                                                    | activation_accelerator.cpp:730 in float_layer_norm3               |
| array_partition | variable=partial_sum complete                                                                          | activation_accelerator.cpp:737 in float_layer_norm3, partial_sum  |
| dependence      | variable=partial_sum inter false                                                                       | activation_accelerator.cpp:738 in float_layer_norm3, partial_sum  |
| unroll          |                                                                                                        | activation_accelerator.cpp:743 in float_layer_norm3               |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:750 in float_layer_norm3               |
| unroll          |                                                                                                        | activation_accelerator.cpp:753 in float_layer_norm3               |
| unroll          |                                                                                                        | activation_accelerator.cpp:765 in float_layer_norm3               |
| array_partition | variable=partial_var complete                                                                          | activation_accelerator.cpp:773 in float_layer_norm3, partial_var  |
| dependence      | variable=partial_var inter false                                                                       | activation_accelerator.cpp:774 in float_layer_norm3, partial_var  |
| unroll          |                                                                                                        | activation_accelerator.cpp:779 in float_layer_norm3               |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:786 in float_layer_norm3               |
| unroll          |                                                                                                        | activation_accelerator.cpp:789 in float_layer_norm3               |
| unroll          |                                                                                                        | activation_accelerator.cpp:802 in float_layer_norm3               |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:812 in float_layer_norm3               |
| unroll          |                                                                                                        | activation_accelerator.cpp:815 in float_layer_norm3               |
| inline          | off                                                                                                    | activation_accelerator.cpp:865 in float_gelu2                     |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:876 in float_gelu2                     |
| unroll          |                                                                                                        | activation_accelerator.cpp:879 in float_gelu2                     |
| inline          | off                                                                                                    | activation_accelerator.cpp:906 in float_add2                      |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:912 in float_add2                      |
| unroll          |                                                                                                        | activation_accelerator.cpp:915 in float_add2                      |
| inline          |                                                                                                        | activation_accelerator.cpp:1093 in row_max_hls                    |
| array_partition | variable=partial_max complete                                                                          | activation_accelerator.cpp:1095 in row_max_hls, partial_max       |
| unroll          |                                                                                                        | activation_accelerator.cpp:1101 in row_max_hls                    |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:1108 in row_max_hls                    |
| array_partition | variable=blk complete                                                                                  | activation_accelerator.cpp:1110 in row_max_hls, blk               |
| unroll          |                                                                                                        | activation_accelerator.cpp:1114 in row_max_hls                    |
| unroll          |                                                                                                        | activation_accelerator.cpp:1122 in row_max_hls                    |
| unroll          |                                                                                                        | activation_accelerator.cpp:1134 in row_max_hls                    |
| inline          |                                                                                                        | activation_accelerator.cpp:1148 in row_exp_bucket_sum             |
| array_partition | variable=partial complete                                                                              | activation_accelerator.cpp:1150 in row_exp_bucket_sum, partial    |
| unroll          |                                                                                                        | activation_accelerator.cpp:1155 in row_exp_bucket_sum             |
| pipeline        | II=3                                                                                                   | activation_accelerator.cpp:1162 in row_exp_bucket_sum             |
| array_partition | variable=e complete                                                                                    | activation_accelerator.cpp:1164 in row_exp_bucket_sum, e          |
| unroll          |                                                                                                        | activation_accelerator.cpp:1169 in row_exp_bucket_sum             |
| unroll          |                                                                                                        | activation_accelerator.cpp:1179 in row_exp_bucket_sum             |
| inline          |                                                                                                        | activation_accelerator.cpp:1203 in row_norm_store_hls             |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:1206 in row_norm_store_hls             |
| unroll          |                                                                                                        | activation_accelerator.cpp:1209 in row_norm_store_hls             |
| bind_storage    | variable=exp_x type=ram_1p impl=bram                                                                   | activation_accelerator.cpp:1229 in float_safe_softmax3, exp_x     |
| dependence      | variable=exp_x inter false                                                                             | activation_accelerator.cpp:1230 in float_safe_softmax3, exp_x     |
| array_partition | variable=exp_x cyclic factor=UF dim=2                                                                  | activation_accelerator.cpp:1231 in float_safe_softmax3, exp_x     |
| array_partition | variable=exp_x complete dim=1                                                                          | activation_accelerator.cpp:1232 in float_safe_softmax3, exp_x     |
| unroll          |                                                                                                        | activation_accelerator.cpp:1247 in float_safe_softmax3            |
| inline          |                                                                                                        | activation_accelerator.cpp:1278 in row_exp_sum_only               |
| array_partition | variable=partial_sum complete                                                                          | activation_accelerator.cpp:1280 in row_exp_sum_only, partial_sum  |
| unroll          |                                                                                                        | activation_accelerator.cpp:1283 in row_exp_sum_only               |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:1289 in row_exp_sum_only               |
| array_partition | variable=e complete                                                                                    | activation_accelerator.cpp:1291 in row_exp_sum_only, e            |
| unroll          |                                                                                                        | activation_accelerator.cpp:1294 in row_exp_sum_only               |
| unroll          |                                                                                                        | activation_accelerator.cpp:1301 in row_exp_sum_only               |
| unroll          |                                                                                                        | activation_accelerator.cpp:1310 in row_exp_sum_only               |
| inline          |                                                                                                        | activation_accelerator.cpp:1322 in row_exp_norm_store_twopass     |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:1325 in row_exp_norm_store_twopass     |
| array_partition | variable=e complete                                                                                    | activation_accelerator.cpp:1327 in row_exp_norm_store_twopass, e  |
| unroll          |                                                                                                        | activation_accelerator.cpp:1330 in row_exp_norm_store_twopass     |
| array_partition | variable=xmax complete                                                                                 | activation_accelerator.cpp:1359 in float_safe_softmax2pass, xmax  |
| array_partition | variable=sexp complete                                                                                 | activation_accelerator.cpp:1360 in float_safe_softmax2pass, sexp  |
| unroll          |                                                                                                        | activation_accelerator.cpp:1365 in float_safe_softmax2pass        |
| unroll          |                                                                                                        | activation_accelerator.cpp:1379 in float_safe_softmax2pass        |
| inline          | off                                                                                                    | activation_accelerator.cpp:1404 in float_multiply2                |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:1410 in float_multiply2                |
| unroll          |                                                                                                        | activation_accelerator.cpp:1413 in float_multiply2                |
| interface       | m_axi port=in0 offset=slave bundle=gmem0 max_read_burst_length=256 num_read_outstanding=64 depth=49152 | activation_accelerator.cpp:1449 in activation_accelerator, in0    |
| interface       | m_axi port=in1 offset=slave bundle=gmem1 max_read_burst_length=256 num_read_outstanding=64 depth=49152 | activation_accelerator.cpp:1450 in activation_accelerator, in1    |
| interface       | m_axi port=out offset=slave bundle=gmem2 max_read_burst_length=256 num_read_outstanding=64 depth=49152 | activation_accelerator.cpp:1451 in activation_accelerator, out    |
| interface       | s_axilite port=stage                                                                                   | activation_accelerator.cpp:1452 in activation_accelerator, stage  |
| interface       | s_axilite port=config                                                                                  | activation_accelerator.cpp:1453 in activation_accelerator, config |
| interface       | s_axilite port=return                                                                                  | activation_accelerator.cpp:1454 in activation_accelerator, return |
+-----------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+

* Inferred Pragmas
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------+
| Source Pragma                            | Inferred Pragma | Options                                | Location                             |
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------+
| pipeline activation_accelerator.cpp:1162 | array_partition | dim=1 type=cyclic factor=16 variable=x | variable x in activation_accelerator |
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------+


