use pgl_defs,pgl12g_defs;


/******************************************************************************
********************************************************************************/

architecture
device devPGL12G
{

    property
    (
      enum DEVICE_PACKAGES PKG = "FBG256",
      enum DEVICE_SPEEDGRADE SPEED = "-6"
    );

    port 
    (
       inout VDD11_CLK,
       inout VSS_CLK,
       inout VDD11,
       inout VSS,
       inout VDD33,
       inout VDD33A,
       inout VDD33A_PLL,
       inout VSSA,
       inout VSSA_PLL0,
       inout VSSA_PLL1,
       inout VSSA_PLL2,
       inout VSSA_PLL3,
       inout VDDIOCFG,
       inout VSSIOCFG,
       inout VDDEFUSE,
       inout VDDIOL1,
       inout VDDIOR0,
       inout VDDIOR1,
       inout VDDIOL0,
       inout VSSIOL1,
       inout VSSIOL0,
       inout VSSIOR0,
       inout VSSIOR1,
       inout CFG_DONE,
       input RST_N,
       input TCK,
       input TMS,
       input TDI,
       output TDO,
       output CFG_I_FCLK,
       input VA0,
       input VA1,
       input REXT,
       input VREF_EXT,
       inout I_D0,
       inout I_D1,
       inout I_D2,
       inout I_D3,
       output I_FCS_N,
       inout L0_PAD0,
       inout L0_PAD1,
       inout L0_PAD2,
       inout L0_PAD3,
       inout L0_PAD4,
       inout L0_PAD5,
       inout L0_PAD6,
       inout L0_PAD7,
       inout L0_PAD8,
       inout L0_PAD9,
       inout L0_PAD10,
       inout L0_PAD11,
       inout L0_PAD12,
       inout L0_PAD13,
       inout L0_PAD14,
       inout L0_PAD15,
       inout L0_PAD16,
       inout L0_PAD17,
       inout L0_PAD18,
       inout L0_PAD19,
       inout L0_PAD20,
       inout L0_PAD21,
       inout L0_PAD22,
       inout L0_PAD23,
       inout L0_PAD24,
       inout L0_PAD25,
       inout L0_PAD26,
       inout L0_PAD27,
       inout L0_PAD28,
       inout L0_PAD29,
       inout L0_PAD30,
       inout L0_PAD31,
       inout L0_PAD32,
       inout L0_PAD33,
       inout L0_PAD34,
       inout L0_PAD35,
       inout L0_PAD36,
       inout L0_PAD37,
       inout L0_PAD38,
       inout L0_PAD39,
       inout L1_PAD0,
       inout L1_PAD1,
       inout L1_PAD2,
       inout L1_PAD3,
       inout L1_PAD4,
       inout L1_PAD5,
       inout L1_PAD6,
       inout L1_PAD7,
       inout L1_PAD8,
       inout L1_PAD9,
       inout L1_PAD10,
       inout L1_PAD11,
       inout L1_PAD12,
       inout L1_PAD13,
       inout L1_PAD14,
       inout L1_PAD15,
       inout L1_PAD16,
       inout L1_PAD17,
       inout L1_PAD18,
       inout L1_PAD19,
       inout L1_PAD20,
       inout L1_PAD21,
       inout L1_PAD22,
       inout L1_PAD23,
       inout L1_PAD24,
       inout L1_PAD25,
       inout L1_PAD26,
       inout L1_PAD27,
       inout L1_PAD28,
       inout L1_PAD29,
       inout L1_PAD30,
       inout L1_PAD31,
       inout L1_PAD32,
       inout L1_PAD33,
       inout L1_PAD34,
       inout L1_PAD35,
       inout L1_PAD36,
       inout L1_PAD37,
       inout L1_PAD38,
       inout L1_PAD39,
       inout R0_PAD0,
       inout R0_PAD1,
       inout R0_PAD2,
       inout R0_PAD3,
       inout R0_PAD4,
       inout R0_PAD5,
       inout R0_PAD6,
       inout R0_PAD7,
       inout R0_PAD8,
       inout R0_PAD9,
       inout R0_PAD10,
       inout R0_PAD11,
       inout R0_PAD12,
       inout R0_PAD13,
       inout R0_PAD14,
       inout R0_PAD15,
       inout R0_PAD16,
       inout R0_PAD17,
       inout R0_PAD18,
       inout R0_PAD19,
       inout R0_PAD20,
       inout R0_PAD21,
       inout R0_PAD22,
       inout R0_PAD23,
       inout R0_PAD24,
       inout R0_PAD25,
       inout R0_PAD26,
       inout R0_PAD27,
       inout R0_PAD28,
       inout R0_PAD29,
       inout R0_PAD30,
       inout R0_PAD31,
       inout R0_PAD32,
       inout R0_PAD33,
       inout R0_PAD34,
       inout R0_PAD35,
       inout R0_PAD36,
       inout R0_PAD37,
       inout R0_PAD38,
       inout R0_PAD39,
       inout R1_PAD0,
       inout R1_PAD1,
       inout R1_PAD2,
       inout R1_PAD3,
       inout R1_PAD4,
       inout R1_PAD5,
       inout R1_PAD6,
       inout R1_PAD7,
       inout R1_PAD8,
       inout R1_PAD9,
       inout R1_PAD10,
       inout R1_PAD11,
       inout R1_PAD12,
       inout R1_PAD13,
       inout R1_PAD14,
       inout R1_PAD15,
       inout R1_PAD16,
       inout R1_PAD17,
       inout R1_PAD18,
       inout R1_PAD19,
       inout R1_PAD20,
       inout R1_PAD21,
       inout R1_PAD22,
       inout R1_PAD23,
       inout R1_PAD24,
       inout R1_PAD25,
       inout R1_PAD26,
       inout R1_PAD27,
       inout R1_PAD28,
       inout R1_PAD29,
       inout R1_PAD30,
       inout R1_PAD31,
       inout R1_PAD32,
       inout R1_PAD33,
       inout R1_PAD34,
       inout R1_PAD35,
       inout R1_PAD36,
       inout R1_PAD37,
       inout R1_PAD38,
       inout R1_PAD39

     );


   

}; // end of architecture device PGL12G
/***********************************************************************************
************************************************************************************/

library work;
use pgl_defs,pgl12g_defs;
structure arch_nl generate_grid of devPGL12G
{

    unsigned int X,Y;
    X = NUM_GRID_X * NUM_TILE_X;
    Y = NUM_GRID_Y * (NUM_TILE_Y + 1);

    generate ( X # Y ) of site stARCH
        {
            // DEBUG
            // printf("***");
            // printf("*** Generating architectural grid (%d by %d).", MAX_X, MAX_Y);
            // printf("***");
        };

    wire ntVDD11_CLK, ntVSS_CLK;
    wire ntVDD11, ntVSS, ntVSSA, ntVDD33, ntVDD33A, ntVDD33A_PLL;
    wire ntVSSA_PLL0, ntVSSA_PLL1, ntVSSA_PLL2, ntVSSA_PLL3;
    wire ntVDDIOCFG, ntVSSIOCFG, ntVDDEFUSE;

    wire ntVDDIOL1, ntVDDIOR0, ntVDDIOR1, ntVDDIOL0;
    wire ntVSSIOL1, ntVSSIOL0, ntVSSIOR0, ntVSSIOR1;
    wire ntCFG_DONE, ntRST_N;
    wire ntTCK, ntTMS, ntTDI, ntTDO;
    wire ntCFG_I_FCLK,ntI_FCS_N;
    wire ntI_D0,ntI_D1,ntI_D2,ntI_D3;
    wire ntVA0;
    wire ntVA1;
    wire ntREXT;
    wire ntVREF_EXT;
    wire ntL0_PAD0;
    wire ntL0_PAD1;
    wire ntL0_PAD2;
    wire ntL0_PAD3;
    wire ntL0_PAD4;
    wire ntL0_PAD5;
    wire ntL0_PAD6;
    wire ntL0_PAD7;
    wire ntL0_PAD8;
    wire ntL0_PAD9;
    wire ntL0_PAD10;
    wire ntL0_PAD11;
    wire ntL0_PAD12;
    wire ntL0_PAD13;
    wire ntL0_PAD14;
    wire ntL0_PAD15;
    wire ntL0_PAD16;
    wire ntL0_PAD17;
    wire ntL0_PAD18;
    wire ntL0_PAD19;
    wire ntL0_PAD20;
    wire ntL0_PAD21;
    wire ntL0_PAD22;
    wire ntL0_PAD23;
    wire ntL0_PAD24;
    wire ntL0_PAD25;
    wire ntL0_PAD26;
    wire ntL0_PAD27;
    wire ntL0_PAD28;
    wire ntL0_PAD29;
    wire ntL0_PAD30;
    wire ntL0_PAD31;
    wire ntL0_PAD32;
    wire ntL0_PAD33;
    wire ntL0_PAD34;
    wire ntL0_PAD35;
    wire ntL0_PAD36;
    wire ntL0_PAD37;
    wire ntL0_PAD38;
    wire ntL0_PAD39;

    wire ntL1_PAD0;
    wire ntL1_PAD1;
    wire ntL1_PAD2;
    wire ntL1_PAD3;
    wire ntL1_PAD4;
    wire ntL1_PAD5;
    wire ntL1_PAD6;
    wire ntL1_PAD7;
    wire ntL1_PAD8;
    wire ntL1_PAD9;
    wire ntL1_PAD10;
    wire ntL1_PAD11;
    wire ntL1_PAD12;
    wire ntL1_PAD13;
    wire ntL1_PAD14;
    wire ntL1_PAD15;
    wire ntL1_PAD16;
    wire ntL1_PAD17;
    wire ntL1_PAD18;
    wire ntL1_PAD19;
    wire ntL1_PAD20;
    wire ntL1_PAD21;
    wire ntL1_PAD22;
    wire ntL1_PAD23;
    wire ntL1_PAD24;
    wire ntL1_PAD25;
    wire ntL1_PAD26;
    wire ntL1_PAD27;
    wire ntL1_PAD28;
    wire ntL1_PAD29;
    wire ntL1_PAD30;
    wire ntL1_PAD31;
    wire ntL1_PAD32;
    wire ntL1_PAD33;
    wire ntL1_PAD34;
    wire ntL1_PAD35;
    wire ntL1_PAD36;
    wire ntL1_PAD37;
    wire ntL1_PAD38;
    wire ntL1_PAD39;

    wire ntR0_PAD0;
    wire ntR0_PAD1;
    wire ntR0_PAD2;
    wire ntR0_PAD3;
    wire ntR0_PAD4;
    wire ntR0_PAD5;
    wire ntR0_PAD6;
    wire ntR0_PAD7;
    wire ntR0_PAD8;
    wire ntR0_PAD9;
    wire ntR0_PAD10;
    wire ntR0_PAD11;
    wire ntR0_PAD12;
    wire ntR0_PAD13;
    wire ntR0_PAD14;
    wire ntR0_PAD15;
    wire ntR0_PAD16;
    wire ntR0_PAD17;
    wire ntR0_PAD18;
    wire ntR0_PAD19;
    wire ntR0_PAD20;
    wire ntR0_PAD21;
    wire ntR0_PAD22;
    wire ntR0_PAD23;
    wire ntR0_PAD24;
    wire ntR0_PAD25;
    wire ntR0_PAD26;
    wire ntR0_PAD27;
    wire ntR0_PAD28;
    wire ntR0_PAD29;
    wire ntR0_PAD30;
    wire ntR0_PAD31;
    wire ntR0_PAD32;
    wire ntR0_PAD33;
    wire ntR0_PAD34;
    wire ntR0_PAD35;
    wire ntR0_PAD36;
    wire ntR0_PAD37;
    wire ntR0_PAD38;
    wire ntR0_PAD39;

    wire ntR1_PAD0;
    wire ntR1_PAD1;
    wire ntR1_PAD2;
    wire ntR1_PAD3;
    wire ntR1_PAD4;
    wire ntR1_PAD5;
    wire ntR1_PAD6;
    wire ntR1_PAD7;
    wire ntR1_PAD8;
    wire ntR1_PAD9;
    wire ntR1_PAD10;
    wire ntR1_PAD11;
    wire ntR1_PAD12;
    wire ntR1_PAD13;
    wire ntR1_PAD14;
    wire ntR1_PAD15;
    wire ntR1_PAD16;
    wire ntR1_PAD17;
    wire ntR1_PAD18;
    wire ntR1_PAD19;
    wire ntR1_PAD20;
    wire ntR1_PAD21;
    wire ntR1_PAD22;
    wire ntR1_PAD23;
    wire ntR1_PAD24;
    wire ntR1_PAD25;
    wire ntR1_PAD26;
    wire ntR1_PAD27;
    wire ntR1_PAD28;
    wire ntR1_PAD29;
    wire ntR1_PAD30;
    wire ntR1_PAD31;
    wire ntR1_PAD32;
    wire ntR1_PAD33;
    wire ntR1_PAD34;
    wire ntR1_PAD35;
    wire ntR1_PAD36;
    wire ntR1_PAD37;
    wire ntR1_PAD38;
    wire ntR1_PAD39;


    ntVDD11_CLK       <= VDD11_CLK;
    ntVSS_CLK         <= VSS_CLK;
    ntVDD11           <= VDD11;
    ntVSS             <= VSS;
    ntVSSA            <= VSSA;
    ntVSSA_PLL0      <= VSSA_PLL0;
    ntVSSA_PLL1      <= VSSA_PLL1;
    ntVSSA_PLL2      <= VSSA_PLL2;
    ntVSSA_PLL3      <= VSSA_PLL3;
    ntVDD33           <= VDD33;
    ntVDD33A          <= VDD33A;
    ntVDD33A_PLL     <= VDD33A_PLL;
    ntVDDIOCFG        <= VDDIOCFG;
    ntVSSIOCFG        <= VSSIOCFG;
    ntVDDEFUSE        <= VDDEFUSE;
    ntVDDIOL1         <= VDDIOL1;
    ntVDDIOR0         <= VDDIOR0;
    ntVDDIOR1         <= VDDIOR1;
    ntVDDIOL0         <= VDDIOL0;
    ntVSSIOL1         <= VSSIOL1;
    ntVSSIOL0         <= VSSIOL0;
    ntVSSIOR0         <= VSSIOR0;
    ntVSSIOR1         <= VSSIOR1;
    ntCFG_DONE        <= CFG_DONE;
    ntRST_N           <= RST_N;
    ntTCK             <= TCK;
    ntTMS             <= TMS;
    ntTDI             <= TDI;
    ntTDO             <= TDO;
    ntCFG_I_FCLK      <= CFG_I_FCLK;
    ntI_FCS_N         <= I_FCS_N;
    ntVA0             <= VA0;
    ntVA1             <= VA1;
    ntI_D0            <= I_D0;
    ntI_D1            <= I_D1;
    ntI_D2            <= I_D2;
    ntI_D3            <= I_D3;
    ntREXT            <= REXT;
    ntVREF_EXT        <= VREF_EXT;
    ntL0_PAD0         <= L0_PAD0;
    ntL0_PAD1         <= L0_PAD1;
    ntL0_PAD2         <= L0_PAD2;
    ntL0_PAD3         <= L0_PAD3;
    ntL0_PAD4         <= L0_PAD4;
    ntL0_PAD5           <= L0_PAD5;
    ntL0_PAD6           <= L0_PAD6;
    ntL0_PAD7           <= L0_PAD7;
    ntL0_PAD8           <= L0_PAD8;
    ntL0_PAD9           <= L0_PAD9;
    ntL0_PAD10           <= L0_PAD10;
    ntL0_PAD11           <= L0_PAD11;
    ntL0_PAD12           <= L0_PAD12;
    ntL0_PAD13           <= L0_PAD13;
    ntL0_PAD14           <= L0_PAD14;
    ntL0_PAD15           <= L0_PAD15;
    ntL0_PAD16           <= L0_PAD16;
    ntL0_PAD17           <= L0_PAD17;
    ntL0_PAD18           <= L0_PAD18;
    ntL0_PAD19           <= L0_PAD19;
    ntL0_PAD20           <= L0_PAD20;
    ntL0_PAD21           <= L0_PAD21;
    ntL0_PAD22           <= L0_PAD22;
    ntL0_PAD23           <= L0_PAD23;
    ntL0_PAD24           <= L0_PAD24;
    ntL0_PAD25           <= L0_PAD25;
    ntL0_PAD26           <= L0_PAD26;
    ntL0_PAD27           <= L0_PAD27;
    ntL0_PAD28           <= L0_PAD28;
    ntL0_PAD29           <= L0_PAD29;
    ntL0_PAD30           <= L0_PAD30;
    ntL0_PAD31           <= L0_PAD31;
    ntL0_PAD32           <= L0_PAD32;
    ntL0_PAD33           <= L0_PAD33;
    ntL0_PAD34           <= L0_PAD34;
    ntL0_PAD35           <= L0_PAD35;
    ntL0_PAD36           <= L0_PAD36;
    ntL0_PAD37           <= L0_PAD37;
    ntL0_PAD38           <= L0_PAD38;
    ntL0_PAD39           <= L0_PAD39;

    ntL1_PAD0           <= L1_PAD0;
    ntL1_PAD1           <= L1_PAD1;
    ntL1_PAD2           <= L1_PAD2;
    ntL1_PAD3           <= L1_PAD3;
    ntL1_PAD4           <= L1_PAD4;
    ntL1_PAD5           <= L1_PAD5;
    ntL1_PAD6           <= L1_PAD6;
    ntL1_PAD7           <= L1_PAD7;
    ntL1_PAD8           <= L1_PAD8;
    ntL1_PAD9           <= L1_PAD9;
    ntL1_PAD10           <= L1_PAD10;
    ntL1_PAD11           <= L1_PAD11;
    ntL1_PAD12           <= L1_PAD12;
    ntL1_PAD13           <= L1_PAD13;
    ntL1_PAD14           <= L1_PAD14;
    ntL1_PAD15           <= L1_PAD15;
    ntL1_PAD16           <= L1_PAD16;
    ntL1_PAD17           <= L1_PAD17;
    ntL1_PAD18           <= L1_PAD18;
    ntL1_PAD19           <= L1_PAD19;
    ntL1_PAD20           <= L1_PAD20;
    ntL1_PAD21           <= L1_PAD21;
    ntL1_PAD22           <= L1_PAD22;
    ntL1_PAD23           <= L1_PAD23;
    ntL1_PAD24           <= L1_PAD24;
    ntL1_PAD25           <= L1_PAD25;
    ntL1_PAD26           <= L1_PAD26;
    ntL1_PAD27           <= L1_PAD27;
    ntL1_PAD28           <= L1_PAD28;
    ntL1_PAD29           <= L1_PAD29;
    ntL1_PAD30           <= L1_PAD30;
    ntL1_PAD31           <= L1_PAD31;
    ntL1_PAD32           <= L1_PAD32;
    ntL1_PAD33           <= L1_PAD33;
    ntL1_PAD34           <= L1_PAD34;
    ntL1_PAD35           <= L1_PAD35;
    ntL1_PAD36           <= L1_PAD36;
    ntL1_PAD37           <= L1_PAD37;
    ntL1_PAD38           <= L1_PAD38;
    ntL1_PAD39           <= L1_PAD39;

    ntR0_PAD0           <= R0_PAD0;
    ntR0_PAD1           <= R0_PAD1;
    ntR0_PAD2           <= R0_PAD2;
    ntR0_PAD3           <= R0_PAD3;
    ntR0_PAD4           <= R0_PAD4;
    ntR0_PAD5           <= R0_PAD5;
    ntR0_PAD6           <= R0_PAD6;
    ntR0_PAD7           <= R0_PAD7;
    ntR0_PAD8           <= R0_PAD8;
    ntR0_PAD9           <= R0_PAD9;
    ntR0_PAD10           <= R0_PAD10;
    ntR0_PAD11           <= R0_PAD11;
    ntR0_PAD12           <= R0_PAD12;
    ntR0_PAD13           <= R0_PAD13;
    ntR0_PAD14           <= R0_PAD14;
    ntR0_PAD15           <= R0_PAD15;
    ntR0_PAD16           <= R0_PAD16;
    ntR0_PAD17           <= R0_PAD17;
    ntR0_PAD18           <= R0_PAD18;
    ntR0_PAD19           <= R0_PAD19;
    ntR0_PAD20           <= R0_PAD20;
    ntR0_PAD21           <= R0_PAD21;
    ntR0_PAD22           <= R0_PAD22;
    ntR0_PAD23           <= R0_PAD23;
    ntR0_PAD24           <= R0_PAD24;
    ntR0_PAD25           <= R0_PAD25;
    ntR0_PAD26           <= R0_PAD26;
    ntR0_PAD27           <= R0_PAD27;
    ntR0_PAD28           <= R0_PAD28;
    ntR0_PAD29           <= R0_PAD29;
    ntR0_PAD30           <= R0_PAD30;
    ntR0_PAD31           <= R0_PAD31;
    ntR0_PAD32           <= R0_PAD32;
    ntR0_PAD33           <= R0_PAD33;
    ntR0_PAD34           <= R0_PAD34;
    ntR0_PAD35           <= R0_PAD35;
    ntR0_PAD36           <= R0_PAD36;
    ntR0_PAD37           <= R0_PAD37;
    ntR0_PAD38           <= R0_PAD38;
    ntR0_PAD39           <= R0_PAD39;

    ntR1_PAD0           <= R1_PAD0;
    ntR1_PAD1           <= R1_PAD1;
    ntR1_PAD2           <= R1_PAD2;
    ntR1_PAD3           <= R1_PAD3;
    ntR1_PAD4           <= R1_PAD4;
    ntR1_PAD5           <= R1_PAD5;
    ntR1_PAD6           <= R1_PAD6;
    ntR1_PAD7           <= R1_PAD7;
    ntR1_PAD8           <= R1_PAD8;
    ntR1_PAD9           <= R1_PAD9;
    ntR1_PAD10           <= R1_PAD10;
    ntR1_PAD11           <= R1_PAD11;
    ntR1_PAD12           <= R1_PAD12;
    ntR1_PAD13           <= R1_PAD13;
    ntR1_PAD14           <= R1_PAD14;
    ntR1_PAD15           <= R1_PAD15;
    ntR1_PAD16           <= R1_PAD16;
    ntR1_PAD17           <= R1_PAD17;
    ntR1_PAD18           <= R1_PAD18;
    ntR1_PAD19           <= R1_PAD19;
    ntR1_PAD20           <= R1_PAD20;
    ntR1_PAD21           <= R1_PAD21;
    ntR1_PAD22           <= R1_PAD22;
    ntR1_PAD23           <= R1_PAD23;
    ntR1_PAD24           <= R1_PAD24;
    ntR1_PAD25           <= R1_PAD25;
    ntR1_PAD26           <= R1_PAD26;
    ntR1_PAD27           <= R1_PAD27;
    ntR1_PAD28           <= R1_PAD28;
    ntR1_PAD29           <= R1_PAD29;
    ntR1_PAD30           <= R1_PAD30;
    ntR1_PAD31           <= R1_PAD31;
    ntR1_PAD32           <= R1_PAD32;
    ntR1_PAD33           <= R1_PAD33;
    ntR1_PAD34           <= R1_PAD34;
    ntR1_PAD35           <= R1_PAD35;
    ntR1_PAD36           <= R1_PAD36;
    ntR1_PAD37           <= R1_PAD37;
    ntR1_PAD38           <= R1_PAD38;
    ntR1_PAD39           <= R1_PAD39;



};
/**********************************************************************************
***********************************************************************************/

