#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x273a860 .scope module, "testFull4BitAdder" "testFull4BitAdder" 2 5;
 .timescale -9 -12;
v0x27b6b60_0 .var "a", 3 0;
v0x27b6c40_0 .var "b", 3 0;
v0x27b6ce0_0 .var "carryin", 0 0;
v0x27b6d80_0 .net "carryout", 0 0, L_0x27b90e0;  1 drivers
v0x27b6e20_0 .net "overflow", 0 0, L_0x27b96c0;  1 drivers
v0x27b6f10_0 .net "sum", 3 0, L_0x27b9290;  1 drivers
S_0x2750410 .scope module, "adder" "FullAdder4bit" 2 12, 3 22 0, S_0x273a860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "a"
    .port_info 4 /INPUT 4 "b"
L_0x27b96c0/d .functor XOR 1, L_0x27b90e0, L_0x27b8790, C4<0>, C4<0>;
L_0x27b96c0 .delay 1 (50000,50000,50000) L_0x27b96c0/d;
v0x27b6250_0 .net "a", 3 0, v0x27b6b60_0;  1 drivers
v0x27b6350_0 .net "b", 3 0, v0x27b6c40_0;  1 drivers
v0x27b6430_0 .var "carryin", 0 0;
v0x27b6500_0 .net "carryout", 0 0, L_0x27b90e0;  alias, 1 drivers
v0x27b65d0_0 .net "carryout0", 0 0, L_0x27b75e0;  1 drivers
v0x27b6710_0 .net "carryout1", 0 0, L_0x27b7eb0;  1 drivers
v0x27b6800_0 .net "carryout2", 0 0, L_0x27b8790;  1 drivers
v0x27b68f0_0 .net "overflow", 0 0, L_0x27b96c0;  alias, 1 drivers
v0x27b6990_0 .net "sum", 3 0, L_0x27b9290;  alias, 1 drivers
L_0x27b7740 .part v0x27b6b60_0, 0, 1;
L_0x27b78a0 .part v0x27b6c40_0, 0, 1;
L_0x27b8060 .part v0x27b6b60_0, 1, 1;
L_0x27b81c0 .part v0x27b6c40_0, 1, 1;
L_0x27b8940 .part v0x27b6b60_0, 2, 1;
L_0x27b8b30 .part v0x27b6c40_0, 2, 1;
L_0x27b9290 .concat8 [ 1 1 1 1], L_0x27b72d0, L_0x27b7c00, L_0x27b84e0, L_0x27b8e30;
L_0x27b9530 .part v0x27b6b60_0, 3, 1;
L_0x27b9620 .part v0x27b6c40_0, 3, 1;
S_0x2753640 .scope module, "adder0" "structuralFullAdder" 3 33, 3 5 0, S_0x2750410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x27b6fb0/d .functor XOR 1, L_0x27b7740, L_0x27b78a0, C4<0>, C4<0>;
L_0x27b6fb0 .delay 1 (50000,50000,50000) L_0x27b6fb0/d;
L_0x27b70d0/d .functor AND 1, L_0x27b7740, L_0x27b78a0, C4<1>, C4<1>;
L_0x27b70d0 .delay 1 (50000,50000,50000) L_0x27b70d0/d;
L_0x27b72d0/d .functor XOR 1, L_0x27b6fb0, v0x27b6430_0, C4<0>, C4<0>;
L_0x27b72d0 .delay 1 (50000,50000,50000) L_0x27b72d0/d;
L_0x27b7480/d .functor AND 1, L_0x27b6fb0, v0x27b6430_0, C4<1>, C4<1>;
L_0x27b7480 .delay 1 (50000,50000,50000) L_0x27b7480/d;
L_0x27b75e0/d .functor OR 1, L_0x27b70d0, L_0x27b7480, C4<0>, C4<0>;
L_0x27b75e0 .delay 1 (50000,50000,50000) L_0x27b75e0/d;
v0x2752d50_0 .net "a", 0 0, L_0x27b7740;  1 drivers
v0x27b3fe0_0 .net "andAout", 0 0, L_0x27b70d0;  1 drivers
v0x27b40a0_0 .net "andBout", 0 0, L_0x27b7480;  1 drivers
v0x27b4170_0 .net "b", 0 0, L_0x27b78a0;  1 drivers
v0x27b4230_0 .net "carryin", 0 0, v0x27b6430_0;  1 drivers
v0x27b4340_0 .net "carryout", 0 0, L_0x27b75e0;  alias, 1 drivers
v0x27b4400_0 .net "sum", 0 0, L_0x27b72d0;  1 drivers
v0x27b44c0_0 .net "xorAout", 0 0, L_0x27b6fb0;  1 drivers
S_0x27b4620 .scope module, "adder1" "structuralFullAdder" 3 34, 3 5 0, S_0x2750410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x27b7990/d .functor XOR 1, L_0x27b8060, L_0x27b81c0, C4<0>, C4<0>;
L_0x27b7990 .delay 1 (50000,50000,50000) L_0x27b7990/d;
L_0x27b7a50/d .functor AND 1, L_0x27b8060, L_0x27b81c0, C4<1>, C4<1>;
L_0x27b7a50 .delay 1 (50000,50000,50000) L_0x27b7a50/d;
L_0x27b7c00/d .functor XOR 1, L_0x27b7990, L_0x27b75e0, C4<0>, C4<0>;
L_0x27b7c00 .delay 1 (50000,50000,50000) L_0x27b7c00/d;
L_0x27b7df0/d .functor AND 1, L_0x27b7990, L_0x27b75e0, C4<1>, C4<1>;
L_0x27b7df0 .delay 1 (50000,50000,50000) L_0x27b7df0/d;
L_0x27b7eb0/d .functor OR 1, L_0x27b7a50, L_0x27b7df0, C4<0>, C4<0>;
L_0x27b7eb0 .delay 1 (50000,50000,50000) L_0x27b7eb0/d;
v0x27b4890_0 .net "a", 0 0, L_0x27b8060;  1 drivers
v0x27b4950_0 .net "andAout", 0 0, L_0x27b7a50;  1 drivers
v0x27b4a10_0 .net "andBout", 0 0, L_0x27b7df0;  1 drivers
v0x27b4ae0_0 .net "b", 0 0, L_0x27b81c0;  1 drivers
v0x27b4ba0_0 .net "carryin", 0 0, L_0x27b75e0;  alias, 1 drivers
v0x27b4c90_0 .net "carryout", 0 0, L_0x27b7eb0;  alias, 1 drivers
v0x27b4d30_0 .net "sum", 0 0, L_0x27b7c00;  1 drivers
v0x27b4df0_0 .net "xorAout", 0 0, L_0x27b7990;  1 drivers
S_0x27b4f80 .scope module, "adder2" "structuralFullAdder" 3 35, 3 5 0, S_0x2750410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x27b8100/d .functor XOR 1, L_0x27b8940, L_0x27b8b30, C4<0>, C4<0>;
L_0x27b8100 .delay 1 (50000,50000,50000) L_0x27b8100/d;
L_0x27b82e0/d .functor AND 1, L_0x27b8940, L_0x27b8b30, C4<1>, C4<1>;
L_0x27b82e0 .delay 1 (50000,50000,50000) L_0x27b82e0/d;
L_0x27b84e0/d .functor XOR 1, L_0x27b8100, L_0x27b7eb0, C4<0>, C4<0>;
L_0x27b84e0 .delay 1 (50000,50000,50000) L_0x27b84e0/d;
L_0x27b86d0/d .functor AND 1, L_0x27b8100, L_0x27b7eb0, C4<1>, C4<1>;
L_0x27b86d0 .delay 1 (50000,50000,50000) L_0x27b86d0/d;
L_0x27b8790/d .functor OR 1, L_0x27b82e0, L_0x27b86d0, C4<0>, C4<0>;
L_0x27b8790 .delay 1 (50000,50000,50000) L_0x27b8790/d;
v0x27b5200_0 .net "a", 0 0, L_0x27b8940;  1 drivers
v0x27b52c0_0 .net "andAout", 0 0, L_0x27b82e0;  1 drivers
v0x27b5380_0 .net "andBout", 0 0, L_0x27b86d0;  1 drivers
v0x27b5450_0 .net "b", 0 0, L_0x27b8b30;  1 drivers
v0x27b5510_0 .net "carryin", 0 0, L_0x27b7eb0;  alias, 1 drivers
v0x27b5600_0 .net "carryout", 0 0, L_0x27b8790;  alias, 1 drivers
v0x27b56a0_0 .net "sum", 0 0, L_0x27b84e0;  1 drivers
v0x27b5760_0 .net "xorAout", 0 0, L_0x27b8100;  1 drivers
S_0x27b58f0 .scope module, "adder3" "structuralFullAdder" 3 36, 3 5 0, S_0x2750410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x27b8c60/d .functor XOR 1, L_0x27b9530, L_0x27b9620, C4<0>, C4<0>;
L_0x27b8c60 .delay 1 (50000,50000,50000) L_0x27b8c60/d;
L_0x27b8cd0/d .functor AND 1, L_0x27b9530, L_0x27b9620, C4<1>, C4<1>;
L_0x27b8cd0 .delay 1 (50000,50000,50000) L_0x27b8cd0/d;
L_0x27b8e30/d .functor XOR 1, L_0x27b8c60, L_0x27b8790, C4<0>, C4<0>;
L_0x27b8e30 .delay 1 (50000,50000,50000) L_0x27b8e30/d;
L_0x27b9020/d .functor AND 1, L_0x27b8c60, L_0x27b8790, C4<1>, C4<1>;
L_0x27b9020 .delay 1 (50000,50000,50000) L_0x27b9020/d;
L_0x27b90e0/d .functor OR 1, L_0x27b8cd0, L_0x27b9020, C4<0>, C4<0>;
L_0x27b90e0 .delay 1 (50000,50000,50000) L_0x27b90e0/d;
v0x27b5b40_0 .net "a", 0 0, L_0x27b9530;  1 drivers
v0x27b5c20_0 .net "andAout", 0 0, L_0x27b8cd0;  1 drivers
v0x27b5ce0_0 .net "andBout", 0 0, L_0x27b9020;  1 drivers
v0x27b5db0_0 .net "b", 0 0, L_0x27b9620;  1 drivers
v0x27b5e70_0 .net "carryin", 0 0, L_0x27b8790;  alias, 1 drivers
v0x27b5f60_0 .net "carryout", 0 0, L_0x27b90e0;  alias, 1 drivers
v0x27b6000_0 .net "sum", 0 0, L_0x27b8e30;  1 drivers
v0x27b60c0_0 .net "xorAout", 0 0, L_0x27b8c60;  1 drivers
    .scope S_0x2750410;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6430_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x273a860;
T_1 ;
    %vpi_call 2 16 "$display", "Test Cases with 2 Positive Numbers, No Overflow" {0 0 0};
    %vpi_call 2 17 "$display", "A     B     | Sum   Exp. | Cout  Exp. | Over  Exp.  " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 21 "$display", "%b  %b  | %b  0110 | %b     0    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 25 "$display", "%b  %b  | %b  0110 | %b     0    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 29 "$display", "%b  %b  | %b  0111 | %b     0    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %vpi_call 2 30 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 33 "$display", "Test Cases with 2 Positive Numbers, With Overflow" {0 0 0};
    %vpi_call 2 34 "$display", "A     B     | Sum   Exp. | Cout  Exp. | Over  Exp.  " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 38 "$display", "%b  %b  | %b  1000 | %b     0    | %b     1 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 42 "$display", "%b  %b  | %b  1100 | %b     0    | %b     1 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %vpi_call 2 43 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 46 "$display", "Test Cases with 2 Negative Numbers, No Overflow" {0 0 0};
    %vpi_call 2 47 "$display", "A     B     | Sum   Exp. | Cout  Exp. | Over  Exp.  " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 51 "$display", "%b  %b  | %b  1010 | %b     1    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 55 "$display", "%b  %b  | %b  1001 | %b     1    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 59 "$display", "%b  %b  | %b  1100 | %b     1    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %vpi_call 2 60 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 63 "$display", "Test Cases with 2 Negative Numbers, With Overflow" {0 0 0};
    %vpi_call 2 64 "$display", "A     B     | Sum   Exp. | Cout  Exp. | Over  Exp.  " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 68 "$display", "%b  %b  | %b  0111 | %b     1    | %b     1 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 72 "$display", "%b  %b  | %b  0011 | %b     1    | %b     1 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %vpi_call 2 73 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 76 "$display", "Test Cases with Negative & Positive Numbers, with Carryout" {0 0 0};
    %vpi_call 2 77 "$display", "A     B     | Sum   Exp. | Cout  Exp. | Over  Exp.  " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 81 "$display", "%b  %b  | %b  0110 | %b     1    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 85 "$display", "%b  %b  | %b  0010 | %b     1    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %vpi_call 2 86 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 89 "$display", "Test Cases with Positive & Negative Numbers, No Carryout" {0 0 0};
    %vpi_call 2 90 "$display", "A     B     | Sum   Exp. | Cout  Exp. | Over  Exp.  " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 94 "$display", "%b  %b  | %b  1011 | %b     0    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6b60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b6c40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b6ce0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 98 "$display", "%b  %b  | %b  1000 | %b     0    | %b     0 ", v0x27b6b60_0, v0x27b6c40_0, v0x27b6f10_0, v0x27b6d80_0, v0x27b6e20_0 {0 0 0};
    %vpi_call 2 99 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.t.v";
    "./adder.v";
