Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 14:36:37 2020
| Host         : LAPTOP-IRRGUBGM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Shape_recognition_timing_summary_routed.rpt -pb Shape_recognition_timing_summary_routed.pb -rpx Shape_recognition_timing_summary_routed.rpx -warn_on_violation
| Design       : Shape_recognition
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Shape_send_0/Tx_En_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Shape_send_0/Tx_En_reg_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Shape_send_0/data_Clk/Clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/Clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/Is_Odd_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/flag_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UART0/UART_Tx0/FSM_sequential_State_Current_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: UART0/UART_Tx0/FSM_sequential_State_Current_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 210 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.814      -13.814                      1                 1599        0.060        0.000                      0                 1599        0.264        0.000                       0                   892  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0      {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         
clk_4/inst/clk_in1        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1      {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_1      {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p           {0.000 2.380}        4.761           210.040         
  pclk                    {0.000 9.522}        19.044          52.510          
    rgb2dvi/U0/SerialClk  {0.000 1.904}        3.809           262.550         
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1    {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0_1    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            2.589        0.000                      0                   89        0.134        0.000                      0                   89        4.500        0.000                       0                    61  
  clk_out2_clk_wiz_0            0.238        0.000                      0                  237        0.188        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0           95.920        0.000                      0                   87        0.250        0.000                      0                   87       49.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
clk_4/inst/clk_in1                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                        0.345        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                        7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                             2.606        0.000                       0                     9  
  pclk                          8.138        0.000                      0                 1181        0.073        0.000                      0                 1181        8.542        0.000                       0                   648  
    rgb2dvi/U0/SerialClk                                                                                                                                                    2.142        0.000                       0                     8  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1          2.590        0.000                      0                   89        0.134        0.000                      0                   89        4.500        0.000                       0                    61  
  clk_out2_clk_wiz_0_1          0.239        0.000                      0                  237        0.188        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0_1         95.924        0.000                      0                   87        0.250        0.000                      0                   87       49.500        0.000                       0                    46  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0          6.924        0.000                      0                    2        0.245        0.000                      0                    2  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.589        0.000                      0                   89        0.060        0.000                      0                   89  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0          6.929        0.000                      0                    2        0.250        0.000                      0                    2  
pclk                  clk_out2_clk_wiz_0        -13.814      -13.814                      1                    1        4.293        0.000                      0                    1  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.238        0.000                      0                  237        0.121        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0          4.177        0.000                      0                    9        0.475        0.000                      0                    9  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0          4.177        0.000                      0                    9        0.475        0.000                      0                    9  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         95.920        0.000                      0                   87        0.139        0.000                      0                   87  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.589        0.000                      0                   89        0.060        0.000                      0                   89  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1        6.924        0.000                      0                    2        0.245        0.000                      0                    2  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1        6.929        0.000                      0                    2        0.250        0.000                      0                    2  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.238        0.000                      0                  237        0.121        0.000                      0                  237  
pclk                  clk_out2_clk_wiz_0_1      -13.813      -13.813                      1                    1        4.294        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1        4.182        0.000                      0                    9        0.480        0.000                      0                    9  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       95.920        0.000                      0                   87        0.139        0.000                      0                   87  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1        4.182        0.000                      0                    9        0.480        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out3_clk_wiz_0    clk_out3_clk_wiz_0         96.372        0.000                      0                    2        0.609        0.000                      0                    2  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         96.372        0.000                      0                    2        0.499        0.000                      0                    2  
**async_default**     clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       96.372        0.000                      0                    2        0.499        0.000                      0                    2  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0_1       96.377        0.000                      0                    2        0.609        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.494ns (64.162%)  route 0.834ns (35.838%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.617    -0.802    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  UART0/UART_Clk/Count_reg[5]/Q
                         net (fo=4, routed)           0.834     0.489    UART0/UART_Clk/Count_reg[5]
    SLICE_X21Y12         LUT3 (Prop_lut3_I1_O)        0.124     0.613 r  UART0/UART_Clk/flag0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.613    UART0/UART_Clk/flag0_carry_i_3_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.163 r  UART0/UART_Clk/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.163    UART0/UART_Clk/flag0_carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  UART0/UART_Clk/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    UART0/UART_Clk/flag0_carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     1.527 r  UART0/UART_Clk/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.527    UART0/UART_Clk/flag0
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.091 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.494     3.585    UART0/UART_Clk/clk_out1
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.170    
                         clock uncertainty           -0.074     4.096    
    SLICE_X21Y14         FDRE (Setup_fdre_C_D)        0.020     4.116    UART0/UART_Clk/flag_reg
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.717ns  (logic 0.583ns (33.945%)  route 1.134ns (66.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.817     5.910    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.496     8.587    UART0/UART_Clk/clk_out1
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism              0.585     9.172    
                         clock uncertainty           -0.074     9.098    
    SLICE_X20Y11         FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.552    -0.574    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.365    UART0/UART_Tx0/p_0_in[1]
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.075    -0.499    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.431 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.054    -0.377    Driver_IIC0/iic_wr_en_r1
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.099    -0.278 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.278    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.793    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.559    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.091    -0.468    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.341%)  route 0.185ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.048    -0.136 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.131    -0.402    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.213ns (53.967%)  route 0.182ns (46.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT5 (Prop_lut5_I1_O)        0.049    -0.139 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.107    -0.410    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.986%)  route 0.185ns (47.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.121    -0.412    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.932%)  route 0.186ns (47.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/bcnt_reg[2]/Q
                         net (fo=11, routed)          0.186    -0.211    Driver_IIC0/bcnt[2]
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.166 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X28Y3          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.146    -0.259    Driver_IIC0/scl_cnt[3]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.098    -0.161 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.441    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.558    -0.568    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  UART0/UART_Clk/Count_reg[26]/Q
                         net (fo=4, routed)           0.134    -0.294    UART0/UART_Clk/Count_reg[26]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.183 r  UART0/UART_Clk/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    UART0/UART_Clk/Count_reg[24]_i_1_n_5
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.825    -0.804    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.105    -0.463    UART0/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.496%)  route 0.182ns (46.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.425    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.200    -0.170    Driver_IIC0/scl_cnt[1]
    SLICE_X34Y5          LUT3 (Prop_lut3_I2_O)        0.045    -0.125 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.120    -0.413    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y9      UART0/UART_Clk/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y11     UART0/UART_Clk/Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y11     UART0/UART_Clk/Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y13     UART0/UART_Clk/Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y13     UART0/UART_Clk/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y13     UART0/UART_Clk/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y13     UART0/UART_Clk/Count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.736ns (39.327%)  route 2.678ns (60.673%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.040     2.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.924 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.690     3.615    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.893    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.297    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.072    -0.485    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.294    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.070    -0.485    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.316    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.539%)  route 0.127ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/Q
                         net (fo=10, routed)          0.127    -0.300    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/req_i
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070    -0.498    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.141    -0.266    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.070    -0.468    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.274%)  route 0.123ns (39.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.303    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/start_dly[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092    -0.460    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.140    -0.267    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.066    -0.472    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.483    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.070    -0.483    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/Q
                         net (fo=27, routed)          0.168    -0.260    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/sm_state__0[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.436    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0_1/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0_1/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.111    99.053    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.340    Shape_send_0/data_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         98.340    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.091    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.111    99.053    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.340    Shape_send_0/data_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         98.340    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.219    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I2_O)        0.043    -0.176 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.233    -0.532    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.425    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I0_O)        0.043    -0.192 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.131    -0.443    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.170    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.246    -0.519    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091    -0.428    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.208    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I3_O)        0.042    -0.166 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.233    -0.532    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.425    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Shape_send_0/data_Clk/Clk_reg/Q
                         net (fo=5, routed)           0.168    -0.262    Shape_send_0/data_Clk/Clk
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  Shape_send_0/data_Clk/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    Shape_send_0/data_Clk/Clk_i_1__0_n_0
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.821    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
                         clock pessimism              0.237    -0.571    
    SLICE_X25Y22         FDRE (Hold_fdre_C_D)         0.091    -0.480    Shape_send_0/data_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 f  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.120    -0.454    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Shape_send_0/data_Clk/Count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.282    Shape_send_0/data_Clk/Count_reg[10]
    SLICE_X22Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[8]_i_1__0_n_5
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.823    -0.806    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
                         clock pessimism              0.235    -0.571    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.134    -0.437    Shape_send_0/data_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  Shape_send_0/data_Clk/Count_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.282    Shape_send_0/data_Clk/Count_reg[14]
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[12]_i_1__0_n_5
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
                         clock pessimism              0.235    -0.572    
    SLICE_X22Y21         FDRE (Hold_fdre_C_D)         0.134    -0.438    Shape_send_0/data_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.556    -0.570    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Shape_send_0/data_Clk/Count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.280    Shape_send_0/data_Clk/Count_reg[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.170 r  Shape_send_0/data_Clk/Count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.170    Shape_send_0/data_Clk/Count_reg[4]_i_1__0_n_5
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.824    -0.805    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
                         clock pessimism              0.235    -0.570    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.134    -0.436    Shape_send_0/data_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.557    -0.569    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  Shape_send_0/data_Clk/Count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.279    Shape_send_0/data_Clk/Count_reg[2]
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.169 r  Shape_send_0/data_Clk/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    Shape_send_0/data_Clk/Count_reg[0]_i_1_n_5
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.825    -0.804    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.235    -0.569    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.134    -0.435    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y1      Diver_OV5647_Init/Write_Flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X24Y23     Shape_send_0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X23Y21     Shape_send_0/Tx_En_reg_P/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y22     Shape_send_0/data_Clk/Clk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y1      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X23Y21     Shape_send_0/Tx_En_reg_P/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y18     Shape_send_0/data_Clk/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y21     Shape_send_0/data_Clk/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y21     Shape_send_0/data_Clk/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y21     Shape_send_0/data_Clk/Count_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X24Y23     Shape_send_0/Tx_En_reg_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X24Y23     Shape_send_0/Tx_En_reg_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X23Y21     Shape_send_0/Tx_En_reg_P/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y22     Shape_send_0/data_Clk/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y22     Shape_send_0/data_Clk/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y18     Shape_send_0/data_Clk/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y18     Shape_send_0/data_Clk/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y20     Shape_send_0/data_Clk/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y20     Shape_send_0/data_Clk/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y20     Shape_send_0/data_Clk/Count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_4/inst/clk_in1
  To Clock:  clk_4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_4/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    clk_4/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    clk_4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { Clk_Rx_Data_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0_1/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0_1/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0_1/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0_1/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.243ns  (logic 0.459ns (36.932%)  route 0.784ns (63.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.639    20.968    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.784    22.211    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.519    29.109    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.081    30.348    Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.348    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.120ns  (logic 0.459ns (40.979%)  route 0.661ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.639    20.968    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.661    22.088    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.519    29.109    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.058    30.371    Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.073ns  (logic 0.459ns (42.787%)  route 0.614ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.639    20.968    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.614    22.040    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.519    29.109    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.061    30.368    Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.368    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.982ns  (logic 0.459ns (46.765%)  route 0.523ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.639    20.968    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.523    21.949    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.519    29.109    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.081    30.348    Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.348    
                         arrival time                         -21.949    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.948ns  (logic 0.459ns (48.401%)  route 0.489ns (51.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.437ns = ( 20.959 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.630    20.959    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.459    21.418 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.489    21.907    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.511    29.101    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)       -0.081    30.340    Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.340    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.938ns  (logic 0.459ns (48.949%)  route 0.479ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.437ns = ( 20.959 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.630    20.959    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.459    21.418 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.479    21.896    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[0]
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.511    29.101    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)       -0.067    30.354    Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.354    
                         arrival time                         -21.896    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.936ns  (logic 0.459ns (49.052%)  route 0.477ns (50.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.639    20.968    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.477    21.903    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.519    29.109    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.067    30.362    Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.362    
                         arrival time                         -21.903    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.942ns  (logic 0.459ns (48.727%)  route 0.483ns (51.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.437ns = ( 20.959 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.630    20.959    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.459    21.418 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.483    21.901    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.511    29.101    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)       -0.061    30.360    Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.360    
                         arrival time                         -21.901    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.942ns  (logic 0.459ns (48.728%)  route 0.483ns (51.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.437ns = ( 20.959 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.630    20.959    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.459    21.418 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[3]/Q
                         net (fo=1, routed)           0.483    21.901    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[3]
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.511    29.101    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X3Y17          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[3]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)       -0.058    30.363    Driver_MIPI0_1/Data_Read/U0/dl0_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.363    
                         arrival time                         -21.901    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.932ns  (logic 0.459ns (49.263%)  route 0.473ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.639    20.968    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.473    21.899    Driver_MIPI0_1/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.519    29.109    Driver_MIPI0_1/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.067    30.362    Driver_MIPI0_1/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.362    
                         arrival time                         -21.899    
  -------------------------------------------------------------------
                         slack                                  8.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.920%)  route 0.242ns (62.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.560     3.495    Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X26Y16         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.148     3.643 r  Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/Q
                         net (fo=1, routed)           0.242     3.885    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y6          RAMB18E1                                     r  Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.868     5.028    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.459     3.569    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     3.812    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.747%)  route 0.255ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.561     3.496    Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X24Y15         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.148     3.644 r  Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/Q
                         net (fo=1, routed)           0.255     3.899    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y6          RAMB18E1                                     r  Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.868     5.028    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.459     3.569    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.242     3.811    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    1.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.584     3.519    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDPE (Prop_fdpe_C_Q)         0.141     3.660 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     3.716    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.853     5.013    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -1.494     3.519    
    SLICE_X39Y29         FDPE (Hold_fdpe_C_D)         0.075     3.594    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.836%)  route 0.303ns (67.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.560     3.495    Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X24Y16         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.148     3.643 r  Driver_MIPI0_1/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[4]/Q
                         net (fo=1, routed)           0.303     3.946    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y6          RAMB18E1                                     r  Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.868     5.028    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.459     3.569    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.242     3.811    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.667%)  route 0.116ns (38.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    3.522ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.587     3.522    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     3.663 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.116     3.778    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.045     3.823 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.823    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.855     5.015    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism             -1.459     3.556    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120     3.676    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    1.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.585     3.520    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     3.684 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.052     3.736    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.045     3.781 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.781    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.854     5.014    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -1.481     3.533    
    SLICE_X39Y30         FDSE (Hold_fdse_C_D)         0.092     3.625    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.625    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.561     3.496    Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X12Y14         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[10]/Q
                         net (fo=1, routed)           0.086     3.722    Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_dl[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.045     3.767 r  Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     3.767    Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_out[10]_i_1_n_0
    SLICE_X13Y14         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.830     4.990    Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X13Y14         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
                         clock pessimism             -1.481     3.509    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.091     3.600    Driver_MIPI0_1/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.919%)  route 0.110ns (37.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    3.522ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.587     3.522    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     3.663 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.110     3.772    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.045     3.817 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000     3.817    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X35Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.855     5.015    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -1.459     3.556    
    SLICE_X35Y32         FDSE (Hold_fdse_C_D)         0.092     3.648    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.795%)  route 0.099ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    1.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.591     3.526    Driver_MIPI0_1/Driver_Bayer_To_RGB0/CLK
    SLICE_X32Y10         FDRE                                         r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     3.667 r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[0][4]/Q
                         net (fo=4, routed)           0.099     3.766    Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[0]_2[4]
    SLICE_X33Y10         FDRE                                         r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.861     5.021    Driver_MIPI0_1/Driver_Bayer_To_RGB0/CLK
    SLICE_X33Y10         FDRE                                         r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[1][4]/C
                         clock pessimism             -1.482     3.539    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.055     3.594    Driver_MIPI0_1/Driver_Bayer_To_RGB0/line0_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Driver_Bayer_To_RGB0/vsync_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Driver_Bayer_To_RGB0/FSM_sequential_read_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.070%)  route 0.146ns (43.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.565     3.500    Driver_MIPI0_1/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y7          FDRE                                         r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/vsync_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     3.641 f  Driver_MIPI0_1/Driver_Bayer_To_RGB0/vsync_pos_reg/Q
                         net (fo=8, routed)           0.146     3.787    Driver_MIPI0_1/Driver_Bayer_To_RGB0/vsync_pos
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.045     3.832 r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/FSM_sequential_read_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.832    Driver_MIPI0_1/Driver_Bayer_To_RGB0/FSM_sequential_read_state[1]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/FSM_sequential_read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.835     4.995    Driver_MIPI0_1/Driver_Bayer_To_RGB0/CLK
    SLICE_X28Y6          FDRE                                         r  Driver_MIPI0_1/Driver_Bayer_To_RGB0/FSM_sequential_read_state_reg[1]/C
                         clock pessimism             -1.459     3.536    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.121     3.657    Driver_MIPI0_1/Driver_Bayer_To_RGB0/FSM_sequential_read_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    Driver_MIPI0_1/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    Driver_MIPI0_1/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y2    Driver_MIPI0_1/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y2    Driver_MIPI0_1/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y3    Driver_MIPI0_1/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y3    Driver_MIPI0_1/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y6    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y6    Driver_MIPI0_1/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y0  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         19.044      17.377     OLOGIC_X1Y26   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X24Y5    Driver_MIPI0_1/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X24Y5    Driver_MIPI0_1/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Recognize_0/Shape_Judge_inst/vid_active_video_out_1_reg_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y9    Driver_MIPI0_1/Driver_Bayer_To_RGB0/data_in_r2_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X24Y5    Driver_MIPI0_1/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi/U0/SerialClk
  To Clock:  rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.904 }
Period(ns):         3.809
Sources:            { rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y26  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y25  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y28  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y27  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y32  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y31  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y30  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y29  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.494ns (64.162%)  route 0.834ns (35.838%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.617    -0.802    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  UART0/UART_Clk/Count_reg[5]/Q
                         net (fo=4, routed)           0.834     0.489    UART0/UART_Clk/Count_reg[5]
    SLICE_X21Y12         LUT3 (Prop_lut3_I1_O)        0.124     0.613 r  UART0/UART_Clk/flag0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.613    UART0/UART_Clk/flag0_carry_i_3_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.163 r  UART0/UART_Clk/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.163    UART0/UART_Clk/flag0_carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  UART0/UART_Clk/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    UART0/UART_Clk/flag0_carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     1.527 r  UART0/UART_Clk/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.527    UART0/UART_Clk/flag0
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.091 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.494     3.585    UART0/UART_Clk/clk_out1
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.170    
                         clock uncertainty           -0.074     4.097    
    SLICE_X21Y14         FDRE (Setup_fdre_C_D)        0.020     4.117    UART0/UART_Clk/flag_reg
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.100    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.671    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.100    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.671    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.100    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.671    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.100    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.671    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0/UART_Clk/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0/UART_Clk/Count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.098    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0/UART_Clk/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.717ns  (logic 0.583ns (33.945%)  route 1.134ns (66.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.817     5.910    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.496     8.587    UART0/UART_Clk/clk_out1
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism              0.585     9.172    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y11         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.552    -0.574    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.365    UART0/UART_Tx0/p_0_in[1]
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.075    -0.499    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.431 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.054    -0.377    Driver_IIC0/iic_wr_en_r1
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.099    -0.278 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.278    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.793    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.559    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.091    -0.468    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.341%)  route 0.185ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.048    -0.136 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.131    -0.402    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.213ns (53.967%)  route 0.182ns (46.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT5 (Prop_lut5_I1_O)        0.049    -0.139 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.107    -0.410    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.986%)  route 0.185ns (47.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.121    -0.412    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.932%)  route 0.186ns (47.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/bcnt_reg[2]/Q
                         net (fo=11, routed)          0.186    -0.211    Driver_IIC0/bcnt[2]
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.166 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X28Y3          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.146    -0.259    Driver_IIC0/scl_cnt[3]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.098    -0.161 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.441    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.558    -0.568    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  UART0/UART_Clk/Count_reg[26]/Q
                         net (fo=4, routed)           0.134    -0.294    UART0/UART_Clk/Count_reg[26]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.183 r  UART0/UART_Clk/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    UART0/UART_Clk/Count_reg[24]_i_1_n_5
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.825    -0.804    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.105    -0.463    UART0/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.496%)  route 0.182ns (46.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.425    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.200    -0.170    Driver_IIC0/scl_cnt[1]
    SLICE_X34Y5          LUT3 (Prop_lut3_I2_O)        0.045    -0.125 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.120    -0.413    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y9      UART0/UART_Clk/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y11     UART0/UART_Clk/Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y11     UART0/UART_Clk/Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     UART0/UART_Clk/Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y13     UART0/UART_Clk/Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y16     UART0/UART_Clk/Count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y9      UART0/UART_Clk/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y11     UART0/UART_Clk/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y12     UART0/UART_Clk/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y13     UART0/UART_Clk/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y13     UART0/UART_Clk/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y13     UART0/UART_Clk/Count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.736ns (39.327%)  route 2.678ns (60.673%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.040     2.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.924 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.690     3.615    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.893    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.297    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.072    -0.485    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.294    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.070    -0.485    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.316    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.539%)  route 0.127ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/Q
                         net (fo=10, routed)          0.127    -0.300    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/req_i
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070    -0.498    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.141    -0.266    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.070    -0.468    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.274%)  route 0.123ns (39.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.303    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/start_dly[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092    -0.460    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.140    -0.267    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.066    -0.472    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.483    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.070    -0.483    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/Q
                         net (fo=27, routed)          0.168    -0.260    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/sm_state__0[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.436    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0_1/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0_1/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y22      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y23      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y24      Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.106    99.040    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.327    Shape_send_0/data_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.327    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.924    

Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.106    99.040    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.327    Shape_send_0/data_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.327    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.924    

Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.106    99.040    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.327    Shape_send_0/data_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.327    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.924    

Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.106    99.040    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.327    Shape_send_0/data_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.327    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.924    

Slack (MET) :             95.984ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.373    Shape_send_0/data_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.373    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.984    

Slack (MET) :             95.984ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.373    Shape_send_0/data_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.373    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.984    

Slack (MET) :             95.984ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.373    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.373    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.984    

Slack (MET) :             95.984ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.373    Shape_send_0/data_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.373    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.984    

Slack (MET) :             96.095ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.106    99.057    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.344    Shape_send_0/data_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         98.344    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.095    

Slack (MET) :             96.095ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.106    99.057    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.344    Shape_send_0/data_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         98.344    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.219    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I2_O)        0.043    -0.176 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.233    -0.532    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.425    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I0_O)        0.043    -0.192 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.131    -0.443    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.170    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.246    -0.519    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091    -0.428    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.208    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I3_O)        0.042    -0.166 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.233    -0.532    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.425    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Shape_send_0/data_Clk/Clk_reg/Q
                         net (fo=5, routed)           0.168    -0.262    Shape_send_0/data_Clk/Clk
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  Shape_send_0/data_Clk/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    Shape_send_0/data_Clk/Clk_i_1__0_n_0
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.821    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
                         clock pessimism              0.237    -0.571    
    SLICE_X25Y22         FDRE (Hold_fdre_C_D)         0.091    -0.480    Shape_send_0/data_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 f  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.120    -0.454    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Shape_send_0/data_Clk/Count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.282    Shape_send_0/data_Clk/Count_reg[10]
    SLICE_X22Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[8]_i_1__0_n_5
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.823    -0.806    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
                         clock pessimism              0.235    -0.571    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.134    -0.437    Shape_send_0/data_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  Shape_send_0/data_Clk/Count_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.282    Shape_send_0/data_Clk/Count_reg[14]
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[12]_i_1__0_n_5
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
                         clock pessimism              0.235    -0.572    
    SLICE_X22Y21         FDRE (Hold_fdre_C_D)         0.134    -0.438    Shape_send_0/data_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.556    -0.570    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Shape_send_0/data_Clk/Count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.280    Shape_send_0/data_Clk/Count_reg[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.170 r  Shape_send_0/data_Clk/Count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.170    Shape_send_0/data_Clk/Count_reg[4]_i_1__0_n_5
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.824    -0.805    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
                         clock pessimism              0.235    -0.570    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.134    -0.436    Shape_send_0/data_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.557    -0.569    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  Shape_send_0/data_Clk/Count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.279    Shape_send_0/data_Clk/Count_reg[2]
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.169 r  Shape_send_0/data_Clk/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    Shape_send_0/data_Clk/Count_reg[0]_i_1_n_5
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.825    -0.804    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.235    -0.569    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.134    -0.435    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y1      Diver_OV5647_Init/Write_Flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X24Y23     Shape_send_0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X23Y21     Shape_send_0/Tx_En_reg_P/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y22     Shape_send_0/data_Clk/Clk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y1      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y1      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X23Y21     Shape_send_0/Tx_En_reg_P/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y18     Shape_send_0/data_Clk/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y21     Shape_send_0/data_Clk/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y21     Shape_send_0/data_Clk/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y21     Shape_send_0/data_Clk/Count_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X24Y23     Shape_send_0/Tx_En_reg_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X24Y23     Shape_send_0/Tx_En_reg_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X23Y21     Shape_send_0/Tx_En_reg_P/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y22     Shape_send_0/data_Clk/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y22     Shape_send_0/data_Clk/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y18     Shape_send_0/data_Clk/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y18     Shape_send_0/data_Clk/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y20     Shape_send_0/data_Clk/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y20     Shape_send_0/data_Clk/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y20     Shape_send_0/data_Clk/Count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.642ns (24.027%)  route 2.030ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.030     1.734    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.858 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.487     8.578    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     8.984    
                         clock uncertainty           -0.231     8.753    
    SLICE_X23Y23         FDRE (Setup_fdre_C_D)        0.029     8.782    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.456ns (19.849%)  route 1.841ns (80.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.699    -0.720    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.841     1.578    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.580     8.671    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.231     8.846    
    SLICE_X32Y2          FDCE (Setup_fdce_C_D)       -0.067     8.779    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                  7.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.351%)  route 0.721ns (83.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.721     0.330    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.864    -0.765    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y2          FDCE (Hold_fdce_C_D)         0.070     0.085    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.209ns (20.858%)  route 0.793ns (79.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.793     0.384    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.231    -0.030    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.091     0.061    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.494ns (64.162%)  route 0.834ns (35.838%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.617    -0.802    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  UART0/UART_Clk/Count_reg[5]/Q
                         net (fo=4, routed)           0.834     0.489    UART0/UART_Clk/Count_reg[5]
    SLICE_X21Y12         LUT3 (Prop_lut3_I1_O)        0.124     0.613 r  UART0/UART_Clk/flag0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.613    UART0/UART_Clk/flag0_carry_i_3_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.163 r  UART0/UART_Clk/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.163    UART0/UART_Clk/flag0_carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  UART0/UART_Clk/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    UART0/UART_Clk/flag0_carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     1.527 r  UART0/UART_Clk/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.527    UART0/UART_Clk/flag0
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.091 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.494     3.585    UART0/UART_Clk/clk_out1
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.170    
                         clock uncertainty           -0.074     4.096    
    SLICE_X21Y14         FDRE (Setup_fdre_C_D)        0.020     4.116    UART0/UART_Clk/flag_reg
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.717ns  (logic 0.583ns (33.945%)  route 1.134ns (66.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.817     5.910    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.496     8.587    UART0/UART_Clk/clk_out1
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism              0.585     9.172    
                         clock uncertainty           -0.074     9.098    
    SLICE_X20Y11         FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.552    -0.574    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.365    UART0/UART_Tx0/p_0_in[1]
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.075    -0.425    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.431 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.054    -0.377    Driver_IIC0/iic_wr_en_r1
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.099    -0.278 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.278    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.793    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.091    -0.394    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.341%)  route 0.185ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.048    -0.136 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.131    -0.328    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.213ns (53.967%)  route 0.182ns (46.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT5 (Prop_lut5_I1_O)        0.049    -0.139 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.107    -0.336    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.986%)  route 0.185ns (47.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.121    -0.338    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.932%)  route 0.186ns (47.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/bcnt_reg[2]/Q
                         net (fo=11, routed)          0.186    -0.211    Driver_IIC0/bcnt[2]
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.166 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X28Y3          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.146    -0.259    Driver_IIC0/scl_cnt[3]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.098    -0.161 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.367    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.558    -0.568    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  UART0/UART_Clk/Count_reg[26]/Q
                         net (fo=4, routed)           0.134    -0.294    UART0/UART_Clk/Count_reg[26]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.183 r  UART0/UART_Clk/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    UART0/UART_Clk/Count_reg[24]_i_1_n_5
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.825    -0.804    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.105    -0.389    UART0/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.496%)  route 0.182ns (46.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.351    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.200    -0.170    Driver_IIC0/scl_cnt[1]
    SLICE_X34Y5          LUT3 (Prop_lut3_I2_O)        0.045    -0.125 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.120    -0.339    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.642ns (24.027%)  route 2.030ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.030     1.734    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.858 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.487     8.578    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     8.984    
                         clock uncertainty           -0.226     8.758    
    SLICE_X23Y23         FDRE (Setup_fdre_C_D)        0.029     8.787    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.456ns (19.849%)  route 1.841ns (80.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.699    -0.720    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.841     1.578    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.580     8.671    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.226     8.851    
    SLICE_X32Y2          FDCE (Setup_fdce_C_D)       -0.067     8.784    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                  7.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.351%)  route 0.721ns (83.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.721     0.330    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.864    -0.765    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y2          FDCE (Hold_fdce_C_D)         0.070     0.080    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.209ns (20.858%)  route 0.793ns (79.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.793     0.384    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.226    -0.035    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.091     0.056    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -13.814ns,  Total Violation      -13.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.814ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -12.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 1293.598 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.434ns = ( 1306.426 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698  1299.327    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.565    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.668 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1303.007    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.990 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.703    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1304.798 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.627  1306.426    Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X15Y13         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456  1306.882 r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.324  1307.206    Driver_MIPI0_1/Data_Read/U0/trig_req
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507  1293.598    Driver_MIPI0_1/Data_Read/U0/in_delay_clk
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.598    
                         clock uncertainty           -0.166  1293.432    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)       -0.040  1293.392    Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.392    
                         arrival time                       -1307.206    
  -------------------------------------------------------------------
                         slack                                -13.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.293ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.561     3.496    Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X15Y13         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.738    Driver_MIPI0_1/Data_Read/U0/trig_req
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.830    -0.799    Driver_MIPI0_1/Data_Read/U0/in_delay_clk
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.166    -0.633    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.078    -0.555    Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  4.293    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.736ns (39.327%)  route 2.678ns (60.673%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.040     2.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.924 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.690     3.615    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.893    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.297    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.072    -0.418    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.294    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.070    -0.418    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.316    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.539%)  route 0.127ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/Q
                         net (fo=10, routed)          0.127    -0.300    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/req_i
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.067    -0.501    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070    -0.431    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.141    -0.266    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.070    -0.401    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.274%)  route 0.123ns (39.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.303    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/start_dly[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092    -0.393    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.140    -0.267    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.066    -0.405    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.416    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.070    -0.416    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/Q
                         net (fo=27, routed)          0.168    -0.260    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/sm_state__0[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.369    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.748ns  (logic 1.514ns (31.886%)  route 3.234ns (68.114%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.027    93.701    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.326    94.027 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.027    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)        0.029    98.875    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.875    
                         arrival time                         -94.027    
  -------------------------------------------------------------------
                         slack                                  4.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.294ns (25.776%)  route 0.847ns (74.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.484     0.474    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.107     0.581 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.581    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091     0.106    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.417    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.417    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.748ns  (logic 1.514ns (31.886%)  route 3.234ns (68.114%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.027    93.701    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.326    94.027 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.027    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)        0.029    98.875    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.875    
                         arrival time                         -94.027    
  -------------------------------------------------------------------
                         slack                                  4.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.294ns (25.776%)  route 0.847ns (74.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.484     0.474    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.107     0.581 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.581    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091     0.106    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.003    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.111    99.053    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.340    Shape_send_0/data_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         98.340    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.091    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.111    99.053    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.340    Shape_send_0/data_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         98.340    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.219    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I2_O)        0.043    -0.176 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.233    -0.532    
                         clock uncertainty            0.111    -0.422    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.315    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I0_O)        0.043    -0.192 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.111    -0.464    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.131    -0.333    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.170    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.246    -0.519    
                         clock uncertainty            0.111    -0.409    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091    -0.318    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.208    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I3_O)        0.042    -0.166 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.233    -0.532    
                         clock uncertainty            0.111    -0.422    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.315    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Shape_send_0/data_Clk/Clk_reg/Q
                         net (fo=5, routed)           0.168    -0.262    Shape_send_0/data_Clk/Clk
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  Shape_send_0/data_Clk/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    Shape_send_0/data_Clk/Clk_i_1__0_n_0
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.821    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.111    -0.461    
    SLICE_X25Y22         FDRE (Hold_fdre_C_D)         0.091    -0.370    Shape_send_0/data_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 f  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.111    -0.464    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.120    -0.344    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Shape_send_0/data_Clk/Count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.282    Shape_send_0/data_Clk/Count_reg[10]
    SLICE_X22Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[8]_i_1__0_n_5
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.823    -0.806    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
                         clock pessimism              0.235    -0.571    
                         clock uncertainty            0.111    -0.461    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.134    -0.327    Shape_send_0/data_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  Shape_send_0/data_Clk/Count_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.282    Shape_send_0/data_Clk/Count_reg[14]
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[12]_i_1__0_n_5
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
                         clock pessimism              0.235    -0.572    
                         clock uncertainty            0.111    -0.462    
    SLICE_X22Y21         FDRE (Hold_fdre_C_D)         0.134    -0.328    Shape_send_0/data_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.556    -0.570    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Shape_send_0/data_Clk/Count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.280    Shape_send_0/data_Clk/Count_reg[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.170 r  Shape_send_0/data_Clk/Count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.170    Shape_send_0/data_Clk/Count_reg[4]_i_1__0_n_5
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.824    -0.805    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
                         clock pessimism              0.235    -0.570    
                         clock uncertainty            0.111    -0.460    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.134    -0.326    Shape_send_0/data_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.557    -0.569    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  Shape_send_0/data_Clk/Count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.279    Shape_send_0/data_Clk/Count_reg[2]
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.169 r  Shape_send_0/data_Clk/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    Shape_send_0/data_Clk/Count_reg[0]_i_1_n_5
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.825    -0.804    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.235    -0.569    
                         clock uncertainty            0.111    -0.459    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.134    -0.325    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.494ns (64.162%)  route 0.834ns (35.838%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.617    -0.802    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  UART0/UART_Clk/Count_reg[5]/Q
                         net (fo=4, routed)           0.834     0.489    UART0/UART_Clk/Count_reg[5]
    SLICE_X21Y12         LUT3 (Prop_lut3_I1_O)        0.124     0.613 r  UART0/UART_Clk/flag0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.613    UART0/UART_Clk/flag0_carry_i_3_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.163 r  UART0/UART_Clk/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.163    UART0/UART_Clk/flag0_carry_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.277 r  UART0/UART_Clk/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.277    UART0/UART_Clk/flag0_carry__0_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     1.527 r  UART0/UART_Clk/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.527    UART0/UART_Clk/flag0
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.091 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.494     3.585    UART0/UART_Clk/clk_out1
    SLICE_X21Y14         FDRE                                         r  UART0/UART_Clk/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.585     4.170    
                         clock uncertainty           -0.074     4.096    
    SLICE_X21Y14         FDRE (Setup_fdre_C_D)        0.020     4.116    UART0/UART_Clk/flag_reg
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.740ns  (logic 0.583ns (33.501%)  route 1.157ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.840     5.932    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497     8.588    UART0/UART_Clk/clk_out1
    SLICE_X20Y10         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X20Y10         FDRE (Setup_fdre_C_R)       -0.429     8.670    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[12]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[13]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[14]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.726ns  (logic 0.583ns (33.774%)  route 1.143ns (66.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.826     5.918    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.495     8.586    UART0/UART_Clk/clk_out1
    SLICE_X20Y12         FDRE                                         r  UART0/UART_Clk/Count_reg[15]/C
                         clock pessimism              0.585     9.171    
                         clock uncertainty           -0.074     9.097    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.429     8.668    UART0/UART_Clk/Count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.717ns  (logic 0.583ns (33.945%)  route 1.134ns (66.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 4.192 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.611     4.192    UART0/UART_Clk/clk_out1
    SLICE_X19Y16         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.459     4.651 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.317     4.968    UART0/UART_Clk/Is_Odd
    SLICE_X19Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.817     5.910    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.496     8.587    UART0/UART_Clk/clk_out1
    SLICE_X20Y11         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism              0.585     9.172    
                         clock uncertainty           -0.074     9.098    
    SLICE_X20Y11         FDRE (Setup_fdre_C_R)       -0.429     8.669    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.552    -0.574    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.365    UART0/UART_Tx0/p_0_in[1]
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.075    -0.425    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.431 f  Driver_IIC0/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.054    -0.377    Driver_IIC0/iic_wr_en_r1
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.099    -0.278 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.278    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.793    Driver_IIC0/clk_out1
    SLICE_X31Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.091    -0.394    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.341%)  route 0.185ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT5 (Prop_lut5_I0_O)        0.048    -0.136 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.131    -0.328    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.213ns (53.967%)  route 0.182ns (46.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT5 (Prop_lut5_I1_O)        0.049    -0.139 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.107    -0.336    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.986%)  route 0.185ns (47.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.185    -0.184    Driver_IIC0/scl_cnt[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.045    -0.139 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y4          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.121    -0.338    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.932%)  route 0.186ns (47.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/bcnt_reg[2]/Q
                         net (fo=11, routed)          0.186    -0.211    Driver_IIC0/bcnt[2]
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.166 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X28Y3          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.146    -0.259    Driver_IIC0/scl_cnt[3]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.098    -0.161 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.367    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.558    -0.568    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  UART0/UART_Clk/Count_reg[26]/Q
                         net (fo=4, routed)           0.134    -0.294    UART0/UART_Clk/Count_reg[26]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.183 r  UART0/UART_Clk/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    UART0/UART_Clk/Count_reg[24]_i_1_n_5
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.825    -0.804    UART0/UART_Clk/clk_out1
    SLICE_X20Y15         FDRE                                         r  UART0/UART_Clk/Count_reg[26]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.105    -0.389    UART0/UART_Clk/Count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.496%)  route 0.182ns (46.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.074    -0.443    
    SLICE_X33Y5          FDCE (Hold_fdce_C_D)         0.092    -0.351    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.533    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.200    -0.170    Driver_IIC0/scl_cnt[1]
    SLICE_X34Y5          LUT3 (Prop_lut3_I2_O)        0.045    -0.125 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.120    -0.339    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.642ns (24.027%)  route 2.030ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.030     1.734    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.858 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.487     8.578    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     8.984    
                         clock uncertainty           -0.231     8.753    
    SLICE_X23Y23         FDRE (Setup_fdre_C_D)        0.029     8.782    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.456ns (19.849%)  route 1.841ns (80.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.699    -0.720    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.841     1.578    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.580     8.671    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.231     8.846    
    SLICE_X32Y2          FDCE (Setup_fdce_C_D)       -0.067     8.779    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                  7.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.351%)  route 0.721ns (83.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.721     0.330    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.864    -0.765    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X32Y2          FDCE (Hold_fdce_C_D)         0.070     0.085    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.209ns (20.858%)  route 0.793ns (79.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.793     0.384    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.231    -0.030    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.091     0.061    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.642ns (24.027%)  route 2.030ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.030     1.734    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.858 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.487     8.578    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     8.984    
                         clock uncertainty           -0.226     8.758    
    SLICE_X23Y23         FDRE (Setup_fdre_C_D)        0.029     8.787    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.456ns (19.849%)  route 1.841ns (80.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.699    -0.720    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.841     1.578    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.580     8.671    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.226     8.851    
    SLICE_X32Y2          FDCE (Setup_fdce_C_D)       -0.067     8.784    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                  7.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.351%)  route 0.721ns (83.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.721     0.330    Driver_IIC0/IIC_Write
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.864    -0.765    Driver_IIC0/clk_out1
    SLICE_X32Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y2          FDCE (Hold_fdce_C_D)         0.070     0.080    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.209ns (20.858%)  route 0.793ns (79.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.793     0.384    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  Shape_send_0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    UART0/UART_Tx0/Tx_En
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.819    -0.810    UART0/UART_Tx0/clk_out1
    SLICE_X23Y23         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.226    -0.035    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.091     0.056    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[16]/Q
                         net (fo=2, routed)           0.833     0.491    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/acc_cnt[16]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.615 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4/O
                         net (fo=1, routed)           0.307     0.923    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.047 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2/O
                         net (fo=1, routed)           0.736     1.783    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.907 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.430     3.337    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524     3.575    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.736ns (42.357%)  route 2.362ns (57.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.631     2.186    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.515 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.784     3.299    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDSE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X6Y27          FDSE (Setup_fdse_C_S)       -0.524     3.573    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.573    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.736ns (39.327%)  route 2.678ns (60.673%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[8]/Q
                         net (fo=2, routed)           0.948     0.567    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/err_rate[8]
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.299     0.866 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.866    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.398 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.555 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.040     2.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X1Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.924 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.690     3.615    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.893    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          3.893    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.297    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y23          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.072    -0.418    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y21          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.294    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.070    -0.418    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.316    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.539%)  route 0.127ns (47.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/Q
                         net (fo=10, routed)          0.127    -0.300    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/req_i
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y22          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.067    -0.501    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070    -0.431    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.141    -0.266    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.070    -0.401    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.274%)  route 0.123ns (39.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.303    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/start_dly[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.827    -0.802    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y28          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092    -0.393    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.140    -0.267    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.066    -0.405    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.416    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.435%)  route 0.156ns (52.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.156    -0.271    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.070    -0.416    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/Q
                         net (fo=27, routed)          0.168    -0.260    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/sm_state__0[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[1]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.369    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack      -13.813ns,  Total Violation      -13.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.813ns  (required time - arrival time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0_1 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -12.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 1293.598 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.434ns = ( 1306.426 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698  1299.327    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.423 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.565    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.668 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1303.007    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.990 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.703    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1304.798 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         1.627  1306.426    Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X15Y13         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456  1306.882 r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.324  1307.206    Driver_MIPI0_1/Data_Read/U0/trig_req
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507  1293.598    Driver_MIPI0_1/Data_Read/U0/in_delay_clk
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.598    
                         clock uncertainty           -0.165  1293.432    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)       -0.040  1293.392    Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.393    
                         arrival time                       -1307.206    
  -------------------------------------------------------------------
                         slack                                -13.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (arrival time - required time)
  Source:                 Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0_1/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0_1/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=645, routed)         0.561     3.496    Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X15Y13         FDRE                                         r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  Driver_MIPI0_1/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.738    Driver_MIPI0_1/Data_Read/U0/trig_req
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.830    -0.799    Driver_MIPI0_1/Data_Read/U0/in_delay_clk
    SLICE_X13Y13         FDRE                                         r  Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.799    
                         clock uncertainty            0.165    -0.634    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.078    -0.556    Driver_MIPI0_1/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  4.294    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.748ns  (logic 1.514ns (31.886%)  route 3.234ns (68.114%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.027    93.701    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.326    94.027 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.027    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)        0.029    98.880    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -94.027    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.294ns (25.776%)  route 0.847ns (74.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.484     0.474    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.107     0.581 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.581    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091     0.101    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[28]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[29]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[30]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.534ns (47.779%)  route 1.677ns (52.221%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 98.576 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.854     2.403    Shape_send_0/data_Clk/Count0
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.485    98.576    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y25         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[31]/C
                         clock pessimism              0.570    99.146    
                         clock uncertainty           -0.111    99.036    
    SLICE_X22Y25         FDRE (Setup_fdre_C_R)       -0.713    98.323    Shape_send_0/data_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         98.323    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 95.920    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[0]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[1]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.534ns (47.985%)  route 1.663ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.840     2.389    Shape_send_0/data_Clk/Count0
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.492    98.583    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
                         clock pessimism              0.609    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X22Y18         FDRE (Setup_fdre_C_R)       -0.713    98.369    Shape_send_0/data_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                 95.980    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[20]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.111    99.053    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.340    Shape_send_0/data_Clk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         98.340    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.091    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 Shape_send_0/data_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.534ns (50.182%)  route 1.523ns (49.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 98.578 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.611    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.290 r  Shape_send_0/data_Clk/Count_reg[3]/Q
                         net (fo=2, routed)           0.823     0.533    Shape_send_0/data_Clk/Count_reg[3]
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124     0.657 r  Shape_send_0/data_Clk/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    Shape_send_0/data_Clk/Count0_carry_i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.207 r  Shape_send_0/data_Clk/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.207    Shape_send_0/data_Clk/Count0_carry_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.321 r  Shape_send_0/data_Clk/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.321    Shape_send_0/data_Clk/Count0_carry__0_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.549 r  Shape_send_0/data_Clk/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.700     2.249    Shape_send_0/data_Clk/Count0
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.487    98.578    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y23         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[21]/C
                         clock pessimism              0.585    99.163    
                         clock uncertainty           -0.111    99.053    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.713    98.340    Shape_send_0/data_Clk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         98.340    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                 96.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.219    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I2_O)        0.043    -0.176 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.233    -0.532    
                         clock uncertainty            0.111    -0.422    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.315    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I0_O)        0.043    -0.192 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    Shape_send_0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.111    -0.464    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.131    -0.333    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  Diver_OV5647_Init/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.170    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[2]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.246    -0.519    
                         clock uncertainty            0.111    -0.409    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091    -0.318    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.594    -0.532    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.208    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X32Y1          LUT4 (Prop_lut4_I3_O)        0.042    -0.166 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.233    -0.532    
                         clock uncertainty            0.111    -0.422    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.107    -0.315    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Shape_send_0/data_Clk/Clk_reg/Q
                         net (fo=5, routed)           0.168    -0.262    Shape_send_0/data_Clk/Clk
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  Shape_send_0/data_Clk/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    Shape_send_0/data_Clk/Clk_i_1__0_n_0
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.821    -0.808    Shape_send_0/data_Clk/clk_out3
    SLICE_X25Y22         FDRE                                         r  Shape_send_0/data_Clk/Clk_reg/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.111    -0.461    
    SLICE_X25Y22         FDRE (Hold_fdre_C_D)         0.091    -0.370    Shape_send_0/data_Clk/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.552    -0.574    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.410 f  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.235    Shape_send_0/Pulse_Init_Flag__0[0]
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    Shape_send_0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X22Y26         FDCE                                         r  Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.111    -0.464    
    SLICE_X22Y26         FDCE (Hold_fdce_C_D)         0.120    -0.344    Shape_send_0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.555    -0.571    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Shape_send_0/data_Clk/Count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.282    Shape_send_0/data_Clk/Count_reg[10]
    SLICE_X22Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[8]_i_1__0_n_5
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.823    -0.806    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y20         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[10]/C
                         clock pessimism              0.235    -0.571    
                         clock uncertainty            0.111    -0.461    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.134    -0.327    Shape_send_0/data_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  Shape_send_0/data_Clk/Count_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.282    Shape_send_0/data_Clk/Count_reg[14]
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  Shape_send_0/data_Clk/Count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.172    Shape_send_0/data_Clk/Count_reg[12]_i_1__0_n_5
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y21         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[14]/C
                         clock pessimism              0.235    -0.572    
                         clock uncertainty            0.111    -0.462    
    SLICE_X22Y21         FDRE (Hold_fdre_C_D)         0.134    -0.328    Shape_send_0/data_Clk/Count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.556    -0.570    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Shape_send_0/data_Clk/Count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.280    Shape_send_0/data_Clk/Count_reg[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.170 r  Shape_send_0/data_Clk/Count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.170    Shape_send_0/data_Clk/Count_reg[4]_i_1__0_n_5
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.824    -0.805    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y19         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[6]/C
                         clock pessimism              0.235    -0.570    
                         clock uncertainty            0.111    -0.460    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.134    -0.326    Shape_send_0/data_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Shape_send_0/data_Clk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/data_Clk/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.557    -0.569    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  Shape_send_0/data_Clk/Count_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.279    Shape_send_0/data_Clk/Count_reg[2]
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.169 r  Shape_send_0/data_Clk/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    Shape_send_0/data_Clk/Count_reg[0]_i_1_n_5
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.825    -0.804    Shape_send_0/data_Clk/clk_out3
    SLICE_X22Y18         FDRE                                         r  Shape_send_0/data_Clk/Count_reg[2]/C
                         clock pessimism              0.235    -0.569    
                         clock uncertainty            0.111    -0.459    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.134    -0.325    Shape_send_0/data_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 1.514ns (30.518%)  route 3.447ns (69.482%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.659    93.333    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.326    93.659 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.581    94.240    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_R)       -0.429    98.422    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.422    
                         arrival time                         -94.240    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.567ns  (logic 1.514ns (33.150%)  route 3.053ns (66.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.656    93.330    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.326    93.656 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    93.846    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X32Y1          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.748ns  (logic 1.514ns (31.886%)  route 3.234ns (68.114%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 89.279 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          1.698    89.279    Driver_IIC0/clk_out1
    SLICE_X33Y5          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDCE (Prop_fdce_C_Q)         0.419    89.698 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.762    90.461    Driver_IIC0/scl_cnt[5]
    SLICE_X34Y4          LUT3 (Prop_lut3_I2_O)        0.299    90.760 f  Driver_IIC0/iicwr_req_i_5/O
                         net (fo=4, routed)           0.640    91.399    Driver_IIC0/iicwr_req_i_5_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.150    91.549 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.805    92.355    Driver_IIC0/scl_lc
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.320    92.675 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.027    93.701    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.326    94.027 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.027    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.580    98.671    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)        0.029    98.880    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -94.027    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.294ns (25.776%)  route 0.847ns (74.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.484     0.474    Diver_OV5647_Init/IIC_Busy
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.107     0.581 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.581    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X33Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.091     0.101    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.539%)  route 0.774ns (72.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.345    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT6 (Prop_lut6_I1_O)        0.107     0.452 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.508    Diver_OV5647_Init/Req_Cnt
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.294ns (24.573%)  route 0.902ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.559    Driver_IIC0/clk_out1
    SLICE_X29Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=11, routed)          0.363    -0.056    Driver_IIC0/c_state[3]
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.046    -0.010 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.356     0.346    Diver_OV5647_Init/IIC_Busy
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.107     0.453 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.184     0.637    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.864    -0.765    Diver_OV5647_Init/clk_out3
    SLICE_X32Y1          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X32Y1          FDRE (Hold_fdre_C_R)        -0.018    -0.008    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.372ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.642ns (20.072%)  route 2.556ns (79.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 f  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.040     1.744    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.124     1.868 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.516     2.385    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.488    98.579    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.607    99.186    
                         clock uncertainty           -0.111    99.076    
    SLICE_X24Y23         FDCE (Recov_fdce_C_CLR)     -0.319    98.757    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.757    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 96.372    

Slack (MET) :             96.606ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.580ns (19.830%)  route 2.345ns (80.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 98.581 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.608    -0.811    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.355 r  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.844     1.489    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.613 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.501     2.114    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.490    98.581    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.608    99.189    
                         clock uncertainty           -0.111    99.079    
    SLICE_X23Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    98.720    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                 96.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.059%)  route 0.340ns (61.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.158    -0.251    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.206 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.182    -0.024    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.538    
    SLICE_X23Y21         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.633    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.194%)  route 1.038ns (84.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.141    -0.431 f  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.850     0.418    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.463 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.652    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.541    
    SLICE_X24Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.372ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.642ns (20.072%)  route 2.556ns (79.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 f  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.040     1.744    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.124     1.868 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.516     2.385    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.488    98.579    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.607    99.186    
                         clock uncertainty           -0.111    99.076    
    SLICE_X24Y23         FDCE (Recov_fdce_C_CLR)     -0.319    98.757    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.757    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 96.372    

Slack (MET) :             96.606ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.580ns (19.830%)  route 2.345ns (80.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 98.581 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.608    -0.811    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.355 r  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.844     1.489    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.613 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.501     2.114    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.490    98.581    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.608    99.189    
                         clock uncertainty           -0.111    99.079    
    SLICE_X23Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    98.720    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                 96.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.059%)  route 0.340ns (61.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.158    -0.251    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.206 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.182    -0.024    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.111    -0.428    
    SLICE_X23Y21         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.523    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.194%)  route 1.038ns (84.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.141    -0.431 f  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.850     0.418    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.463 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.652    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.541    
                         clock uncertainty            0.111    -0.431    
    SLICE_X24Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.372ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.642ns (20.072%)  route 2.556ns (79.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 f  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.040     1.744    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.124     1.868 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.516     2.385    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.488    98.579    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.607    99.186    
                         clock uncertainty           -0.111    99.076    
    SLICE_X24Y23         FDCE (Recov_fdce_C_CLR)     -0.319    98.757    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.757    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 96.372    

Slack (MET) :             96.606ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.580ns (19.830%)  route 2.345ns (80.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 98.581 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.608    -0.811    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.355 r  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.844     1.489    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.613 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.501     2.114    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.490    98.581    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.608    99.189    
                         clock uncertainty           -0.111    99.079    
    SLICE_X23Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    98.720    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                 96.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.059%)  route 0.340ns (61.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.158    -0.251    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.206 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.182    -0.024    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.111    -0.428    
    SLICE_X23Y21         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.523    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.194%)  route 1.038ns (84.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.141    -0.431 f  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.850     0.418    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.463 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.652    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.541    
                         clock uncertainty            0.111    -0.431    
    SLICE_X24Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.377ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.642ns (20.072%)  route 2.556ns (79.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 98.579 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.605    -0.814    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.296 f  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           2.040     1.744    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.124     1.868 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.516     2.385    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.488    98.579    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.607    99.186    
                         clock uncertainty           -0.106    99.080    
    SLICE_X24Y23         FDCE (Recov_fdce_C_CLR)     -0.319    98.761    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.761    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 96.377    

Slack (MET) :             96.610ns  (required time - arrival time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.580ns (19.830%)  route 2.345ns (80.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 98.581 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.608    -0.811    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.456    -0.355 r  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.844     1.489    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.613 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.501     2.114    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          1.490    98.581    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.608    99.189    
                         clock uncertainty           -0.106    99.083    
    SLICE_X23Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    98.724    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.724    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                 96.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.059%)  route 0.340ns (61.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.553    -0.573    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Shape_send_0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.158    -0.251    Shape_send_0/Tx_En_reg_C_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.206 f  Shape_send_0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.182    -0.024    Shape_send_0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X23Y21         FDPE                                         f  Shape_send_0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.822    -0.807    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.538    
    SLICE_X23Y21         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.633    Shape_send_0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 Shape_send_0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Shape_send_0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.194%)  route 1.038ns (84.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.554    -0.572    Shape_send_0/clk_out3
    SLICE_X23Y21         FDPE                                         r  Shape_send_0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDPE (Prop_fdpe_C_Q)         0.141    -0.431 f  Shape_send_0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.850     0.418    Shape_send_0/Tx_En_reg_P_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.463 f  Shape_send_0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.652    Shape_send_0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X24Y23         FDCE                                         f  Shape_send_0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=44, routed)          0.819    -0.810    Shape_send_0/clk_out3
    SLICE_X24Y23         FDCE                                         r  Shape_send_0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.541    
    SLICE_X24Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    Shape_send_0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  1.260    





