-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ipshared/1cd4/src/clock_divider.vhd" \
  "../../../bd/design_1/ip/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd" \
-endlib
-makelib ies/dist_mem_gen_v8_0_11 \
  "../../../../Ex2.srcs/sources_1/bd/design_1/ipshared/ec0d/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ipshared/a7ed/src/Binary_to_BCD16.vhd" \
  "../../../bd/design_1/ip/design_1_BinToBCD16_0_0/sim/design_1_BinToBCD16_0_0.vhd" \
  "../../../bd/design_1/ipshared/f967/src/segment_decoder.vhd" \
  "../../../bd/design_1/ipshared/f967/src/EightDisplayControl.vhd" \
  "../../../bd/design_1/ip/design_1_EightDisplayControl_0_0/sim/design_1_EightDisplayControl_0_0.vhd" \
  "../../../bd/design_1/ipshared/0dd5/src/selectAddress.vhd" \
  "../../../bd/design_1/ip/design_1_selectAddress_0_0/sim/design_1_selectAddress_0_0.vhd" \
  "../../../bd/design_1/ipshared/e147/xlconstant.vhd" \
  "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd" \
  "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd" \
  "../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd" \
  "../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.vhd" \
  "../../../bd/design_1/hdl/design_1.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

