# ğŸ”° Verilog HDL â€“ X-Days Series by Aditya Kumar

Welcome to my *X-Days Series* on Verilog HDL, where I document my daily hands-on learning journey using the **Vivado Design Suite**.  
This is not a fixed 30/60/100-day challenge â€” it's a self-paced series aimed at building consistent habits and deepening my practical knowledge of digital design.

---

## ğŸ“Œ About This Series

- Each day focuses on implementing **one Verilog project** using RTL modeling.
- Projects range from *basic logic gates* to *multi-bit arithmetic circuits* and beyond.
- Every day includes:
  - âœ… Project Overview
  - âœ… RTL Code (Verilog)
  - âœ… Testbench
  - âœ… Simulation Output (GTKWave)
  - âœ… Pros, Cons & Applications
  - âœ… Tools Used (Vivado, GTKWave)

> â€œLearning isnâ€™t about speed, itâ€™s about direction.â€ ğŸš€

---

## ğŸ“š Project Index â€“ X-Days Series

| Day | Project Title                          | Description                                       |
|-----|----------------------------------------|---------------------------------------------------|
| 0   | [Basic Logic Gates](./Day0)            | AND, OR, NOT, NAND, NOR, XOR, XNOR                |
| 1   | [Half Adder](./Day1)                   | Basic 1-bit adder using logic gates               |
| 2   | [Full Adder (Gate-Level)](./Day2)      | Full adder design using basic logic gates         |
| 3   | [4-bit Ripple Carry Adder](./Day3)     | Performs 4-bit addition using chained full adders |
| 4   | [Half & Full Subtractor](./Day4)       | 1-bit subtractors using logic gates               |
| 5   | [4-bit Comparator](./Day5)             | Compares two 4-bit binary numbers                 |
| 6   | [4x1 Multiplexer](./Day6)              | 4-to-1 mux using RTL modeling                     |
| 7   | [8x1 Multiplexer](./Day7)              | 8-input mux implemented with case statement       |
| 8   | [1x8 Demultiplexer](./Day8)            | Distributes input signal to one of 8 outputs      |
| 9   | [4-bit Carry Lookahead Adder (CLA)](./Day9) | Faster adder using carry lookahead logic     |
| 10  | [BCD Adder](./Day10)                   | Adds two BCD digits with decimal correction       |
| 11  | [4x4 Binary Multiplier](./Day11)       | Multiplies two 4-bit binary numbers using RTL     |
| 12  | [8-to-3 Encoder](./Day12)              | Converts 8-bit input to 3-bit binary code         |
| 13  | [8-to-3 Priority Encoder](./Day13)     | Encoder that gives priority to highest input index|
| 14  | [Binary - Gray Code Converter](./Day14)| Converts binary input to its equivalent Gray code |
| 15  | [Gray - Binary Code Converter](./Day15)| Converts Gray code input to binary format         |
| 16  | [3-to-8 Decoder](./Day16)              | Decodes 3-bit binary input into 8 output lines    |
| 17  | [Binary to Excess-3 Converter](./Day17)| Adds 011 to BCD to convert binary to excess-3 code|
| 18  | [Binary to 7-Segment Display](./Day18) | Converts 4-bit binary to 7-segment code           |
| 19  | [4-bit ALU](./Day19)                   | Performs arithmetic and logic operations          |
| 20  | [SR Flip-Flop](./Day20)                | Set-Reset flip-flop using RTL modeling            |
| 21  | [JK Flip-Flop](./Day21)                | JK flip-flop with toggling, reset,and set behavior|
| 22  | [D Flip-Flop](./Day22)                 | Basic D flip

---

## ğŸ›  Tools Used

- Verilog HDL  
- Vivado Design Suite (Xilinx)
- GTKWave for waveform visualization

---

## ğŸ’¬ Feedback & Suggestions

Feel free to open an issue or submit a pull request if you have suggestions or want to contribute. Your feedback is appreciated!

---

## ğŸ“Œ Connect with Me

ğŸ‘¤ **Aditya Kumar**  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/aditya-kumar-yourprofile)  
ğŸ“§ [Email](mailto:your.email@example.com)

---

## ğŸ“„ License

This repository is open-sourced under the [MIT License](./LICENSE)
