// Seed: 305250562
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wor id_2
    , id_7,
    output supply0 id_3,
    input wire id_4,
    output wire id_5
);
  wire id_8 = id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7
  );
endmodule
