#ifndef __MEM_RAMULATOR2_HH__
#define __MEM_RAMULATOR2_HH__

#include <functional>
#include <deque>
#include <unordered_map>
#include <unordered_set>
#include <vector>

#include "mem/abstract_mem.hh"
#include "params/Ramulator2.hh"

// Forward declare Ramulator2 top-level components
namespace Ramulator {
class IFrontEnd;
class IMemorySystem;
} // namespace Ramulator

namespace gem5 {

namespace memory {

class Ramulator2 : public AbstractMemory {
private:
    class MemorySystemPort : public ResponsePort {

    private:
        Ramulator2 &ramulator2;

    public:
        MemorySystemPort(const std::string &_name, Ramulator2 &_ramulator2);

    protected:
        Tick recvAtomic(PacketPtr pkt) override { return ramulator2.recvAtomic(pkt); };
        void recvFunctional(PacketPtr pkt) override { ramulator2.recvFunctional(pkt); };
        bool recvTimingReq(PacketPtr pkt) override { return ramulator2.recvTimingReq(pkt); };
        void recvRespRetry() override { ramulator2.recvRespRetry(); };

        AddrRangeList getAddrRanges() const override {
            AddrRangeList ranges;
            ranges.push_back(ramulator2.getAddrRange());
            return ranges;
        };
    };

    MemorySystemPort port;

    std::string config_path;
    int enlarge_buffer_factor;
    int system_id;
    int system_count;
    Ramulator::IFrontEnd *ramulator2_frontend;
    Ramulator::IMemorySystem *ramulator2_memorysystem;

    // std::function<void(Ramulator::Request&)> read_callback;
    // std::function<void(Ramulator::Request&)> write_callback;
    bool retryReq;
    bool retryResp;
    Tick startTick;
    std::unordered_map<Addr, std::deque<PacketPtr>> outstandingReads;
    std::unordered_map<Addr, std::deque<PacketPtr>> outstandingWrites;

    /**
     * Count the number of outstanding transactions so that we can
     * block any further requests until there is space in Ramulator2 and
     * the sending queue we need to buffer the response packets.
     */
    unsigned int nbrOutstandingReads;
    unsigned int nbrOutstandingWrites;

    // --- read/write overlap audit (T-W): per-DRAM-cycle occupancy, ROI-only (zeroed at resetStats) ---
    uint64_t ovl_cyclesAny = 0;    // cycles with >=1 request outstanding at DRAM
    uint64_t ovl_cyclesRead = 0;   // cycles with >=1 read outstanding
    uint64_t ovl_cyclesWrite = 0;  // cycles with >=1 write outstanding
    uint64_t ovl_cyclesBoth = 0;   // cycles with BOTH a read AND a write outstanding (the overlap)
    uint64_t ovl_cyclesWriteOnly = 0; // cycles with write outstanding and no read to hide it
    uint64_t ovl_currentWriteOnlyRun = 0;
    uint64_t ovl_maxWriteOnlyRun = 0;

    // --- write-address audit (T-W #4): incoming DRAM write stream, ROI-only ---
    std::vector<int> audit_addrBits;
    int audit_numLevels = 0;
    int audit_txOffset = 0;
    int audit_rowBitsIdx = -1;
    uint64_t wr_total = 0;
    uint64_t wr_transitions = 0;
    uint64_t wr_sameRowTransitions = 0;
    uint64_t wr_rowRuns = 0;
    uint64_t wr_currentRowRun = 0;
    uint64_t wr_maxRowRun = 0;
    uint64_t wr_sameCL = 0;
    uint64_t wr_plusOneCL = 0;
    uint64_t wr_minusOneCL = 0;
    uint64_t wr_absLe4CL = 0;
    uint64_t wr_absLe16CL = 0;
    uint64_t wr_absLe64CL = 0;
    uint64_t wr_absGt64CL = 0;
    uint64_t wr_lastCL = 0;
    uint64_t wr_lastRowKey = 0;
    bool wr_haveLast = false;
    std::unordered_set<uint64_t> wr_uniqueCLs;
    std::unordered_set<uint64_t> wr_uniqueRows;

    uint64_t auditRowKey(Addr addr) const;
    void auditWriteAddr(Addr addr);

    /**
     * Queue to hold response packets until we can send them
     * back. This is needed as Ramulator2 unconditionally passes
     * responses back without any flow control.
     */
    std::deque<PacketPtr> responseQueue;

    unsigned int nbrOutstanding() const;

    /**
     * When a packet is ready, use the "access()" method in
     * AbstractMemory to actually create the response packet, and send
     * it back to the outside world requestor.
     *
     * @param pkt The packet from the outside world
     */
    void accessAndRespond(PacketPtr pkt);

    void sendResponse();

    /**
     * Event to schedule sending of responses
     */
    EventFunctionWrapper sendResponseEvent;

    /**
     * Progress the controller one clock cycle.
     */
    void tick();

    /**
     * Event to schedule clock ticks
     */
    EventFunctionWrapper tickEvent;

    /**
     * Upstream caches need this packet until true is returned, so
     * hold it for deletion until a subsequent call
     */
    std::unique_ptr<Packet> pendingDelete;

public:
    typedef Ramulator2Params Params;
    Ramulator2(const Params &p);

    DrainState drain() override;

    virtual Port &getPort(const std::string &if_name,
                          PortID idx = InvalidPortID) override;

    void init() override;
    void startup() override;

    void resetStats() override;
    void preDumpStats() override;
    void getAddrMapData(std::vector<int> &m_org,
                        std::vector<int> &m_addr_bits,
                        int &m_num_levels,
                        int &m_tx_offset,
                        int &m_col_bits_idx,
                        int &m_row_bits_idx);

protected:
    Tick recvAtomic(PacketPtr pkt);
    void recvFunctional(PacketPtr pkt);
    bool recvTimingReq(PacketPtr pkt);
    void recvRespRetry();
};

} // namespace memory
} // namespace gem5

#endif // __MEM_RAMULATOR2_HH__
