{"vcs1":{"timestamp_begin":1739694598.469483692, "rt":1.48, "ut":0.55, "st":0.26}}
{"vcselab":{"timestamp_begin":1739694600.057172220, "rt":0.98, "ut":0.33, "st":0.07}}
{"link":{"timestamp_begin":1739694601.130204734, "rt":0.68, "ut":0.35, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739694597.748547559}
{"VCS_COMP_START_TIME": 1739694597.748547559}
{"VCS_COMP_END_TIME": 1739694604.198811635}
{"VCS_USER_OPTIONS": "-R +v2k -full64 testfixture_a.v ../syn/netlist/CLE_syn.v -v /home/m107/m107061543/icc/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +define+SDF -debug_acc +neg_tchk"}
{"vcs1": {"peak_mem": 350236}}
{"stitch_vcselab": {"peak_mem": 222012}}
