/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.1
Hash     : e3cf152
Date     : Sep 18 2024
Type     : Engineering
Log Time   : Thu Sep 26 09:51:47 2024 GMT
#Timing report of worst 2 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 6

#Path 1
Startpoint: temp.Q[0] (dffre at (4,2) clocked by clk)
Endpoint  : out:dout.outpad[0] (.output at (4,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (11,1))                          0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
temp.C[0] (dffre at (4,2))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
temp.Q[0] (dffre at (4,2)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:66614 side: (RIGHT,) (4,2,0))                            0.000     1.048
| (CHANY:153386 L1 length:1 (4,2,0-> (4,2,0))                    0.061     1.109
| (CHANX:147597 L1 length:1 (4,2,0-> (4,2,0))                    0.061     1.170
| (IPIN:66630 side: (TOP,) (4,2,0))                              0.101     1.271
| (intra 'clb' routing)                                          0.085     1.356
dout.in[0] (.names at (4,2))                                0.000     1.356
| (primitive '.names' combinational delay)                       0.148     1.504
dout.out[0] (.names at (4,2))                               0.000     1.504
| (intra 'clb' routing)                                          0.000     1.504
| (OPIN:66615 side: (RIGHT,) (4,2,0))                            0.000     1.504
| (CHANY:153259 L4 length:2 (4,2,0-> (4,1,0))                    0.119     1.623
| (IPIN:10289 side: (RIGHT,) (4,1,0))                            0.101     1.723
| (intra 'io' routing)                                           0.733     2.456
out:dout.outpad[0] (.output at (4,1))                       0.000     2.456
data arrival time                                                          2.456

clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.456


#Path 2
Startpoint: din.inpad[0] (.input at (3,1) clocked by clk)
Endpoint  : temp.D[0] (dffre at (4,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din.inpad[0] (.input at (3,1))                              0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:7270 side: (RIGHT,) (3,1,0))                             0.000     0.894
| (CHANY:153004 L4 length:2 (3,1,0-> (3,2,0))                    0.119     1.013
| (CHANX:147576 L1 length:1 (4,2,0-> (4,2,0))                    0.061     1.074
| (IPIN:66636 side: (TOP,) (4,2,0))                              0.101     1.175
| (intra 'clb' routing)                                          0.282     1.457
temp.D[0] (dffre at (4,2))                                       0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                    0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (11,1))                          0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
temp.C[0] (dffre at (4,2))                                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.594


#End of timing report
