{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429050771841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429050771853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 17:32:51 2015 " "Processing started: Tue Apr 14 17:32:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429050771853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429050771853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429050771853 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429050773107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_smpl.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_smpl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_smpl " "Found entity 1: button_smpl" {  } { { "button_smpl.sv" "" { Text "I:/ECE551~2/fpga/UART/button_smpl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429050785444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.v(3) " "Verilog HDL Declaration information at reset_synch.v(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../../src/reset_synch.v" "" { Text "I:/ECE551~2/src/reset_synch.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429050785458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/reset_synch.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece551~2/src/reset_synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "../../src/reset_synch.v" "" { Text "I:/ECE551~2/src/reset_synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429050785460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD UartTx.v(10) " "Verilog HDL Declaration information at UartTx.v(10): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429050785469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "trmt TRMT UartTx.v(4) " "Verilog HDL Declaration information at UartTx.v(4): object \"trmt\" differs only in case from object \"TRMT\" in the same scope" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429050785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/uarttx.v 4 4 " "Found 4 design units, including 4 entities, in source file /ece551~2/src/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTx " "Found entity 1: UartTx" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785473 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_register " "Found entity 2: shift_register" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785473 ""} { "Info" "ISGN_ENTITY_NAME" "3 baud_counter " "Found entity 3: baud_counter" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785473 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit_counter " "Found entity 4: bit_counter" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429050785473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD load UartRx.sv(12) " "Verilog HDL Declaration information at UartRx.sv(12): object \"LOAD\" differs only in case from object \"load\" in the same scope" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429050785481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551~2/src/uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece551~2/src/uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UartRx " "Found entity 1: UartRx" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429050785484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_test " "Found entity 1: UART_test" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429050785496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429050785496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n UART_test.v(16) " "Verilog HDL Implicit Net warning at UART_test.v(16): created implicit net for \"rst_n\"" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429050785496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd UART_test.v(25) " "Verilog HDL Implicit Net warning at UART_test.v(25): created implicit net for \"cmd\"" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429050785496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_test " "Elaborating entity \"UART_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429050785772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_test.v(33) " "Verilog HDL assignment warning at UART_test.v(33): truncated value with size 32 to match size of target (8)" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429050785773 "|UART_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:iRST " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:iRST\"" {  } { { "UART_test.v" "iRST" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429050785832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_smpl button_smpl:iButton_smpl " "Elaborating entity \"button_smpl\" for hierarchy \"button_smpl:iButton_smpl\"" {  } { { "UART_test.v" "iButton_smpl" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429050785840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTx UartTx:iUart_Tx " "Elaborating entity \"UartTx\" for hierarchy \"UartTx:iUart_Tx\"" {  } { { "UART_test.v" "iUart_Tx" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429050785851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UartTx.v(22) " "Verilog HDL assignment warning at UartTx.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429050785872 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_shftreg_n UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"rst_shftreg_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429050785879 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429050785880 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_done UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"set_done\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429050785880 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clr_done UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"clr_done\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429050785880 "|UART_test|UartTx:iUart_Tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "transmitting UartTx.v(52) " "Verilog HDL Always Construct warning at UartTx.v(52): inferring latch(es) for variable \"transmitting\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429050785880 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmitting UartTx.v(52) " "Inferred latch for \"transmitting\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429050785881 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_done UartTx.v(52) " "Inferred latch for \"clr_done\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429050785881 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_done UartTx.v(52) " "Inferred latch for \"set_done\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429050785881 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load UartTx.v(52) " "Inferred latch for \"load\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429050785881 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_shftreg_n UartTx.v(52) " "Inferred latch for \"rst_shftreg_n\" at UartTx.v(52)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429050785881 "|UART_test|UartTx:iUart_Tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register UartTx:iUart_Tx\|shift_register:shiftreg " "Elaborating entity \"shift_register\" for hierarchy \"UartTx:iUart_Tx\|shift_register:shiftreg\"" {  } { { "../../src/UartTx.v" "shiftreg" { Text "I:/ECE551~2/src/UartTx.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429050785943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter UartTx:iUart_Tx\|baud_counter:baudcnt " "Elaborating entity \"baud_counter\" for hierarchy \"UartTx:iUart_Tx\|baud_counter:baudcnt\"" {  } { { "../../src/UartTx.v" "baudcnt" { Text "I:/ECE551~2/src/UartTx.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429050786015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UartTx.v(122) " "Verilog HDL assignment warning at UartTx.v(122): truncated value with size 32 to match size of target (12)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429050786015 "|UART_test|UartTx:iUart_Tx|baud_counter:baudcnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UartTx.v(123) " "Verilog HDL assignment warning at UartTx.v(123): truncated value with size 32 to match size of target (1)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429050786016 "|UART_test|UartTx:iUart_Tx|baud_counter:baudcnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter UartTx:iUart_Tx\|bit_counter:bitcnt " "Elaborating entity \"bit_counter\" for hierarchy \"UartTx:iUart_Tx\|bit_counter:bitcnt\"" {  } { { "../../src/UartTx.v" "bitcnt" { Text "I:/ECE551~2/src/UartTx.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429050786085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UartTx.v(147) " "Verilog HDL assignment warning at UartTx.v(147): truncated value with size 32 to match size of target (4)" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429050786086 "|UART_test|UartTx:iUart_Tx|bit_counter:bitcnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx UartRx:iUART_rcv " "Elaborating entity \"UartRx\" for hierarchy \"UartRx:iUART_rcv\"" {  } { { "UART_test.v" "iUART_rcv" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429050786160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UartRx.sv(37) " "Verilog HDL assignment warning at UartRx.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429050786161 "|UART_test|UartRx:iUART_rcv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UartRx.sv(38) " "Verilog HDL assignment warning at UartRx.sv(38): truncated value with size 32 to match size of target (12)" {  } { { "../../src/UartRx.sv" "" { Text "I:/ECE551~2/src/UartRx.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429050786161 "|UART_test|UartRx:iUART_rcv"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429050787134 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/UartTx.v" "" { Text "I:/ECE551~2/src/UartTx.v" 102 -1 0 } } { "button_smpl.sv" "" { Text "I:/ECE551~2/fpga/UART/button_smpl.sv" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429050787166 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429050787166 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reset_synch:iRST\|rst_n reset_synch:iRST\|rst_n~_emulated reset_synch:iRST\|rst_n~1 " "Register \"reset_synch:iRST\|rst_n\" is converted into an equivalent circuit using register \"reset_synch:iRST\|rst_n~_emulated\" and latch \"reset_synch:iRST\|rst_n~1\"" {  } { { "../../src/reset_synch.v" "" { Text "I:/ECE551~2/src/reset_synch.v" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1429050787167 "|UART_test|reset_synch:iRST|rst_n"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1429050787167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429050787196 "|UART_test|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429050787196 "|UART_test|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429050787196 "|UART_test|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429050787196 "|UART_test|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429050787196 "|UART_test|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429050787196 "|UART_test|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] GND " "Pin \"LEDs\[7\]\" is stuck at GND" {  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429050787196 "|UART_test|LEDs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429050787196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429050787285 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429050787790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551~2/fpga/UART/UART_test.map.smsg " "Generated suppressed messages file I:/ECE551~2/fpga/UART/UART_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429050787921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429050788457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429050788457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429050788735 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429050788735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429050788735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429050788735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429050788872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 17:33:08 2015 " "Processing ended: Tue Apr 14 17:33:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429050788872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429050788872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429050788872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429050788872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429050791737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429050791749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 17:33:11 2015 " "Processing started: Tue Apr 14 17:33:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429050791749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1429050791749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_test -c UART_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1429050791749 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1429050792062 ""}
{ "Info" "0" "" "Project  = UART_test" {  } {  } 0 0 "Project  = UART_test" 0 0 "Fitter" 0 0 1429050792062 ""}
{ "Info" "0" "" "Revision = UART_test" {  } {  } 0 0 "Revision = UART_test" 0 0 "Fitter" 0 0 1429050792062 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1429050792328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_test EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"UART_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429050792356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429050792422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429050792422 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429050792633 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429050792646 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429050793069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429050793069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429050793069 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429050793069 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 295 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429050793074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 297 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429050793074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 299 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429050793074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 301 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429050793074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 303 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429050793074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1429050793074 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429050793077 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1429050793944 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_test.SDC " "Synopsys Design Constraints File file not found: 'UART_test.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1429050793945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1429050793945 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1429050793952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1429050793953 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1429050793954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429050793969 ""}  } { { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 288 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429050793969 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1429050794575 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429050794576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429050794576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429050794577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429050794578 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1429050794579 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1429050794579 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1429050794580 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1429050794592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1429050794594 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1429050794594 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429050794613 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1429050794657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1429050796437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429050796513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1429050796530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1429050797336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429050797337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1429050797969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1429050798931 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1429050798931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429050799630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1429050799631 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1429050799631 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1429050799642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429050799815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429050799998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429050800141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429050800289 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429050800894 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { clk } } } { "q:/quartusii_14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "q:/quartusii_14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 19 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429050801143 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 3.3-V LVTTL J15 " "Pin RST_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { RST_n } } } { "q:/quartusii_14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "q:/quartusii_14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429050801143 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "next_byte 3.3-V LVTTL E1 " "Pin next_byte uses I/O standard 3.3-V LVTTL at E1" {  } { { "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "q:/quartusii_14.1/quartus/bin64/pin_planner.ppl" { next_byte } } } { "q:/quartusii_14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "q:/quartusii_14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "next_byte" } } } } { "UART_test.v" "" { Text "I:/ECE551~2/fpga/UART/UART_test.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551~2/fpga/UART/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429050801143 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1429050801143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551~2/fpga/UART/UART_test.fit.smsg " "Generated suppressed messages file I:/ECE551~2/fpga/UART/UART_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1429050801250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429050802831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 17:33:22 2015 " "Processing ended: Tue Apr 14 17:33:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429050802831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429050802831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429050802831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429050802831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1429050805639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429050805650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 17:33:25 2015 " "Processing started: Tue Apr 14 17:33:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429050805650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1429050805650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_test -c UART_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1429050805650 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1429050806904 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1429050806959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429050807748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 17:33:27 2015 " "Processing ended: Tue Apr 14 17:33:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429050807748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429050807748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429050807748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1429050807748 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1429050808474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1429050810355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429050810368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 17:33:29 2015 " "Processing started: Tue Apr 14 17:33:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429050810368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429050810368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_test -c UART_test " "Command: quartus_sta UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429050810369 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1429050810769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429050811303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429050811376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429050811376 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1429050811719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_test.SDC " "Synopsys Design Constraints File file not found: 'UART_test.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1429050812083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1429050812083 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST_n RST_n " "create_clock -period 1.000 -name RST_n RST_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UartTx:iUart_Tx\|state.TRMT UartTx:iUart_Tx\|state.TRMT " "create_clock -period 1.000 -name UartTx:iUart_Tx\|state.TRMT UartTx:iUart_Tx\|state.TRMT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UartTx:iUart_Tx\|state.IDLE UartTx:iUart_Tx\|state.IDLE " "create_clock -period 1.000 -name UartTx:iUart_Tx\|state.IDLE UartTx:iUart_Tx\|state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812087 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1429050812194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812196 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1429050812199 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1429050812296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429050812360 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429050812360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.314 " "Worst-case setup slack is -3.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.314            -150.678 clk  " "   -3.314            -150.678 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.169              -2.169 UartTx:iUart_Tx\|state.TRMT  " "   -2.169              -2.169 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695              -1.695 RST_n  " "   -1.695              -1.695 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -0.619 UartTx:iUart_Tx\|state.IDLE  " "   -0.619              -0.619 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050812404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk  " "    0.125               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 UartTx:iUart_Tx\|state.IDLE  " "    0.299               0.000 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.687               0.000 RST_n  " "    1.687               0.000 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.119               0.000 UartTx:iUart_Tx\|state.TRMT  " "    2.119               0.000 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050812445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.277 " "Worst-case recovery slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277            -108.317 clk  " "   -2.277            -108.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050812485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.435 " "Worst-case removal slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk  " "    0.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050812524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.000 clk  " "   -3.000             -76.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RST_n  " "   -3.000              -3.000 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 UartTx:iUart_Tx\|state.TRMT  " "    0.423               0.000 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 UartTx:iUart_Tx\|state.IDLE  " "    0.453               0.000 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050812564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050812564 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429050813228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1429050813252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1429050813757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429050814056 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429050814056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.848 " "Worst-case setup slack is -2.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848            -128.026 clk  " "   -2.848            -128.026 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855              -1.855 UartTx:iUart_Tx\|state.TRMT  " "   -1.855              -1.855 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -1.448 RST_n  " "   -1.448              -1.448 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 UartTx:iUart_Tx\|state.IDLE  " "   -0.520              -0.520 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050814096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clk  " "    0.109               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 UartTx:iUart_Tx\|state.IDLE  " "    0.267               0.000 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 RST_n  " "    1.545               0.000 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.914               0.000 UartTx:iUart_Tx\|state.TRMT  " "    1.914               0.000 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050814138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.033 " "Worst-case recovery slack is -2.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.033             -95.925 clk  " "   -2.033             -95.925 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050814177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clk  " "    0.418               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050814217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.000 clk  " "   -3.000             -76.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RST_n  " "   -3.000              -3.000 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 UartTx:iUart_Tx\|state.TRMT  " "    0.433               0.000 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 UartTx:iUart_Tx\|state.IDLE  " "    0.476               0.000 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050814262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050814262 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429050814956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815237 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429050815239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429050815239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.402 " "Worst-case setup slack is -1.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402             -62.064 clk  " "   -1.402             -62.064 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202              -1.202 RST_n  " "   -1.202              -1.202 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723              -0.723 UartTx:iUart_Tx\|state.TRMT  " "   -0.723              -0.723 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.074 UartTx:iUart_Tx\|state.IDLE  " "   -0.074              -0.074 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050815281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clk  " "    0.105               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 UartTx:iUart_Tx\|state.IDLE  " "    0.154               0.000 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 UartTx:iUart_Tx\|state.TRMT  " "    1.114               0.000 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.605               0.000 RST_n  " "    1.605               0.000 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050815326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.492 " "Worst-case recovery slack is -1.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.492             -69.588 clk  " "   -1.492             -69.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050815367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.181 " "Worst-case removal slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050815408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.568 clk  " "   -3.000             -96.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.328 RST_n  " "   -3.000              -3.328 RST_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 UartTx:iUart_Tx\|state.IDLE  " "    0.437               0.000 UartTx:iUart_Tx\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 UartTx:iUart_Tx\|state.TRMT  " "    0.459               0.000 UartTx:iUart_Tx\|state.TRMT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429050815450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429050815450 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429050817185 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429050817185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429050817747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 17:33:37 2015 " "Processing ended: Tue Apr 14 17:33:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429050817747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429050817747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429050817747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429050817747 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429050820067 ""}
