+++
title = "Shift Register"
author = ["Kiran"]
date = 2024-07-06T19:54:00-04:00
tags = ["rtl"]
draft = false
css = "../../zcustom.css"
+++

[Source](https://github.com/24x7fpga/RTL/tree/master/rtl_designs/shift_register) -- [RTL Design Directory]({{< relref "2024_06_05_00_21_53_rtl_design_directory.md" >}})


## Shift Register: An Overview {#shift-register-an-overview}

A shift register is a set of sequential registers placed in series to transfer and store data. The figure below shows a 4-bit serial shift register.

{{< figure src="/ox-hugo/shift_register.png" >}}

The waveform below shows the data being shifted from flip-flop 1 to 4 on the rising edge of the clock.

{{< figure src="/ox-hugo/shift_register_wave.png" class="center !important" width="500px" >}}


### Applications {#applications}

1.  Shift registers are typically used to collect and transfer data for various applications.  They are also used for data conversion, the types of data converters are listed below:
    -   Serial In - Serial Out (SISO)
    -   Serial In - Parallel Out (SIPO)
    -   Parallel In - Serial Out (PISO)
    -   Parallel In - Parallel Out (PIPO)

2.  Used in counters for counting events or pulses.
3.  The power of two multiplication and division is performed by simple bit-shifting operations.


### Verilog Code: 4-bit Shift Register {#verilog-code-4-bit-shift-register}

```verilog
module shift_register #(parameter N = 4)(/*AUTOARG*/
   // Outputs
   dout,
   // Inputs
   clk, rst, din
   );
   // Outputs
   output dout;
   // Inputs
   input clk;
   input rst;
   input din;

   logic [N-1:0] regs;

   /*AUTOREG*/
   /*AUTOWIRE*/

   always_ff@(posedge clk)
      if(rst)
        regs <= 0;
      else
        regs <= {regs[N-2:0], din};

   assign dout = regs[N-1];

endmodule
```
