# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"NRInvSqrRootSMTB_func_synth.v" \
"../../../../../InvSqrRoot.srcs/sim_1/new/NRInvSqrRootSMTB.v" \

# Do not sort compile order
nosort
