Timing Analyzer report for test_VGA
Sun Jul 25 13:50:47 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pclk'
 13. Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pclk'
 15. Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pclk'
 24. Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pclk'
 26. Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pclk'
 34. Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pclk'
 36. Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processor 3            ;   4.6%      ;
;     Processor 4            ;   4.3%      ;
;     Processors 5-6         ;   1.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[0] } ;
; clk31|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[1] } ;
; pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { pclk }                                              ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 122.77 MHz ; 122.77 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 128.34 MHz ; 128.34 MHz      ; pclk                                              ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.396 ; -160.277      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 11.855 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.485 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.508 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -146.489      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.725  ; 0.000         ;
; clk                                               ; 9.934  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.396 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.183     ; 3.781      ;
; -3.396 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.177     ; 3.787      ;
; -3.396 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.183     ; 3.781      ;
; -3.383 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.062      ; 4.013      ;
; -3.383 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.068      ; 4.019      ;
; -3.383 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.062      ; 4.013      ;
; -3.280 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.078     ; 3.770      ;
; -3.280 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.072     ; 3.776      ;
; -3.280 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.078     ; 3.770      ;
; -3.201 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.167      ; 3.936      ;
; -3.201 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.173      ; 3.942      ;
; -3.201 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.167      ; 3.936      ;
; -3.156 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.342     ; 3.382      ;
; -3.156 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.336     ; 3.388      ;
; -3.156 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.342     ; 3.382      ;
; -3.143 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.097     ; 3.614      ;
; -3.143 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.091     ; 3.620      ;
; -3.143 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.097     ; 3.614      ;
; -3.109 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; 0.217      ; 4.347      ;
; -3.108 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.131      ; 3.807      ;
; -3.108 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.137      ; 3.813      ;
; -3.108 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.131      ; 3.807      ;
; -3.094 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.155      ; 3.817      ;
; -3.094 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.161      ; 3.823      ;
; -3.094 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.155      ; 3.817      ;
; -3.076 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.498      ;
; -3.076 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.140     ; 3.504      ;
; -3.076 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.498      ;
; -3.075 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.114     ; 3.529      ;
; -3.075 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.108     ; 3.535      ;
; -3.075 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.114     ; 3.529      ;
; -3.068 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; 0.217      ; 4.306      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.039 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 4.006      ;
; -3.034 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.049     ; 4.006      ;
; -3.032 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; 0.217      ; 4.270      ;
; -2.997 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.099      ; 3.664      ;
; -2.997 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.105      ; 3.670      ;
; -2.997 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.099      ; 3.664      ;
; -2.983 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; 0.217      ; 4.221      ;
; -2.983 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.216     ; 3.335      ;
; -2.983 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.210     ; 3.341      ;
; -2.983 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.216     ; 3.335      ;
; -2.970 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.029      ; 3.567      ;
; -2.970 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.035      ; 3.573      ;
; -2.970 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.029      ; 3.567      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.962 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.054     ; 3.929      ;
; -2.957 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.049     ; 3.929      ;
; -2.945 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.260      ; 3.773      ;
; -2.945 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.266      ; 3.779      ;
; -2.945 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.260      ; 3.773      ;
; -2.923 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; 0.217      ; 4.161      ;
; -2.922 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.020      ; 3.510      ;
; -2.922 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.026      ; 3.516      ;
; -2.922 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.020      ; 3.510      ;
; -2.898 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.244     ; 3.222      ;
; -2.898 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.244     ; 3.222      ;
; -2.897 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.238     ; 3.227      ;
; -2.894 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.021      ; 3.483      ;
; -2.894 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.027      ; 3.489      ;
; -2.894 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.021      ; 3.483      ;
; -2.893 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.225     ; 3.236      ;
; -2.893 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.219     ; 3.242      ;
; -2.893 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.225     ; 3.236      ;
; -2.889 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.225     ; 3.232      ;
; -2.889 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.219     ; 3.238      ;
; -2.889 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.225     ; 3.232      ;
; -2.873 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.442      ;
; -2.873 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.007      ; 3.448      ;
; -2.873 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.442      ;
; -2.869 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.224     ; 3.213      ;
; -2.869 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.224     ; 3.213      ;
; -2.868 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.218     ; 3.218      ;
; -2.866 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.200     ; 3.234      ;
; -2.866 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.200     ; 3.234      ;
; -2.865 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.194     ; 3.239      ;
; -2.854 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.004     ; 3.418      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 11.855 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.405     ; 7.741      ;
; 12.157 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 8.138      ;
; 12.169 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 8.137      ;
; 12.217 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 8.078      ;
; 12.229 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 8.077      ;
; 12.384 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 7.911      ;
; 12.396 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 7.910      ;
; 12.412 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 7.883      ;
; 12.416 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.423     ; 7.162      ;
; 12.418 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 7.877      ;
; 12.424 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 7.882      ;
; 12.430 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 7.876      ;
; 12.567 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.417     ; 7.017      ;
; 12.576 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.736      ;
; 12.580 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 7.715      ;
; 12.587 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 7.708      ;
; 12.592 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 7.714      ;
; 12.599 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 7.707      ;
; 12.636 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.676      ;
; 12.649 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 7.646      ;
; 12.661 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 7.645      ;
; 12.672 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.629      ;
; 12.726 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.419     ; 6.856      ;
; 12.742 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.559      ;
; 12.774 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.404     ; 6.823      ;
; 12.803 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.509      ;
; 12.831 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.481      ;
; 12.837 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.475      ;
; 12.842 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.470      ;
; 12.847 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.411     ; 6.743      ;
; 12.862 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.419     ; 6.720      ;
; 12.887 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.425      ;
; 12.909 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.392      ;
; 12.927 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.374      ;
; 12.943 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.358      ;
; 12.958 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 7.351      ;
; 12.960 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.406     ; 6.635      ;
; 12.963 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.331      ;
; 12.975 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.319      ;
; 12.999 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.313      ;
; 13.006 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.306      ;
; 13.008 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.286      ;
; 13.011 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 7.298      ;
; 13.020 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.274      ;
; 13.034 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.262      ;
; 13.054 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.258      ;
; 13.068 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.244      ;
; 13.087 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.423     ; 6.491      ;
; 13.087 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.209      ;
; 13.088 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.224      ;
; 13.095 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.206      ;
; 13.097 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.215      ;
; 13.112 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.189      ;
; 13.158 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.404     ; 6.439      ;
; 13.164 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.253      ; 7.137      ;
; 13.175 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.119      ;
; 13.178 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 7.131      ;
; 13.187 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.107      ;
; 13.206 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 7.103      ;
; 13.209 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.085      ;
; 13.212 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 7.097      ;
; 13.213 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 7.096      ;
; 13.218 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.076      ;
; 13.221 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.073      ;
; 13.230 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.064      ;
; 13.254 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.042      ;
; 13.257 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.055      ;
; 13.265 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 7.047      ;
; 13.288 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.008      ;
; 13.289 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 7.007      ;
; 13.315 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.994      ;
; 13.334 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 6.978      ;
; 13.378 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.916      ;
; 13.381 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.928      ;
; 13.381 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.928      ;
; 13.386 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.908      ;
; 13.390 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.904      ;
; 13.398 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.896      ;
; 13.449 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.840      ;
; 13.450 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.859      ;
; 13.455 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.839      ;
; 13.457 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 6.839      ;
; 13.457 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 6.839      ;
; 13.458 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.831      ;
; 13.461 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.848      ;
; 13.467 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.827      ;
; 13.502 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.787      ;
; 13.516 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.793      ;
; 13.526 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 6.770      ;
; 13.528 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.761      ;
; 13.537 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 6.758      ;
; 13.549 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 6.757      ;
; 13.562 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.399     ; 6.040      ;
; 13.629 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.680      ;
; 13.637 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 6.672      ;
; 13.669 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.620      ;
; 13.695 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.594      ;
; 13.703 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.586      ;
; 13.704 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.585      ;
; 13.713 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.576      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                                                                                       ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.540 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.801      ;
; 0.793 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.054      ;
; 0.795 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.058      ;
; 0.802 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.063      ;
; 0.803 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.064      ;
; 0.817 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.078      ;
; 0.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.079      ;
; 0.819 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.080      ;
; 0.820 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.081      ;
; 0.829 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.090      ;
; 1.091 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.400      ; 1.245      ;
; 1.112 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.400      ; 1.266      ;
; 1.143 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.409      ;
; 1.143 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.409      ;
; 1.144 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.410      ;
; 1.151 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.417      ;
; 1.152 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.418      ;
; 1.152 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.418      ;
; 1.152 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.418      ;
; 1.152 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.418      ;
; 1.153 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.419      ;
; 1.160 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.426      ;
; 1.161 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.427      ;
; 1.161 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.427      ;
; 1.162 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.428      ;
; 1.166 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.432      ;
; 1.175 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.441      ;
; 1.184 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.450      ;
; 1.185 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.451      ;
; 1.185 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.451      ;
; 1.194 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.460      ;
; 1.237 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.400      ; 1.391      ;
; 1.274 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.540      ;
; 1.274 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.540      ;
; 1.275 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.541      ;
; 1.283 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.549      ;
; 1.283 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.549      ;
; 1.283 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.549      ;
; 1.284 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.550      ;
; 1.288 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.400      ; 1.442      ;
; 1.291 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.557      ;
; 1.292 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.558      ;
; 1.292 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.558      ;
; 1.292 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.558      ;
; 1.292 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.558      ;
; 1.297 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.563      ;
; 1.300 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.566      ;
; 1.301 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.567      ;
; 1.301 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.567      ;
; 1.302 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.568      ;
; 1.306 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.572      ;
; 1.315 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.581      ;
; 1.322 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.377      ; 1.453      ;
; 1.324 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.590      ;
; 1.325 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.591      ;
; 1.334 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.600      ;
; 1.343 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.376      ; 1.473      ;
; 1.364 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.376      ; 1.494      ;
; 1.366 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.376      ; 1.496      ;
; 1.376 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.377      ; 1.507      ;
; 1.380 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.378      ; 1.970      ;
; 1.386 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.377      ; 1.517      ;
; 1.397 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.376      ; 1.527      ;
; 1.406 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.386      ; 1.546      ;
; 1.409 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.402      ; 1.565      ;
; 1.411 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.377      ; 1.542      ;
; 1.414 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.680      ;
; 1.414 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.680      ;
; 1.415 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.681      ;
; 1.423 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.689      ;
; 1.423 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.689      ;
; 1.424 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.690      ;
; 1.431 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.697      ;
; 1.432 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.698      ;
; 1.432 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.698      ;
; 1.432 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.698      ;
; 1.434 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.386      ; 1.574      ;
; 1.437 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.703      ;
; 1.438 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.386      ; 1.578      ;
; 1.439 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.386      ; 1.579      ;
; 1.440 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.706      ;
; 1.441 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.707      ;
; 1.441 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.707      ;
; 1.446 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.712      ;
; 1.454 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.356      ; 1.564      ;
; 1.455 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.721      ;
; 1.456 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.356      ; 1.566      ;
; 1.458 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.386      ; 1.598      ;
; 1.461 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.377      ; 1.592      ;
; 1.462 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.402      ; 1.618      ;
; 1.464 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.730      ;
; 1.465 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.356      ; 1.575      ;
; 1.474 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.740      ;
; 1.479 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.356      ; 1.589      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.508 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.738 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.745 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.755 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.780 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.782 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.788 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.825 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.482      ;
; 0.858 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.535      ;
; 0.869 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.546      ;
; 0.958 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 1.092 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.749      ;
; 1.092 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.099 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.108 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.792      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.141 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.181 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.843      ;
; 1.221 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.896      ;
; 1.223 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.239 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.913      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.929      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.276 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.276 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.278 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.942      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.283 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.960      ;
; 1.283 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.290 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.292 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.295 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.959      ;
; 1.310 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.603      ;
; 1.328 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.621      ;
; 1.363 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.656      ;
; 1.371 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.665      ;
; 1.379 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.380 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.388 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 132.01 MHz ; 132.01 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 132.38 MHz ; 132.38 MHz      ; pclk                                              ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.277 ; -152.860      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 12.425 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.430 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.468 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -146.642      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.721  ; 0.000         ;
; clk                                               ; 9.943  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.277 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.327     ; 3.509      ;
; -3.277 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.321     ; 3.515      ;
; -3.277 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.327     ; 3.509      ;
; -3.236 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.084     ; 3.711      ;
; -3.236 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.078     ; 3.717      ;
; -3.236 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.084     ; 3.711      ;
; -3.179 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.239     ; 3.499      ;
; -3.179 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.233     ; 3.505      ;
; -3.179 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.239     ; 3.499      ;
; -3.079 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.004      ; 3.642      ;
; -3.079 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.010      ; 3.648      ;
; -3.079 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.004      ; 3.642      ;
; -3.042 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.481     ; 3.120      ;
; -3.042 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.475     ; 3.126      ;
; -3.042 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.481     ; 3.120      ;
; -3.001 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.238     ; 3.322      ;
; -3.001 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.232     ; 3.328      ;
; -3.001 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.238     ; 3.322      ;
; -2.985 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.265     ; 3.279      ;
; -2.985 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.259     ; 3.285      ;
; -2.985 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.265     ; 3.279      ;
; -2.974 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.293     ; 3.240      ;
; -2.974 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.287     ; 3.246      ;
; -2.974 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.293     ; 3.240      ;
; -2.970 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.022     ; 3.507      ;
; -2.970 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.016     ; 3.513      ;
; -2.970 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.022     ; 3.507      ;
; -2.968 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.008      ; 3.535      ;
; -2.968 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.014      ; 3.541      ;
; -2.968 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.008      ; 3.535      ;
; -2.888 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; 0.221      ; 4.131      ;
; -2.884 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.096      ; 3.539      ;
; -2.884 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.102      ; 3.545      ;
; -2.884 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.096      ; 3.539      ;
; -2.875 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.362     ; 3.072      ;
; -2.875 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.356     ; 3.078      ;
; -2.875 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.362     ; 3.072      ;
; -2.874 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.050     ; 3.383      ;
; -2.874 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.044     ; 3.389      ;
; -2.874 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.050     ; 3.383      ;
; -2.834 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.119     ; 3.274      ;
; -2.834 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.113     ; 3.280      ;
; -2.834 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.119     ; 3.274      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.824 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.795      ;
; -2.817 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.044     ; 3.795      ;
; -2.812 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.387     ; 2.984      ;
; -2.812 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.381     ; 2.990      ;
; -2.812 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.387     ; 2.984      ;
; -2.810 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; 0.221      ; 4.053      ;
; -2.809 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.367     ; 3.001      ;
; -2.809 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.361     ; 3.007      ;
; -2.809 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.367     ; 3.001      ;
; -2.799 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.368     ; 2.990      ;
; -2.799 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.362     ; 2.996      ;
; -2.799 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.368     ; 2.990      ;
; -2.794 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.124     ; 3.229      ;
; -2.794 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.118     ; 3.235      ;
; -2.794 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.124     ; 3.229      ;
; -2.787 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.347     ; 2.999      ;
; -2.787 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.341     ; 3.005      ;
; -2.787 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.347     ; 2.999      ;
; -2.782 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.366     ; 2.975      ;
; -2.782 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.360     ; 2.981      ;
; -2.782 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.366     ; 2.975      ;
; -2.767 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.123     ; 3.203      ;
; -2.767 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.117     ; 3.209      ;
; -2.767 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.123     ; 3.203      ;
; -2.752 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.144     ; 3.167      ;
; -2.752 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.138     ; 3.173      ;
; -2.752 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.144     ; 3.167      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.051     ; 3.717      ;
; -2.744 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.041      ; 3.344      ;
; -2.739 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.044     ; 3.717      ;
; -2.733 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.146      ;
; -2.733 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.140     ; 3.152      ;
; -2.733 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.146     ; 3.146      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 12.425 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.355     ; 7.222      ;
; 12.719 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.538      ;
; 12.730 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.537      ;
; 12.796 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.461      ;
; 12.807 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.460      ;
; 12.938 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.319      ;
; 12.949 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.318      ;
; 12.951 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.371     ; 6.680      ;
; 12.969 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.288      ;
; 12.971 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.286      ;
; 12.980 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.287      ;
; 12.982 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.285      ;
; 13.103 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.365     ; 6.534      ;
; 13.117 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 7.155      ;
; 13.117 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.140      ;
; 13.123 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.134      ;
; 13.128 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.139      ;
; 13.134 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.133      ;
; 13.170 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.087      ;
; 13.181 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 7.086      ;
; 13.194 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 7.078      ;
; 13.211 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.052      ;
; 13.257 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.368     ; 6.377      ;
; 13.302 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.354     ; 6.346      ;
; 13.304 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.959      ;
; 13.336 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 6.936      ;
; 13.367 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 6.905      ;
; 13.369 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 6.903      ;
; 13.372 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.361     ; 6.269      ;
; 13.390 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.369     ; 6.243      ;
; 13.414 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.859      ;
; 13.453 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.820      ;
; 13.459 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.355     ; 6.188      ;
; 13.460 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.803      ;
; 13.463 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.800      ;
; 13.491 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.772      ;
; 13.508 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.763      ;
; 13.515 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 6.757      ;
; 13.521 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 6.751      ;
; 13.533 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.724      ;
; 13.544 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.712      ;
; 13.568 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.233      ; 6.704      ;
; 13.572 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.685      ;
; 13.575 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.696      ;
; 13.583 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.673      ;
; 13.584 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.674      ;
; 13.593 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.370     ; 6.039      ;
; 13.595 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.678      ;
; 13.609 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.654      ;
; 13.625 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.645      ;
; 13.626 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.647      ;
; 13.645 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.618      ;
; 13.651 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.607      ;
; 13.657 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.355     ; 5.990      ;
; 13.662 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.601      ;
; 13.666 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.607      ;
; 13.714 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.543      ;
; 13.717 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.554      ;
; 13.718 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.552      ;
; 13.725 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.531      ;
; 13.745 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.512      ;
; 13.748 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.523      ;
; 13.756 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.500      ;
; 13.760 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.511      ;
; 13.780 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.493      ;
; 13.785 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.472      ;
; 13.793 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.465      ;
; 13.796 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.460      ;
; 13.812 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.461      ;
; 13.824 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.434      ;
; 13.836 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.422      ;
; 13.865 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.234      ; 6.408      ;
; 13.877 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.393      ;
; 13.899 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.358      ;
; 13.902 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.369      ;
; 13.906 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.351      ;
; 13.906 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.365      ;
; 13.910 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.346      ;
; 13.914 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.356      ;
; 13.917 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 6.350      ;
; 13.931 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.326      ;
; 13.942 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.314      ;
; 13.959 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 6.312      ;
; 13.978 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.277      ;
; 13.978 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.280      ;
; 13.982 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.276      ;
; 13.984 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.273      ;
; 13.987 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.265      ;
; 13.995 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.261      ;
; 14.023 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.247      ;
; 14.027 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.353     ; 5.622      ;
; 14.035 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 6.223      ;
; 14.054 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.198      ;
; 14.071 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.184      ;
; 14.159 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.111      ;
; 14.196 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.056      ;
; 14.204 ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.220      ; 6.055      ;
; 14.215 ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.230      ; 6.054      ;
; 14.227 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.025      ;
; 14.227 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.028      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.497 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.736      ;
; 0.733 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.972      ;
; 0.733 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.972      ;
; 0.737 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.978      ;
; 0.739 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.978      ;
; 0.743 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.982      ;
; 0.745 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.984      ;
; 0.757 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.996      ;
; 0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.996      ;
; 0.761 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.000      ;
; 0.761 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.000      ;
; 0.769 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.008      ;
; 1.048 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.294      ;
; 1.048 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.294      ;
; 1.049 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.295      ;
; 1.050 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.296      ;
; 1.054 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.300      ;
; 1.058 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.304      ;
; 1.062 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.308      ;
; 1.064 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.310      ;
; 1.065 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.311      ;
; 1.066 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.312      ;
; 1.066 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.312      ;
; 1.069 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.315      ;
; 1.074 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.320      ;
; 1.081 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.327      ;
; 1.084 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.330      ;
; 1.088 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.334      ;
; 1.096 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.342      ;
; 1.141 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.387      ;
; 1.142 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.388      ;
; 1.148 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.394      ;
; 1.160 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.406      ;
; 1.168 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.414      ;
; 1.170 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.416      ;
; 1.170 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.416      ;
; 1.170 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.416      ;
; 1.171 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.417      ;
; 1.172 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.418      ;
; 1.176 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.422      ;
; 1.180 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.426      ;
; 1.184 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.430      ;
; 1.186 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.432      ;
; 1.187 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.433      ;
; 1.188 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.434      ;
; 1.188 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.434      ;
; 1.188 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.222      ; 1.140      ;
; 1.191 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.437      ;
; 1.196 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.442      ;
; 1.203 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.449      ;
; 1.204 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.222      ; 1.156      ;
; 1.206 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.452      ;
; 1.218 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.464      ;
; 1.263 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.509      ;
; 1.264 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.510      ;
; 1.270 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.516      ;
; 1.290 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.536      ;
; 1.292 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.538      ;
; 1.292 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.538      ;
; 1.292 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.538      ;
; 1.293 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.539      ;
; 1.294 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.540      ;
; 1.298 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.544      ;
; 1.299 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.367      ; 1.861      ;
; 1.306 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.552      ;
; 1.308 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.554      ;
; 1.309 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.555      ;
; 1.310 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.556      ;
; 1.313 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.559      ;
; 1.318 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.564      ;
; 1.328 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.574      ;
; 1.340 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.586      ;
; 1.362 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.222      ; 1.314      ;
; 1.380 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.203      ; 1.313      ;
; 1.385 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.631      ;
; 1.386 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.632      ;
; 1.399 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.202      ; 1.331      ;
; 1.409 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.222      ; 1.361      ;
; 1.412 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.658      ;
; 1.414 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.660      ;
; 1.414 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.660      ;
; 1.414 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.660      ;
; 1.415 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.661      ;
; 1.416 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.662      ;
; 1.419 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.202      ; 1.351      ;
; 1.420 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.666      ;
; 1.426 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.202      ; 1.358      ;
; 1.430 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.676      ;
; 1.430 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.203      ; 1.363      ;
; 1.431 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.677      ;
; 1.432 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.678      ;
; 1.440 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.686      ;
; 1.443 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.203      ; 1.376      ;
; 1.450 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.696      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.468 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.687 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.693 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.706 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.725 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.727 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.730 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.760 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.342      ;
; 0.792 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.393      ;
; 0.806 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.407      ;
; 0.869 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.137      ;
; 0.993 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.575      ;
; 1.005 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.011 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.015 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.026 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.036 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.626      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.049 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.055 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.061 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.064 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.332      ;
; 1.078 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.666      ;
; 1.105 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.112 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.380      ;
; 1.119 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.717      ;
; 1.121 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.132 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.730      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.148 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.154 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.155 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.155 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.746      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.426      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.171 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.173 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.441      ;
; 1.176 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.778      ;
; 1.177 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.445      ;
; 1.180 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.768      ;
; 1.183 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.451      ;
; 1.189 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.777      ;
; 1.227 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
; 1.234 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.502      ;
; 1.242 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.510      ;
; 1.243 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.250 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -0.860 ; -30.469       ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 16.517 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.201 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.204 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.000 ; -67.883       ;
; clk                                               ; 9.594  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.734  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.860 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.911      ;
; -0.834 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.885      ;
; -0.831 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.882      ;
; -0.805 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.856      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.783 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.765      ;
; -0.780 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.022     ; 1.765      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.757 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.739      ;
; -0.754 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.022     ; 1.739      ;
; -0.749 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.800      ;
; -0.738 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.789      ;
; -0.713 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.764      ;
; -0.688 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.739      ;
; -0.655 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.706      ;
; -0.654 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.705      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.636 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.618      ;
; -0.635 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.537      ; 1.701      ;
; -0.634 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.535      ; 1.698      ;
; -0.634 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.535      ; 1.698      ;
; -0.633 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.022     ; 1.618      ;
; -0.629 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.680      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.611 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.593      ;
; -0.608 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.022     ; 1.593      ;
; -0.592 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; 0.044      ; 1.643      ;
; -0.582 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.430      ; 1.541      ;
; -0.581 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.428      ; 1.538      ;
; -0.581 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.428      ; 1.538      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.578 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.560      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
; -0.577 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.025     ; 1.559      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.517 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.603      ;
; 16.524 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.602      ;
; 16.556 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.564      ;
; 16.563 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.563      ;
; 16.592 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.528      ;
; 16.599 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.527      ;
; 16.610 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.510      ;
; 16.617 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.509      ;
; 16.650 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.470      ;
; 16.657 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.469      ;
; 16.669 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 3.136      ;
; 16.725 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.395      ;
; 16.731 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.399      ;
; 16.732 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.394      ;
; 16.745 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.375      ;
; 16.752 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.374      ;
; 16.768 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.357      ;
; 16.770 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.360      ;
; 16.772 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.348      ;
; 16.779 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 3.347      ;
; 16.806 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.324      ;
; 16.807 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.318      ;
; 16.824 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.306      ;
; 16.843 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.282      ;
; 16.859 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.272      ;
; 16.861 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.264      ;
; 16.864 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.266      ;
; 16.898 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.233      ;
; 16.901 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.224      ;
; 16.928 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 2.866      ;
; 16.929 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 3.200      ;
; 16.934 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.197      ;
; 16.939 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.191      ;
; 16.940 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.188      ;
; 16.944 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.179      ;
; 16.952 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.179      ;
; 16.956 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.167      ;
; 16.959 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.171      ;
; 16.968 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.153      ;
; 16.968 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 3.161      ;
; 16.976 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.149      ;
; 16.979 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.149      ;
; 16.980 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 2.818      ;
; 16.983 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.140      ;
; 16.986 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.121      ; 3.144      ;
; 16.992 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.139      ;
; 16.995 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.128      ;
; 16.998 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 2.802      ;
; 17.004 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 3.125      ;
; 17.007 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.114      ;
; 17.010 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.115      ;
; 17.019 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.104      ;
; 17.022 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 3.107      ;
; 17.023 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.102      ;
; 17.031 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.092      ;
; 17.033 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.095      ;
; 17.037 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.086      ;
; 17.043 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.078      ;
; 17.049 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.074      ;
; 17.058 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.073      ;
; 17.061 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.060      ;
; 17.062 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 3.067      ;
; 17.067 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.064      ;
; 17.068 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.735      ;
; 17.073 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.055      ;
; 17.077 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.046      ;
; 17.089 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.034      ;
; 17.098 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 2.702      ;
; 17.101 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.020      ;
; 17.114 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 3.017      ;
; 17.137 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 2.992      ;
; 17.140 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 2.989      ;
; 17.143 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.980      ;
; 17.148 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 2.980      ;
; 17.148 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 2.648      ;
; 17.152 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.971      ;
; 17.155 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.968      ;
; 17.159 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.961      ;
; 17.162 ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.960      ;
; 17.164 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.959      ;
; 17.166 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 2.960      ;
; 17.169 ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 2.959      ;
; 17.176 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.945      ;
; 17.179 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.942      ;
; 17.181 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 2.623      ;
; 17.183 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.939      ;
; 17.184 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 2.945      ;
; 17.199 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.924      ;
; 17.200 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 2.928      ;
; 17.204 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 2.914      ;
; 17.211 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.912      ;
; 17.217 ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.905      ;
; 17.222 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 2.573      ;
; 17.222 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.900      ;
; 17.223 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.898      ;
; 17.224 ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 2.904      ;
; 17.243 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 2.875      ;
; 17.249 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 2.553      ;
; 17.256 ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.866      ;
; 17.258 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.864      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.218 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.324      ;
; 0.230 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.508      ;
; 0.240 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.518      ;
; 0.318 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.666      ; 0.591      ;
; 0.324 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.430      ;
; 0.327 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.665      ; 0.596      ;
; 0.330 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.436      ;
; 0.330 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.436      ;
; 0.331 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.438      ;
; 0.333 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.611      ;
; 0.334 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.665      ; 0.603      ;
; 0.336 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.442      ;
; 0.343 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.666      ; 0.613      ;
; 0.347 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.625      ;
; 0.354 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.665      ; 0.623      ;
; 0.361 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.666      ; 0.631      ;
; 0.362 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.628      ;
; 0.365 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.644      ;
; 0.366 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.666      ; 0.636      ;
; 0.368 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.665      ; 0.637      ;
; 0.373 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.639      ;
; 0.389 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.655      ;
; 0.391 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.666      ; 0.661      ;
; 0.394 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.660      ;
; 0.394 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.660      ;
; 0.394 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.646      ; 0.644      ;
; 0.395 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.646      ; 0.645      ;
; 0.396 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.662      ;
; 0.397 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.676      ;
; 0.406 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.672      ;
; 0.409 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.688      ;
; 0.413 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.692      ;
; 0.413 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.692      ;
; 0.414 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.680      ;
; 0.416 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.646      ; 0.666      ;
; 0.418 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.646      ; 0.668      ;
; 0.423 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.646      ; 0.673      ;
; 0.432 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.646      ; 0.682      ;
; 0.439 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.762      ;
; 0.444 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.767      ;
; 0.446 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.646      ; 0.696      ;
; 0.447 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.725      ;
; 0.447 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.587      ; 0.638      ;
; 0.448 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.665      ; 0.717      ;
; 0.449 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.772      ;
; 0.450 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.773      ;
; 0.454 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.777      ;
; 0.461 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.739      ;
; 0.462 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.741      ;
; 0.464 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.573      ;
; 0.464 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.573      ;
; 0.464 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.666      ; 0.734      ;
; 0.465 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.574      ;
; 0.465 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.788      ;
; 0.468 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.587      ; 0.659      ;
; 0.470 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.579      ;
; 0.470 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.579      ;
; 0.474 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.583      ;
; 0.475 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.585      ;
; 0.477 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.586      ;
; 0.477 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.662      ; 0.743      ;
; 0.478 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.587      ; 0.669      ;
; 0.479 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.588      ;
; 0.479 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.588      ;
; 0.482 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.760      ;
; 0.483 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.587      ; 0.674      ;
; 0.484 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.587      ; 0.675      ;
; 0.485 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.587      ; 0.676      ;
; 0.485 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.808      ;
; 0.485 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.763      ;
; 0.486 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.595      ;
; 0.488 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.587      ; 0.679      ;
; 0.489 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.598      ;
; 0.490 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.599      ;
; 0.491 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.600      ;
; 0.494 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.025      ; 0.603      ;
; 0.494 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.773      ;
; 0.496 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.819      ;
; 0.503 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.781      ;
; 0.508 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.787      ;
; 0.509 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.736      ; 0.849      ;
; 0.512 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.665      ; 0.781      ;
; 0.513 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.791      ;
; 0.513 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.719      ; 0.836      ;
; 0.514 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.666      ; 0.784      ;
; 0.516 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.675      ; 0.795      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.204 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.295 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.304 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.326 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.613      ;
; 0.358 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.654      ;
; 0.363 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.659      ;
; 0.372 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.443 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.730      ;
; 0.444 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.448 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.772      ;
; 0.493 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.785      ;
; 0.507 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.514 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.819      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.819      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.825      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.549 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.839      ;
; 0.552 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.850      ;
; 0.559 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.849      ;
; 0.573 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.576 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.580 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.583 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.396   ; 0.201 ; N/A      ; N/A     ; -3.201              ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 11.855   ; 0.204 ; N/A      ; N/A     ; 9.721               ;
;  pclk                                              ; -3.396   ; 0.201 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                    ; -160.277 ; 0.0   ; 0.0      ; 0.0     ; -146.642            ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                                              ; -160.277 ; 0.000 ; N/A      ; N/A     ; -146.642            ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sync                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4153     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 380      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4153     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 380      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 88    ; 88   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[1] ; clk31|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pclk                                              ; pclk                                              ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FILTER[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; FILTER[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FILTER[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jul 25 13:50:45 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[0]} {clk31|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[1]} {clk31|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pclk pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.396            -160.277 pclk 
    Info (332119):    11.855               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 pclk 
    Info (332119):     0.508               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.489 pclk 
    Info (332119):     9.725               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.277            -152.860 pclk 
    Info (332119):    12.425               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 pclk 
    Info (332119):     0.468               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.642 pclk 
    Info (332119):     9.721               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.860             -30.469 pclk 
    Info (332119):    16.517               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 pclk 
    Info (332119):     0.204               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -67.883 pclk 
    Info (332119):     9.594               0.000 clk 
    Info (332119):     9.734               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Sun Jul 25 13:50:47 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


