package snax.xdma.xdmaTop

import chisel3._
import chisel3.util._
// Hardware and its Generation Param
import snax.readerWriter.ReaderWriterParam
import snax.utils.DecoupledCut._

// Import Chiseltest
import chiseltest._
import org.scalatest.freespec.AnyFreeSpec
import org.scalatest.flatspec.AnyFlatSpec

// Import Random number generator
import scala.util.Random

// Import break support for loops
import scala.util.control.Breaks.{break, breakable}
import snax.xdma.xdmaFrontend._
import snax.csr_manager.SnaxCsrIO
import java.util.HashMap
import snax.xdma.DesignParams._
import snax.DataPathExtension.{HasMaxPool, HasTransposer, HasVerilogMemset}

class QuadXDMA(readerParam: XDMAParam, writerParam: XDMAParam)
    extends Module
    with RequireAsyncReset {
  val xdma1 = Module(
    new XDMATop(
      clusterName = "xdma1",
      readerParam = readerParam,
      writerParam = writerParam
    )
  )

  val xdma2 = Module(
    new XDMATop(
      clusterName = "xdma2",
      readerParam = readerParam,
      writerParam = writerParam
    )
  )

  val xdma3 = Module(
    new XDMATop(
      clusterName = "xdma3",
      readerParam = readerParam,
      writerParam = writerParam
    )
  )

  val xdma4 = Module(
    new XDMATop(
      clusterName = "xdma4",
      readerParam = readerParam,
      writerParam = writerParam
    )
  )

  xdma1.io.clusterBaseAddress := 0x10000000.U
  xdma2.io.clusterBaseAddress := (0x10000000 + (1 << 20)).U
  xdma3.io.clusterBaseAddress := (0x10000000 + (2 << 20)).U
  xdma4.io.clusterBaseAddress := (0x10000000 + (3 << 20)).U

  xdma1.io.remoteXDMACfg.toRemote -||> xdma2.io.remoteXDMACfg.fromRemote
  xdma2.io.remoteXDMACfg.toRemote -||> xdma3.io.remoteXDMACfg.fromRemote
  xdma3.io.remoteXDMACfg.toRemote -||> xdma4.io.remoteXDMACfg.fromRemote
  xdma4.io.remoteXDMACfg.toRemote -||> xdma1.io.remoteXDMACfg.fromRemote

  xdma1.io.remoteXDMAData.toRemote -||> xdma2.io.remoteXDMAData.fromRemote
  xdma2.io.remoteXDMAData.toRemote -||> xdma3.io.remoteXDMAData.fromRemote
  xdma3.io.remoteXDMAData.toRemote -||> xdma4.io.remoteXDMAData.fromRemote
  xdma4.io.remoteXDMAData.toRemote -||> xdma1.io.remoteXDMAData.fromRemote

  val io = IO(new Bundle {
    val instance1 = new Bundle {
      val csrIO = chiselTypeOf(xdma1.io.csrIO)
      val tcdmReader = chiselTypeOf(xdma1.io.tcdmReader)
      val tcdmWriter = chiselTypeOf(xdma1.io.tcdmWriter)
      val readerBusy = Output(Bool())
      val writerBusy = Output(Bool())
    }
    val instance2 = new Bundle {
      val csrIO = chiselTypeOf(xdma2.io.csrIO)
      val tcdmReader = chiselTypeOf(xdma2.io.tcdmReader)
      val tcdmWriter = chiselTypeOf(xdma2.io.tcdmWriter)
      val readerBusy = Output(Bool())
      val writerBusy = Output(Bool())
    }
    val instance3 = new Bundle {
      val csrIO = chiselTypeOf(xdma3.io.csrIO)
      val tcdmReader = chiselTypeOf(xdma3.io.tcdmReader)
      val tcdmWriter = chiselTypeOf(xdma3.io.tcdmWriter)
      val readerBusy = Output(Bool())
      val writerBusy = Output(Bool())
    }
    val instance4 = new Bundle {
      val csrIO = chiselTypeOf(xdma4.io.csrIO)
      val tcdmReader = chiselTypeOf(xdma4.io.tcdmReader)
      val tcdmWriter = chiselTypeOf(xdma4.io.tcdmWriter)
      val readerBusy = Output(Bool())
      val writerBusy = Output(Bool())
    }
  })

  io.instance1.csrIO <> xdma1.io.csrIO
  io.instance1.tcdmReader <> xdma1.io.tcdmReader
  io.instance1.tcdmWriter <> xdma1.io.tcdmWriter
  io.instance1.readerBusy := xdma1.io.status.readerBusy
  io.instance1.writerBusy := xdma1.io.status.writerBusy

  io.instance2.csrIO <> xdma2.io.csrIO
  io.instance2.tcdmReader <> xdma2.io.tcdmReader
  io.instance2.tcdmWriter <> xdma2.io.tcdmWriter
  io.instance2.readerBusy := xdma2.io.status.readerBusy
  io.instance2.writerBusy := xdma2.io.status.writerBusy

  io.instance3.csrIO <> xdma3.io.csrIO
  io.instance3.tcdmReader <> xdma3.io.tcdmReader
  io.instance3.tcdmWriter <> xdma3.io.tcdmWriter
  io.instance3.readerBusy := xdma3.io.status.readerBusy
  io.instance3.writerBusy := xdma3.io.status.writerBusy

  io.instance4.csrIO <> xdma4.io.csrIO
  io.instance4.tcdmReader <> xdma4.io.tcdmReader
  io.instance4.tcdmWriter <> xdma4.io.tcdmWriter
  io.instance4.readerBusy := xdma4.io.status.readerBusy
  io.instance4.writerBusy := xdma4.io.status.writerBusy

  dontTouch(xdma1.io)
  dontTouch(xdma2.io)
  dontTouch(xdma3.io)
  dontTouch(xdma4.io)
}

class QuadXDMATester extends AnyFreeSpec with ChiselScalatestTester {

  // ************************ Prepare the simulation data ************************//

  // Prepare the data in the tcdm
  val tcdmMem_1 = collection.mutable.Map[Long, BigInt]()
  val tcdmMem_2 = collection.mutable.Map[Long, BigInt]()
  val tcdmMem_3 = collection.mutable.Map[Long, BigInt]()
  val tcdmMem_4 = collection.mutable.Map[Long, BigInt]()
  // We have 128KB of the tcdm data
  // Each element is 64bit(8B) long
  // Hence in total we have 128KB/8B = 16K tcdm memory lines
  // First we generate the first 16KB (2K) of the data ramdomly in a Seq, which can be consumed by golden refernece later
  val input_data = for (i <- 0 until 2048) yield {
    BigInt(numbits = 64, rnd = Random)
  }
  var testTerminated = false

  for (i <- 0 until input_data.length) {
    tcdmMem_1(8 * i) = input_data(i)
  }
  println("[TCDM] TCDM 1 data initialized. ")

  "Quad XDMA Chained Write Test" in test(
    new QuadXDMA(
      readerParam = new XDMAParam(
        axiParam = new AXIParam,
        crossClusterParam = new CrossClusterParam,
        rwParam = new ReaderWriterParam(
          configurableByteMask = false,
          configurableChannel = true
        )
      ),
      writerParam = new XDMAParam(
        axiParam = new AXIParam,
        crossClusterParam = new CrossClusterParam,
        rwParam = new ReaderWriterParam(
          configurableByteMask = true,
          configurableChannel = true
        ),
        extParam = Seq(
          new HasVerilogMemset,
          new HasMaxPool,
          new HasTransposer(Seq(8), Seq(8), Seq(8))
        )
      )
    )
  ).withAnnotations(Seq(IcarusBackendAnnotation, WriteVcdAnnotation)) { dut =>
    // ************************ Start Simulation **********************************//
    // The thread list for the concurrent elements in a tester
    var concurrent_threads = new chiseltest.internal.TesterThreadList(Seq())

    // Eight threads to mimic the reader req side for XDMA 1
    // Each threads will emulate a random delay in the req_ready side
    // ---------                ------------
    // |       |----->addr----->|          |
    // |reader |----->valid---->| tcdm port|
    // |   req |<-----ready----<|          |
    // ---------                ------------

    // Queues to temporarily store the address at request side, which will be consumed by responser
    val queues_xdma1 = Seq.fill(8)(collection.mutable.Queue[Int]())

    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(while (true) {
          if (testTerminated) break()
          val random_delay = Random.between(0, 1)
          if (random_delay > 1) {
            dut.io.instance1.tcdmReader.req(i).ready.poke(false)
            dut.clock.step(random_delay)
            dut.io.instance1.tcdmReader.req(i).ready.poke(true)
          } else dut.io.instance1.tcdmReader.req(i).ready.poke(true)
          val reader_req_addr =
            dut.io.instance1.tcdmReader.req(i).bits.addr.peekInt().toInt
          if (dut.io.instance1.tcdmReader.req(i).valid.peekBoolean()) {
            queues_xdma1(i).enqueue(reader_req_addr)

            println(
              f"[XDMA 1 Reader Req] Read the TCDM with Addr = 0x${reader_req_addr.toHexString}"
            )
          }

          dut.clock.step()
        })
      }
    }

    // Eight threads to mimic the reader req side for XDMA 2
    // Each threads will emulate a random delay in the req_ready side
    // ---------                ------------
    // |       |----->addr----->|          |
    // |reader |----->valid---->| tcdm port|
    // |   req |<-----ready----<|          |
    // ---------                ------------

    // Queues to temporarily store the address at request side, which will be consumed by responser
    val queues_xdma2 = Seq.fill(8)(collection.mutable.Queue[Int]())

    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()
            val random_delay = Random.between(0, 1)
            if (random_delay > 1) {
              dut.io.instance2.tcdmReader.req(i).ready.poke(false)
              dut.clock.step(random_delay)
              dut.io.instance2.tcdmReader.req(i).ready.poke(true)
            } else dut.io.instance2.tcdmReader.req(i).ready.poke(true)
            val reader_req_addr =
              dut.io.instance2.tcdmReader.req(i).bits.addr.peekInt().toInt
            if (dut.io.instance2.tcdmReader.req(i).valid.peekBoolean()) {
              queues_xdma2(i).enqueue(reader_req_addr)

              println(
                f"[XDMA 2 Reader Req] Read the TCDM with Addr = 0x${reader_req_addr.toHexString}"
              )
            }

            dut.clock.step()
          }
        )
      }
    }

    // Eight threads to mimic the reader req side for XDMA 3
    // Each threads will emulate a random delay in the req_ready side
    // ---------                ------------
    // |       |----->addr----->|          |
    // |reader |----->valid---->| tcdm port|
    // |   req |<-----ready----<|          |
    // ---------                ------------

    // Queues to temporarily store the address at request side, which will be consumed by responser
    val queues_xdma3 = Seq.fill(8)(collection.mutable.Queue[Int]())

    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()
            val random_delay = Random.between(0, 1)
            if (random_delay > 1) {
              dut.io.instance3.tcdmReader.req(i).ready.poke(false)
              dut.clock.step(random_delay)
              dut.io.instance3.tcdmReader.req(i).ready.poke(true)
            } else dut.io.instance3.tcdmReader.req(i).ready.poke(true)
            val reader_req_addr =
              dut.io.instance3.tcdmReader.req(i).bits.addr.peekInt().toInt
            if (dut.io.instance3.tcdmReader.req(i).valid.peekBoolean()) {
              queues_xdma3(i).enqueue(reader_req_addr)

              println(
                f"[XDMA 3 Reader Req] Read the TCDM with Addr = 0x${reader_req_addr.toHexString}"
              )
            }

            dut.clock.step()
          }
        )
      }
    }

    // Eight threads to mimic the reader req side for XDMA 4
    // Each threads will emulate a random delay in the req_ready side
    // ---------                ------------
    // |       |----->addr----->|          |
    // |reader |----->valid---->| tcdm port|
    // |   req |<-----ready----<|          |
    // ---------                ------------

    // Queues to temporarily store the address at request side, which will be consumed by responser
    val queues_xdma4 = Seq.fill(8)(collection.mutable.Queue[Int]())

    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()
            val random_delay = Random.between(0, 1)
            if (random_delay > 1) {
              dut.io.instance4.tcdmReader.req(i).ready.poke(false)
              dut.clock.step(random_delay)
              dut.io.instance4.tcdmReader.req(i).ready.poke(true)
            } else dut.io.instance4.tcdmReader.req(i).ready.poke(true)
            val reader_req_addr =
              dut.io.instance4.tcdmReader.req(i).bits.addr.peekInt().toInt
            if (dut.io.instance4.tcdmReader.req(i).valid.peekBoolean()) {
              queues_xdma4(i).enqueue(reader_req_addr)

              println(
                f"[XDMA 4 Reader Req] Read the TCDM with Addr = 0x${reader_req_addr.toHexString}"
              )
            }

            dut.clock.step()
          }
        )
      }
    }

    // eight threads to mimic the reader resp side for XDMA 1
    // There are no ready port in the reader side, so we just pop out the data accoring to
    // the addr recored in queues
    // ---------                ------------
    // |       |<-----data-----<|          |
    // |reader |<-----valid----<| tcdm port|
    // |   resp|                |          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()
            if (queues_xdma1(i).isEmpty) dut.clock.step()
            else {
              dut.io.instance1.tcdmReader.rsp(i).valid.poke(true)
              val reader_addr = queues_xdma1(i).dequeue()
              val reader_resp_data = tcdmMem_1(reader_addr)
              println(
                f"[XDMA 1 Reader Resp] TCDM Response to Reader with Addr = 0x${reader_addr.toHexString} Data = 0x${reader_resp_data
                    .toString(radix = 16)}"
              )
              dut.io.instance1.tcdmReader
                .rsp(i)
                .bits
                .data
                .poke(reader_resp_data.U)
              dut.clock.step()
              dut.io.instance1.tcdmReader.rsp(i).valid.poke(false)
            }
          }
        )
      }
    }

    // eight threads to mimic the reader resp side for XDMA 2
    // There are no ready port in the reader side, so we just pop out the data accoring to
    // the addr recored in queues
    // ---------                ------------
    // |       |<-----data-----<|          |
    // |reader |<-----valid----<| tcdm port|
    // |   resp|                |          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()
            if (queues_xdma2(i).isEmpty) dut.clock.step()
            else {
              dut.io.instance2.tcdmReader.rsp(i).valid.poke(true)
              val reader_addr = queues_xdma2(i).dequeue()
              val reader_resp_data = tcdmMem_2(reader_addr)
              println(
                f"[XDMA 2 Reader Resp] TCDM Response to Reader with Addr = 0x${reader_addr.toHexString} Data = 0x${reader_resp_data
                    .toString(radix = 16)}"
              )
              dut.io.instance2.tcdmReader
                .rsp(i)
                .bits
                .data
                .poke(reader_resp_data.U)
              dut.clock.step()
              dut.io.instance2.tcdmReader.rsp(i).valid.poke(false)
            }
          }
        )
      }
    }

    // eight threads to mimic the reader resp side for XDMA 3
    // There are no ready port in the reader side, so we just pop out the data accoring to
    // the addr recored in queues
    // ---------                ------------
    // |       |<-----data-----<|          |
    // |reader |<-----valid----<| tcdm port|
    // |   resp|                |          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()
            if (queues_xdma3(i).isEmpty) dut.clock.step()
            else {
              dut.io.instance3.tcdmReader.rsp(i).valid.poke(true)
              val reader_addr = queues_xdma3(i).dequeue()
              val reader_resp_data = tcdmMem_3(reader_addr)
              println(
                f"[XDMA 3 Reader Resp] TCDM Response to Reader with Addr = 0x${reader_addr.toHexString} Data = 0x${reader_resp_data
                    .toString(radix = 16)}"
              )
              dut.io.instance3.tcdmReader
                .rsp(i)
                .bits
                .data
                .poke(reader_resp_data.U)
              dut.clock.step()
              dut.io.instance3.tcdmReader.rsp(i).valid.poke(false)
            }
          }
        )
      }
    }

    // eight threads to mimic the reader resp side for XDMA 4
    // There are no ready port in the reader side, so we just pop out the data accoring to
    // the addr recored in queues
    // ---------                ------------
    // |       |<-----data-----<|          |
    // |reader |<-----valid----<| tcdm port|
    // |   resp|                |          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()
            if (queues_xdma4(i).isEmpty) dut.clock.step()
            else {
              dut.io.instance4.tcdmReader.rsp(i).valid.poke(true)
              val reader_addr = queues_xdma4(i).dequeue()
              val reader_resp_data = tcdmMem_4(reader_addr)
              println(
                f"[XDMA 4 Reader Resp] TCDM Response to Reader with Addr = 0x${reader_addr.toHexString} Data = 0x${reader_resp_data
                    .toString(radix = 16)}"
              )
              dut.io.instance4.tcdmReader
                .rsp(i)
                .bits
                .data
                .poke(reader_resp_data.U)
              dut.clock.step()
              dut.io.instance4.tcdmReader.rsp(i).valid.poke(false)
            }
          }
        )
      }
    }

    // eight threads to mimic the writer req side for XDMA 1
    // Like the reader req side, we emulate the random delay by poking to ready signal
    // ---------                ------------
    // |       |>-----addr----->|          |
    // |writer |>-----write---->| tcdm port|
    // |   req |>-----data----->|          |
    // |       |>-----valid---->|          |
    // |       |<-----ready----<|          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()

            if (dut.io.instance1.tcdmWriter.req(i).valid.peekBoolean()) {
              val writer_req_addr =
                dut.io.instance1.tcdmWriter.req(i).bits.addr.peekInt().toInt
              val writer_req_data =
                dut.io.instance1.tcdmWriter.req(i).bits.data.peekInt()

              val random_delay = Random.between(10, 20)
              if (random_delay > 1) {
                dut.io.instance1.tcdmWriter.req(i).ready.poke(false)
                dut.clock.step(random_delay)
                dut.io.instance1.tcdmWriter.req(i).ready.poke(true)
              } else dut.io.instance1.tcdmWriter.req(i).ready.poke(true)

              val previous_data =
                if (tcdmMem_1.contains(writer_req_addr))
                  tcdmMem_1(writer_req_addr)
                else BigInt(0)
              val Strb =
                dut.io.instance1.tcdmWriter.req(i).bits.strb.peekInt().toInt
              var bitStrb = BigInt(0)
              for (i <- 7 to 0 by -1) {
                val bit = (Strb >> i) & 1
                val block = (BigInt(255) * bit) << (i * 8)
                bitStrb |= block
              }

              val new_data =
                (previous_data & (~bitStrb)) | (writer_req_data & bitStrb)
              tcdmMem_1(writer_req_addr) = new_data
              println(
                f"[XDMA 1 Writer Req] Writes to TCDM with Addr: 0x${writer_req_addr.toHexString} and Data = 0x${new_data
                    .toString(radix = 16)}"
              )
              dut.clock.step()
            } else dut.clock.step()

          }
        )
      }
    }

    // eight threads to mimic the writer req side for XDMA 2
    // Like the reader req side, we emulate the random delay by poking to ready signal
    // ---------                ------------
    // |       |>-----addr----->|          |
    // |writer |>-----write---->| tcdm port|
    // |   req |>-----data----->|          |
    // |       |>-----valid---->|          |
    // |       |<-----ready----<|          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()

            if (dut.io.instance2.tcdmWriter.req(i).valid.peekBoolean()) {
              val writer_req_addr =
                dut.io.instance2.tcdmWriter.req(i).bits.addr.peekInt().toInt
              val writer_req_data =
                dut.io.instance2.tcdmWriter.req(i).bits.data.peekInt()

              val random_delay = Random.between(10, 20)
              if (random_delay > 1) {
                dut.io.instance2.tcdmWriter.req(i).ready.poke(false)
                dut.clock.step(random_delay)
                dut.io.instance2.tcdmWriter.req(i).ready.poke(true)
              } else dut.io.instance2.tcdmWriter.req(i).ready.poke(true)

              val previous_data =
                if (tcdmMem_2.contains(writer_req_addr))
                  tcdmMem_2(writer_req_addr)
                else BigInt(0)
              val Strb =
                dut.io.instance2.tcdmWriter.req(i).bits.strb.peekInt().toInt
              var bitStrb = BigInt(0)
              for (i <- 7 to 0 by -1) {
                val bit = (Strb >> i) & 1
                val block = (BigInt(255) * bit) << (i * 8)
                bitStrb |= block
              }

              val new_data =
                (previous_data & (~bitStrb)) | (writer_req_data & bitStrb)
              tcdmMem_2(writer_req_addr) = new_data
              println(
                f"[XDMA 2 Writer Req] Writes to TCDM with Addr: 0x${writer_req_addr.toHexString} and Data = 0x${new_data
                    .toString(radix = 16)}"
              )
              dut.clock.step()
            } else dut.clock.step()

          }
        )
      }
    }

    // eight threads to mimic the writer req side for XDMA 3
    // Like the reader req side, we emulate the random delay by poking to ready signal
    // ---------                ------------
    // |       |>-----addr----->|          |
    // |writer |>-----write---->| tcdm port|
    // |   req |>-----data----->|          |
    // |       |>-----valid---->|          |
    // |       |<-----ready----<|          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()

            if (dut.io.instance3.tcdmWriter.req(i).valid.peekBoolean()) {
              val writer_req_addr =
                dut.io.instance3.tcdmWriter.req(i).bits.addr.peekInt().toInt
              val writer_req_data =
                dut.io.instance3.tcdmWriter.req(i).bits.data.peekInt()

              val random_delay = Random.between(10, 20)
              if (random_delay > 1) {
                dut.io.instance3.tcdmWriter.req(i).ready.poke(false)
                dut.clock.step(random_delay)
                dut.io.instance3.tcdmWriter.req(i).ready.poke(true)
              } else dut.io.instance3.tcdmWriter.req(i).ready.poke(true)

              val previous_data =
                if (tcdmMem_3.contains(writer_req_addr))
                  tcdmMem_3(writer_req_addr)
                else BigInt(0)
              val Strb =
                dut.io.instance3.tcdmWriter.req(i).bits.strb.peekInt().toInt
              var bitStrb = BigInt(0)
              for (i <- 7 to 0 by -1) {
                val bit = (Strb >> i) & 1
                val block = (BigInt(255) * bit) << (i * 8)
                bitStrb |= block
              }

              val new_data =
                (previous_data & (~bitStrb)) | (writer_req_data & bitStrb)
              tcdmMem_3(writer_req_addr) = new_data
              println(
                f"[XDMA 3 Writer Req] Writes to TCDM with Addr: 0x${writer_req_addr.toHexString} and Data = 0x${new_data
                    .toString(radix = 16)}"
              )
              dut.clock.step()
            } else dut.clock.step()

          }
        )
      }
    }
    // eight threads to mimic the writer req side for XDMA 4
    // Like the reader req side, we emulate the random delay by poking to ready signal
    // ---------                ------------
    // |       |>-----addr----->|          |
    // |writer |>-----write---->| tcdm port|
    // |   req |>-----data----->|          |
    // |       |>-----valid---->|          |
    // |       |<-----ready----<|          |
    // ---------                ------------
    for (i <- 0 until 8) {
      concurrent_threads = concurrent_threads.fork {
        breakable(
          while (true) {
            if (testTerminated) break()

            if (dut.io.instance4.tcdmWriter.req(i).valid.peekBoolean()) {
              val writer_req_addr =
                dut.io.instance4.tcdmWriter.req(i).bits.addr.peekInt().toInt
              val writer_req_data =
                dut.io.instance4.tcdmWriter.req(i).bits.data.peekInt()

              val random_delay = Random.between(10, 20)
              if (random_delay > 1) {
                dut.io.instance4.tcdmWriter.req(i).ready.poke(false)
                dut.clock.step(random_delay)
                dut.io.instance4.tcdmWriter.req(i).ready.poke(true)
              } else dut.io.instance4.tcdmWriter.req(i).ready.poke(true)

              val previous_data =
                if (tcdmMem_4.contains(writer_req_addr))
                  tcdmMem_4(writer_req_addr)
                else BigInt(0)
              val Strb =
                dut.io.instance4.tcdmWriter.req(i).bits.strb.peekInt().toInt
              var bitStrb = BigInt(0)
              for (i <- 7 to 0 by -1) {
                val bit = (Strb >> i) & 1
                val block = (BigInt(255) * bit) << (i * 8)
                bitStrb |= block
              }

              val new_data =
                (previous_data & (~bitStrb)) | (writer_req_data & bitStrb)
              tcdmMem_4(writer_req_addr) = new_data
              println(
                f"[XDMA 4 Writer Req] Writes to TCDM with Addr: 0x${writer_req_addr.toHexString} and Data = 0x${new_data
                    .toString(radix = 16)}"
              )
              dut.clock.step()
            } else dut.clock.step()

          }
        )
      }
    }

    concurrent_threads = concurrent_threads.fork {
      // Use XDMA 1 as a host to copy the data from TCDM 1 to TCDM 2, 3, 4
      println(
        "[TEST] Use XDMA 1 as a host to copy the data from TCDM 1 to TCDM 2, 3, 4"
      )
      var readerAGUParam = new AGUParamTest(
        address = Seq(0x1000_0000),
        spatialStrides = Array(8),
        temporalStrides = Array(64, 0),
        temporalBounds = Array(256, 1)
      )
      var writerAGUParam = new AGUParamTest(
        address = Seq(
          0x1000_0000 + (1 << 20),
          0x1000_0000 + (2 << 20),
          0x1000_0000 + (3 << 20),
          0
        ),
        spatialStrides = Array(8),
        temporalStrides = Array(64, 0),
        temporalBounds = Array(256, 1)
      )

      var readerRWParam = new RWParamTest(
        enabledChannel = Integer.parseInt("11111111", 2),
        enabledByte = Integer.parseInt("11111111", 2)
      )
      var writerRWParam = new RWParamTest(
        enabledChannel = Integer.parseInt("11111111", 2),
        enabledByte = Integer.parseInt("11111111", 2)
      )

      var writerExtParam = new ExtParam(
        bypassMemset = 1,
        memsetValue = 0,
        bypassMaxPool = 1,
        maxPoolPeriod = 0,
        bypassTransposer = 1
      )

      // Write the configuration
      var currentAddress = 0

      currentAddress = XDMATesterInfrastructure.setXDMA(
        readerAGUParam,
        writerAGUParam,
        readerRWParam,
        writerRWParam,
        writerExtParam,
        dut,
        dut.io.instance1.csrIO
      )
      currentAddress += 3

      // Check if the DMA is finished
      while (
        XDMATesterInfrastructure.read_csr(
          dut = dut,
          port = dut.io.instance1.csrIO,
          addr = currentAddress
        ) != 1
      ) {}

      dut.clock.step(64)

      while (dut.io.instance4.writerBusy.peekBoolean() == true) {
        dut.clock.step(1)
      }

      dut.clock.step(64)

      // Check the data in the TCDM
      if (tcdmMem_1 != tcdmMem_2)
        throw new Exception(
          "[TEST Failed] TCDM 1 is not equal to TCDM 2 after the copy operation"
        )
      else if (tcdmMem_2 != tcdmMem_3)
        throw new Exception(
          "[TEST Failed] TCDM 2 is not equal to TCDM 3 after the copy operation"
        )
      else if (tcdmMem_3 != tcdmMem_4)
        throw new Exception(
          "[TEST Failed] TCDM 3 is not equal to TCDM 4 after the copy operation"
        )
      else
        println(
          "[TEST Passed] Use XDMA 1 as a host to copy the data from TCDM 1 to TCDM 2"
        )

      println("All tests pass. All test threads are about to be terminated. ")
      testTerminated = true
    }

    concurrent_threads.joinAndStep()
  }
}
