Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\rahulsurti\Desktop\pacman\lab8_soc.qsys --block-symbol-file --output-directory=C:\Users\rahulsurti\Desktop\pacman\lab8_soc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading pacman/lab8_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding ghost_direction [altera_avalon_pio 18.0]
Progress: Parameterizing module ghost_direction
Progress: Adding ghost_status [altera_avalon_pio 18.0]
Progress: Parameterizing module ghost_status
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keycode [altera_avalon_pio 18.0]
Progress: Parameterizing module keycode
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding otg_hpi_address [altera_avalon_pio 18.0]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_cs [altera_avalon_pio 18.0]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_data [altera_avalon_pio 18.0]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 18.0]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_reset [altera_avalon_pio 18.0]
Progress: Parameterizing module otg_hpi_reset
Progress: Adding otg_hpi_w [altera_avalon_pio 18.0]
Progress: Parameterizing module otg_hpi_w
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab8_soc.ghost_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
