/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [4:0] _02_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_1z & celloutsig_1_9z[2]);
  assign celloutsig_1_1z = !(celloutsig_1_0z[0] ? celloutsig_1_0z[4] : celloutsig_1_0z[6]);
  assign celloutsig_0_10z = ~((celloutsig_0_7z | in_data[62]) & celloutsig_0_2z);
  assign celloutsig_1_15z = ~((in_data[155] | celloutsig_1_12z[0]) & (celloutsig_1_0z[9] | celloutsig_1_14z));
  assign celloutsig_0_13z = ~((celloutsig_0_11z[2] | celloutsig_0_1z) & (in_data[89] | celloutsig_0_3z));
  assign celloutsig_1_6z = celloutsig_1_5z | ~(celloutsig_1_0z[2]);
  assign celloutsig_0_26z = celloutsig_0_21z[1] | ~(celloutsig_0_16z);
  assign celloutsig_0_4z = celloutsig_0_3z | celloutsig_0_0z[8];
  assign celloutsig_0_22z = celloutsig_0_13z | _00_;
  assign celloutsig_0_2z = ~(celloutsig_0_0z[14] ^ celloutsig_0_0z[9]);
  assign celloutsig_1_0z = in_data[126:111] + in_data[115:100];
  assign celloutsig_0_11z = celloutsig_0_6z + { celloutsig_0_0z[10], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z };
  reg [4:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 5'h00;
    else _15_ <= { in_data[26:24], celloutsig_0_22z, celloutsig_0_26z };
  assign out_data[4:0] = _15_;
  reg [7:0] _16_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 8'h00;
    else _16_ <= { in_data[95:93], celloutsig_0_3z, celloutsig_0_6z };
  assign { _01_[7:1], _00_ } = _16_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_0z[9:5];
  assign celloutsig_1_19z = celloutsig_1_0z[3:1] == { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_1z = in_data[21:3] == in_data[33:15];
  assign celloutsig_1_4z = { in_data[129], celloutsig_1_0z } === { in_data[119], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[116:106] === celloutsig_1_0z[11:1];
  assign celloutsig_0_18z = { celloutsig_0_6z[3:1], celloutsig_0_10z } === { celloutsig_0_11z[2:1], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_0z[10:7], celloutsig_0_11z, celloutsig_0_7z } >= { celloutsig_0_0z[6:0], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_12z[3:0], celloutsig_0_2z, celloutsig_0_16z } > { _02_[4:3], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_24z = _01_[6:4] > { celloutsig_0_21z[1:0], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_5z } <= { _01_[7:2], celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_1_18z = { celloutsig_1_2z[4], celloutsig_1_8z } || celloutsig_1_3z[5:0];
  assign celloutsig_1_9z = in_data[152:148] % { 1'h1, celloutsig_1_8z[3:0] };
  assign celloutsig_1_12z = { in_data[125:110], celloutsig_1_5z } % { 1'h1, in_data[156:150], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_5z = celloutsig_1_0z[7:0] != { celloutsig_1_3z[6:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z } != { in_data[65:63], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_2z = - in_data[129:122];
  assign celloutsig_1_8z = - { in_data[113:111], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_34z = { celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_26z } | _02_[4:2];
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z } | _01_[7:5];
  assign celloutsig_1_14z = ^ { celloutsig_1_2z[5:4], celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z } >> { celloutsig_0_0z[19:18], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_0z[8:3], celloutsig_0_6z } >> { _01_[6:1], _00_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[61:41] ~^ in_data[43:23];
  assign celloutsig_1_3z = in_data[133:127] ~^ celloutsig_1_2z[7:1];
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_0z[7] & celloutsig_0_2z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_1z) | (celloutsig_0_3z & in_data[64]));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z };
endmodule
