
##################################Primary Inputs for Unroll-1
INPUT(EOC_1)
INPUT(DATA_IN_7__1)
INPUT(DATA_IN_6__1)
INPUT(DATA_IN_5__1)
INPUT(DATA_IN_4__1)
INPUT(DATA_IN_3__1)
INPUT(DATA_IN_2__1)
INPUT(DATA_IN_1__1)
INPUT(DATA_IN_0__1)
INPUT(DSR_1)


##################################Primary Inputs for Unroll-2
INPUT(EOC_2)
INPUT(DATA_IN_7__2)
INPUT(DATA_IN_6__2)
INPUT(DATA_IN_5__2)
INPUT(DATA_IN_4__2)
INPUT(DATA_IN_3__2)
INPUT(DATA_IN_2__2)
INPUT(DATA_IN_1__2)
INPUT(DATA_IN_0__2)
INPUT(DSR_2)


##################################Primary Inputs for Unroll-3
INPUT(EOC_3)
INPUT(DATA_IN_7__3)
INPUT(DATA_IN_6__3)
INPUT(DATA_IN_5__3)
INPUT(DATA_IN_4__3)
INPUT(DATA_IN_3__3)
INPUT(DATA_IN_2__3)
INPUT(DATA_IN_1__3)
INPUT(DATA_IN_0__3)
INPUT(DSR_3)


##################################Primary Inputs for Unroll-4
INPUT(EOC_4)
INPUT(DATA_IN_7__4)
INPUT(DATA_IN_6__4)
INPUT(DATA_IN_5__4)
INPUT(DATA_IN_4__4)
INPUT(DATA_IN_3__4)
INPUT(DATA_IN_2__4)
INPUT(DATA_IN_1__4)
INPUT(DATA_IN_0__4)
INPUT(DSR_4)


##################################Primary Inputs for Unroll-5
INPUT(EOC_5)
INPUT(DATA_IN_7__5)
INPUT(DATA_IN_6__5)
INPUT(DATA_IN_5__5)
INPUT(DATA_IN_4__5)
INPUT(DATA_IN_3__5)
INPUT(DATA_IN_2__5)
INPUT(DATA_IN_1__5)
INPUT(DATA_IN_0__5)
INPUT(DSR_5)


##################################Primary Inputs for Unroll-6
INPUT(EOC_6)
INPUT(DATA_IN_7__6)
INPUT(DATA_IN_6__6)
INPUT(DATA_IN_5__6)
INPUT(DATA_IN_4__6)
INPUT(DATA_IN_3__6)
INPUT(DATA_IN_2__6)
INPUT(DATA_IN_1__6)
INPUT(DATA_IN_0__6)
INPUT(DSR_6)


##################################Primary Inputs for Unroll-7
INPUT(EOC_7)
INPUT(DATA_IN_7__7)
INPUT(DATA_IN_6__7)
INPUT(DATA_IN_5__7)
INPUT(DATA_IN_4__7)
INPUT(DATA_IN_3__7)
INPUT(DATA_IN_2__7)
INPUT(DATA_IN_1__7)
INPUT(DATA_IN_0__7)
INPUT(DSR_7)


##################################Primary Inputs for Unroll-8
INPUT(EOC_8)
INPUT(DATA_IN_7__8)
INPUT(DATA_IN_6__8)
INPUT(DATA_IN_5__8)
INPUT(DATA_IN_4__8)
INPUT(DATA_IN_3__8)
INPUT(DATA_IN_2__8)
INPUT(DATA_IN_1__8)
INPUT(DATA_IN_0__8)
INPUT(DSR_8)


##################################Primary Inputs for Unroll-9
INPUT(EOC_9)
INPUT(DATA_IN_7__9)
INPUT(DATA_IN_6__9)
INPUT(DATA_IN_5__9)
INPUT(DATA_IN_4__9)
INPUT(DATA_IN_3__9)
INPUT(DATA_IN_2__9)
INPUT(DATA_IN_1__9)
INPUT(DATA_IN_0__9)
INPUT(DSR_9)


##################################Primary Inputs for Unroll-10
INPUT(EOC_10)
INPUT(DATA_IN_7__10)
INPUT(DATA_IN_6__10)
INPUT(DATA_IN_5__10)
INPUT(DATA_IN_4__10)
INPUT(DATA_IN_3__10)
INPUT(DATA_IN_2__10)
INPUT(DATA_IN_1__10)
INPUT(DATA_IN_0__10)
INPUT(DSR_10)


##################################Primary Outputs for Unroll-1
OUTPUT(SOC_REG_1)
OUTPUT(LOAD_DATO_REG_1)
OUTPUT(ADD_MPX2_REG_1)
OUTPUT(CANALE_REG_3__1)
OUTPUT(CANALE_REG_2__1)
OUTPUT(CANALE_REG_1__1)
OUTPUT(CANALE_REG_0__1)
OUTPUT(MUX_EN_REG_1)
OUTPUT(ERROR_REG_1)
OUTPUT(DATA_OUT_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(SOC_REG_2)
OUTPUT(LOAD_DATO_REG_2)
OUTPUT(ADD_MPX2_REG_2)
OUTPUT(CANALE_REG_3__2)
OUTPUT(CANALE_REG_2__2)
OUTPUT(CANALE_REG_1__2)
OUTPUT(CANALE_REG_0__2)
OUTPUT(MUX_EN_REG_2)
OUTPUT(ERROR_REG_2)
OUTPUT(DATA_OUT_REG_2)


##################################Primary Outputs for Unroll-3
OUTPUT(SOC_REG_3)
OUTPUT(LOAD_DATO_REG_3)
OUTPUT(ADD_MPX2_REG_3)
OUTPUT(CANALE_REG_3__3)
OUTPUT(CANALE_REG_2__3)
OUTPUT(CANALE_REG_1__3)
OUTPUT(CANALE_REG_0__3)
OUTPUT(MUX_EN_REG_3)
OUTPUT(ERROR_REG_3)
OUTPUT(DATA_OUT_REG_3)


##################################Primary Outputs for Unroll-4
OUTPUT(SOC_REG_4)
OUTPUT(LOAD_DATO_REG_4)
OUTPUT(ADD_MPX2_REG_4)
OUTPUT(CANALE_REG_3__4)
OUTPUT(CANALE_REG_2__4)
OUTPUT(CANALE_REG_1__4)
OUTPUT(CANALE_REG_0__4)
OUTPUT(MUX_EN_REG_4)
OUTPUT(ERROR_REG_4)
OUTPUT(DATA_OUT_REG_4)


##################################Primary Outputs for Unroll-5
OUTPUT(SOC_REG_5)
OUTPUT(LOAD_DATO_REG_5)
OUTPUT(ADD_MPX2_REG_5)
OUTPUT(CANALE_REG_3__5)
OUTPUT(CANALE_REG_2__5)
OUTPUT(CANALE_REG_1__5)
OUTPUT(CANALE_REG_0__5)
OUTPUT(MUX_EN_REG_5)
OUTPUT(ERROR_REG_5)
OUTPUT(DATA_OUT_REG_5)


##################################Primary Outputs for Unroll-6
OUTPUT(SOC_REG_6)
OUTPUT(LOAD_DATO_REG_6)
OUTPUT(ADD_MPX2_REG_6)
OUTPUT(CANALE_REG_3__6)
OUTPUT(CANALE_REG_2__6)
OUTPUT(CANALE_REG_1__6)
OUTPUT(CANALE_REG_0__6)
OUTPUT(MUX_EN_REG_6)
OUTPUT(ERROR_REG_6)
OUTPUT(DATA_OUT_REG_6)


##################################Primary Outputs for Unroll-7
OUTPUT(SOC_REG_7)
OUTPUT(LOAD_DATO_REG_7)
OUTPUT(ADD_MPX2_REG_7)
OUTPUT(CANALE_REG_3__7)
OUTPUT(CANALE_REG_2__7)
OUTPUT(CANALE_REG_1__7)
OUTPUT(CANALE_REG_0__7)
OUTPUT(MUX_EN_REG_7)
OUTPUT(ERROR_REG_7)
OUTPUT(DATA_OUT_REG_7)


##################################Primary Outputs for Unroll-8
OUTPUT(SOC_REG_8)
OUTPUT(LOAD_DATO_REG_8)
OUTPUT(ADD_MPX2_REG_8)
OUTPUT(CANALE_REG_3__8)
OUTPUT(CANALE_REG_2__8)
OUTPUT(CANALE_REG_1__8)
OUTPUT(CANALE_REG_0__8)
OUTPUT(MUX_EN_REG_8)
OUTPUT(ERROR_REG_8)
OUTPUT(DATA_OUT_REG_8)


##################################Primary Outputs for Unroll-9
OUTPUT(SOC_REG_9)
OUTPUT(LOAD_DATO_REG_9)
OUTPUT(ADD_MPX2_REG_9)
OUTPUT(CANALE_REG_3__9)
OUTPUT(CANALE_REG_2__9)
OUTPUT(CANALE_REG_1__9)
OUTPUT(CANALE_REG_0__9)
OUTPUT(MUX_EN_REG_9)
OUTPUT(ERROR_REG_9)
OUTPUT(DATA_OUT_REG_9)


##################################Primary Outputs for Unroll-10
OUTPUT(SOC_REG_10)
OUTPUT(LOAD_DATO_REG_10)
OUTPUT(ADD_MPX2_REG_10)
OUTPUT(CANALE_REG_3__10)
OUTPUT(CANALE_REG_2__10)
OUTPUT(CANALE_REG_1__10)
OUTPUT(CANALE_REG_0__10)
OUTPUT(MUX_EN_REG_10)
OUTPUT(ERROR_REG_10)
OUTPUT(DATA_OUT_REG_10)

##################################Other Inputs
INPUT(CANALE_REG_3__1)
INPUT(CANALE_REG_2__1)
INPUT(CANALE_REG_1__1)
INPUT(CANALE_REG_0__1)
INPUT(CONTA_TMP_REG_3__1)
INPUT(CONTA_TMP_REG_2__1)
INPUT(CONTA_TMP_REG_1__1)
INPUT(CONTA_TMP_REG_0__1)
INPUT(ITFC_STATE_REG_1__1)
INPUT(ITFC_STATE_REG_0__1)
INPUT(OUT_REG_REG_7__1)
INPUT(OUT_REG_REG_6__1)
INPUT(OUT_REG_REG_5__1)
INPUT(OUT_REG_REG_4__1)
INPUT(OUT_REG_REG_3__1)
INPUT(OUT_REG_REG_2__1)
INPUT(OUT_REG_REG_1__1)
INPUT(OUT_REG_REG_0__1)
INPUT(NEXT_BIT_REG_3__1)
INPUT(NEXT_BIT_REG_2__1)
INPUT(NEXT_BIT_REG_1__1)
INPUT(NEXT_BIT_REG_0__1)
INPUT(TX_CONTA_REG_9__1)
INPUT(TX_CONTA_REG_8__1)
INPUT(TX_CONTA_REG_7__1)
INPUT(TX_CONTA_REG_6__1)
INPUT(TX_CONTA_REG_5__1)
INPUT(TX_CONTA_REG_4__1)
INPUT(TX_CONTA_REG_3__1)
INPUT(TX_CONTA_REG_2__1)
INPUT(TX_CONTA_REG_1__1)
INPUT(TX_CONTA_REG_0__1)
INPUT(LOAD_REG_1)
INPUT(SEND_DATA_REG_1)
INPUT(SEND_EN_REG_1)
INPUT(MUX_EN_REG_1)
INPUT(TRE_REG_1)
INPUT(LOAD_DATO_REG_1)
INPUT(SOC_REG_1)
INPUT(SEND_REG_1)
INPUT(MPX_REG_1)
INPUT(CONFIRM_REG_1)
INPUT(SHOT_REG_1)
INPUT(ADD_MPX2_REG_1)
INPUT(RDY_REG_1)
INPUT(ERROR_REG_1)
INPUT(S1_REG_2__1)
INPUT(S1_REG_1__1)
INPUT(S1_REG_0__1)
INPUT(S2_REG_1__1)
INPUT(S2_REG_0__1)
INPUT(TX_END_REG_1)
INPUT(DATA_OUT_REG_1)

##################################Other Outputs
OUTPUT(U416_10)
OUTPUT(U415_10)
OUTPUT(U414_10)
OUTPUT(U413_10)
OUTPUT(U417_10)
OUTPUT(U412_10)
OUTPUT(U411_10)
OUTPUT(U410_10)
OUTPUT(U452_10)
OUTPUT(U409_10)
OUTPUT(U453_10)
OUTPUT(U454_10)
OUTPUT(U455_10)
OUTPUT(U456_10)
OUTPUT(U457_10)
OUTPUT(U458_10)
OUTPUT(U459_10)
OUTPUT(U460_10)
OUTPUT(U461_10)
OUTPUT(U408_10)
OUTPUT(U407_10)
OUTPUT(U462_10)
OUTPUT(U406_10)
OUTPUT(U405_10)
OUTPUT(U404_10)
OUTPUT(U403_10)
OUTPUT(U402_10)
OUTPUT(U401_10)
OUTPUT(U400_10)
OUTPUT(U399_10)
OUTPUT(U398_10)
OUTPUT(U397_10)
OUTPUT(U396_10)
OUTPUT(U395_10)
OUTPUT(U394_10)
OUTPUT(U393_10)
OUTPUT(U392_10)
OUTPUT(U391_10)
OUTPUT(U450_10)
OUTPUT(U390_10)
OUTPUT(U389_10)
OUTPUT(U388_10)
OUTPUT(U387_10)
OUTPUT(U386_10)
OUTPUT(U385_10)
OUTPUT(U451_10)
OUTPUT(U383_10)
OUTPUT(U464_10)
OUTPUT(U384_10)
OUTPUT(U463_10)
OUTPUT(U382_10)
OUTPUT(U381_10)
OUTPUT(U380_10)

##################################Unroll 1
CANALE_REG_3__2 = BUF(U416_1)
CANALE_REG_2__2 = BUF(U415_1)
CANALE_REG_1__2 = BUF(U414_1)
CANALE_REG_0__2 = BUF(U413_1)
CONTA_TMP_REG_3__2 = BUF(U417_1)
CONTA_TMP_REG_2__2 = BUF(U412_1)
CONTA_TMP_REG_1__2 = BUF(U411_1)
CONTA_TMP_REG_0__2 = BUF(U410_1)
ITFC_STATE_REG_1__2 = BUF(U452_1)
ITFC_STATE_REG_0__2 = BUF(U409_1)
OUT_REG_REG_7__2 = BUF(U453_1)
OUT_REG_REG_6__2 = BUF(U454_1)
OUT_REG_REG_5__2 = BUF(U455_1)
OUT_REG_REG_4__2 = BUF(U456_1)
OUT_REG_REG_3__2 = BUF(U457_1)
OUT_REG_REG_2__2 = BUF(U458_1)
OUT_REG_REG_1__2 = BUF(U459_1)
OUT_REG_REG_0__2 = BUF(U460_1)
NEXT_BIT_REG_3__2 = BUF(U461_1)
NEXT_BIT_REG_2__2 = BUF(U408_1)
NEXT_BIT_REG_1__2 = BUF(U407_1)
NEXT_BIT_REG_0__2 = BUF(U462_1)
TX_CONTA_REG_9__2 = BUF(U406_1)
TX_CONTA_REG_8__2 = BUF(U405_1)
TX_CONTA_REG_7__2 = BUF(U404_1)
TX_CONTA_REG_6__2 = BUF(U403_1)
TX_CONTA_REG_5__2 = BUF(U402_1)
TX_CONTA_REG_4__2 = BUF(U401_1)
TX_CONTA_REG_3__2 = BUF(U400_1)
TX_CONTA_REG_2__2 = BUF(U399_1)
TX_CONTA_REG_1__2 = BUF(U398_1)
TX_CONTA_REG_0__2 = BUF(U397_1)
LOAD_REG_2 = BUF(U396_1)
SEND_DATA_REG_2 = BUF(U395_1)
SEND_EN_REG_2 = BUF(U394_1)
MUX_EN_REG_2 = BUF(U393_1)
TRE_REG_2 = BUF(U392_1)
LOAD_DATO_REG_2 = BUF(U391_1)
SOC_REG_2 = BUF(U450_1)
SEND_REG_2 = BUF(U390_1)
MPX_REG_2 = BUF(U389_1)
CONFIRM_REG_2 = BUF(U388_1)
SHOT_REG_2 = BUF(U387_1)
ADD_MPX2_REG_2 = BUF(U386_1)
RDY_REG_2 = BUF(U385_1)
ERROR_REG_2 = BUF(U451_1)
S1_REG_2__2 = BUF(U383_1)
S1_REG_1__2 = BUF(U464_1)
S1_REG_0__2 = BUF(U384_1)
S2_REG_1__2 = BUF(U463_1)
S2_REG_0__2 = BUF(U382_1)
TX_END_REG_2 = BUF(U381_1)
DATA_OUT_REG_2 = BUF(U380_1)





GT_255_U10_1= OR(TX_CONTA_REG_4__1, GT_255_U7_1)
GT_255_U9_1= OR(TX_CONTA_REG_2__1, TX_CONTA_REG_0__1, TX_CONTA_REG_1__1)
GT_255_U8_1= AND(TX_CONTA_REG_5__1, TX_CONTA_REG_6__1, GT_255_U10_1)
U375_1= AND(SEND_EN_REG_1, U420_1)
U376_1= AND(U493_1, U509_1)
U377_1= AND(NEXT_BIT_REG_2__1, NEXT_BIT_REG_1__1)
U378_1= AND(NEXT_BIT_REG_1__1, U446_1)
U379_1= AND(CONTA_TMP_REG_1__1, CONTA_TMP_REG_0__1)
U380_1= NAND(U599_1, U598_1, U474_1)
U381_1= AND(U473_1, U445_1, U475_1)
U382_1= NAND(U439_1, U472_1)
U383_1= NAND(U434_1, U561_1)
U384_1= NAND(U605_1, U604_1, S1_REG_0__1)
U385_1= NAND(U472_1, U507_1)
U386_1= OR(U467_1, ADD_MPX2_REG_1)
U387_1= NAND(U505_1, U504_1)
U388_1= NAND(U502_1, U501_1)
U389_1= NAND(U466_1, U499_1)
U390_1= NAND(U497_1, U496_1)
U391_1= NAND(U489_1, U494_1)
U392_1= OR(TRE_REG_1, TX_END_REG_1, LOAD_REG_1)
U393_1= NAND(U491_1, U490_1)
U394_1= NAND(U488_1, U487_1)
U395_1= NAND(U486_1, U485_1)
U396_1= NAND(U482_1, U481_1)
U397_1= NAND(U479_1, U478_1)
U398_1= NAND(U477_1, U476_1)
U399_1= NAND(U548_1, U547_1)
U400_1= NAND(U546_1, U545_1)
U401_1= NAND(U544_1, U543_1)
U402_1= NAND(U542_1, U541_1)
U403_1= NAND(U540_1, U539_1)
U404_1= NAND(U538_1, U537_1)
U405_1= NAND(U536_1, U535_1)
U406_1= NAND(U534_1, U533_1)
U407_1= NAND(U529_1, U528_1)
U408_1= NAND(U593_1, U592_1, U448_1)
U409_1= NAND(U526_1, U525_1)
U410_1= NAND(U444_1, U522_1)
U411_1= NAND(U468_1, U521_1)
U412_1= NAND(U469_1, U519_1)
U413_1= NAND(U444_1, U516_1)
U414_1= NAND(U515_1, U468_1, U514_1)
U415_1= NAND(U512_1, U469_1, U513_1)
U416_1= NAND(U511_1, U510_1)
U417_1= AND(CONTA_TMP_REG_3__1, U517_1)
U418_1= NOT(CONTA_TMP_REG_0__1)
U419_1= NOT(SEND_EN_REG_1)
U420_1= NOT(GT_255_U6_1)
U421_1= NAND(GT_255_U6_1, SEND_EN_REG_1)
U422_1= NOT(NEXT_BIT_REG_0__1)
U423_1= NAND(NEXT_BIT_REG_0__1, U474_1)
U424_1= OR(NEXT_BIT_REG_3__1, NEXT_BIT_REG_2__1)
U425_1= NOT(ITFC_STATE_REG_0__1)
U426_1= NOT(LOAD_REG_1)
U427_1= NOT(S1_REG_0__1)
U428_1= NOT(S1_REG_1__1)
U429_1= NOT(S1_REG_2__1)
U430_1= NOT(RDY_REG_1)
U431_1= NAND(RDY_REG_1, S1_REG_1__1)
U432_1= NOT(SEND_REG_1)
U433_1= NOT(TRE_REG_1)
U434_1= NAND(S1_REG_1__1, U427_1)
U435_1= NOT(ITFC_STATE_REG_1__1)
U436_1= NOT(S2_REG_1__1)
U437_1= NOT(CONFIRM_REG_1)
U438_1= NOT(MPX_REG_1)
U439_1= NAND(S2_REG_1__1, U441_1, CONFIRM_REG_1)
U440_1= NOT(TX_END_REG_1)
U441_1= NOT(S2_REG_0__1)
U442_1= NOT(CONTA_TMP_REG_1__1)
U443_1= NAND(U492_1, S1_REG_2__1)
U444_1= NAND(U376_1, U418_1)
U445_1= NOT(NEXT_BIT_REG_1__1)
U446_1= NOT(NEXT_BIT_REG_2__1)
U447_1= NOT(NEXT_BIT_REG_3__1)
U448_1= NAND(NEXT_BIT_REG_2__1, U445_1)
U449_1= NOT(EOC_1)
U450_1= NAND(U566_1, U565_1)
U451_1= NAND(U571_1, U570_1)
U452_1= NAND(U573_1, U572_1)
U453_1= NAND(U575_1, U574_1)
U454_1= NAND(U577_1, U576_1)
U455_1= NAND(U579_1, U578_1)
U456_1= NAND(U581_1, U580_1)
U457_1= NAND(U583_1, U582_1)
U458_1= NAND(U585_1, U584_1)
U459_1= NAND(U587_1, U586_1)
U460_1= NAND(U589_1, U588_1)
U461_1= NAND(U591_1, U590_1)
U462_1= NAND(U597_1, U596_1)
U463_1= NAND(U601_1, U600_1)
U464_1= NAND(U603_1, U602_1)
U465_1= NAND(LOAD_REG_1, U433_1)
U466_1= NAND(U498_1, U438_1)
U467_1= NOT(U466_1)
U468_1= NAND(CONTA_TMP_REG_0__1, U442_1, U376_1)
U469_1= NAND(U376_1, U379_1)
U470_1= NOT(U444_1)
U471_1= NOT(U448_1)
U472_1= NAND(U441_1, U436_1, SEND_DATA_REG_1)
U473_1= NOT(U424_1)
U474_1= NOT(U421_1)
U475_1= NOT(U423_1)
U476_1= NAND(ADD_291_U29_1, U375_1)
U477_1= NAND(TX_CONTA_REG_1__1, U419_1)
U478_1= NAND(ADD_291_U5_1, U375_1)
U479_1= NAND(TX_CONTA_REG_0__1, U419_1)
U480_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U481_1= NAND(U425_1, U435_1, SHOT_REG_1)
U482_1= NAND(LOAD_REG_1, U480_1)
U483_1= NOT(U431_1)
U484_1= NAND(U483_1, S1_REG_0__1)
U485_1= NAND(S1_REG_1__1, S1_REG_0__1, S1_REG_2__1)
U486_1= NAND(SEND_DATA_REG_1, U484_1)
U487_1= NAND(TRE_REG_1, SEND_REG_1, DSR_1)
U488_1= NAND(SEND_EN_REG_1, U440_1)
U489_1= NAND(S1_REG_2__1, S1_REG_0__1, U428_1, U449_1)
U490_1= OR(S1_REG_2__1, S1_REG_1__1, S1_REG_0__1)
U491_1= NAND(MUX_EN_REG_1, U489_1)
U492_1= NOT(U434_1)
U493_1= NOT(U443_1)
U494_1= NAND(LOAD_DATO_REG_1, U443_1)
U495_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U496_1= NAND(SEND_REG_1, U495_1)
U497_1= NAND(ITFC_STATE_REG_0__1, U435_1)
U498_1= NOT(U439_1)
U499_1= NAND(MPX_REG_1, U439_1)
U500_1= OR(ITFC_STATE_REG_0__1, ITFC_STATE_REG_1__1)
U501_1= NAND(ITFC_STATE_REG_1__1, ITFC_STATE_REG_0__1, TX_END_REG_1)
U502_1= NAND(CONFIRM_REG_1, U500_1)
U503_1= NAND(U441_1, U437_1, S2_REG_1__1)
U504_1= NAND(SHOT_REG_1, U503_1)
U505_1= NAND(S2_REG_0__1, U436_1)
U506_1= NAND(U498_1, MPX_REG_1)
U507_1= NAND(RDY_REG_1, U506_1)
U508_1= NAND(DSR_1, TRE_REG_1)
U509_1= NAND(U379_1, CONTA_TMP_REG_2__1)
U510_1= NAND(CONTA_TMP_REG_3__1, U376_1)
U511_1= NAND(CANALE_REG_3__1, U443_1)
U512_1= NAND(U376_1, CONTA_TMP_REG_2__1)
U513_1= NAND(CANALE_REG_2__1, U443_1)
U514_1= NAND(U470_1, CONTA_TMP_REG_1__1)
U515_1= NAND(CANALE_REG_1__1, U443_1)
U516_1= NAND(CANALE_REG_0__1, U443_1)
U517_1= NAND(U379_1, CONTA_TMP_REG_2__1, U493_1)
U518_1= NAND(U493_1, U379_1)
U519_1= NAND(U518_1, CONTA_TMP_REG_2__1)
U520_1= NAND(U493_1, CONTA_TMP_REG_0__1)
U521_1= NAND(CONTA_TMP_REG_1__1, U520_1)
U522_1= NAND(CONTA_TMP_REG_0__1, U443_1)
U523_1= NAND(TX_END_REG_1, ITFC_STATE_REG_1__1)
U524_1= NAND(TX_END_REG_1, ITFC_STATE_REG_0__1)
U525_1= NAND(ITFC_STATE_REG_1__1, U524_1)
U526_1= NAND(SHOT_REG_1, U425_1)
U527_1= NOT(U465_1)
U528_1= NAND(U595_1, U594_1, U474_1)
U529_1= NAND(NEXT_BIT_REG_1__1, U423_1)
U530_1= OR(NEXT_BIT_REG_1__1, NEXT_BIT_REG_2__1)
U531_1= NAND(U530_1, U422_1)
U532_1= NAND(U447_1, U531_1)
U533_1= NAND(ADD_291_U21_1, U375_1)
U534_1= NAND(TX_CONTA_REG_9__1, U419_1)
U535_1= NAND(ADD_291_U22_1, U375_1)
U536_1= NAND(TX_CONTA_REG_8__1, U419_1)
U537_1= NAND(ADD_291_U23_1, U375_1)
U538_1= NAND(TX_CONTA_REG_7__1, U419_1)
U539_1= NAND(ADD_291_U24_1, U375_1)
U540_1= NAND(TX_CONTA_REG_6__1, U419_1)
U541_1= NAND(ADD_291_U25_1, U375_1)
U542_1= NAND(TX_CONTA_REG_5__1, U419_1)
U543_1= NAND(ADD_291_U26_1, U375_1)
U544_1= NAND(TX_CONTA_REG_4__1, U419_1)
U545_1= NAND(ADD_291_U27_1, U375_1)
U546_1= NAND(TX_CONTA_REG_3__1, U419_1)
U547_1= NAND(ADD_291_U28_1, U375_1)
U548_1= NAND(TX_CONTA_REG_2__1, U419_1)
U549_1= NAND(U378_1, OUT_REG_REG_6__1)
U550_1= NAND(U377_1, OUT_REG_REG_2__1)
U551_1= NAND(U473_1, U445_1)
U552_1= NAND(U471_1, OUT_REG_REG_4__1)
U553_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_0__1)
U554_1= NAND(U550_1, U549_1, U551_1, U553_1, U552_1)
U555_1= NAND(U378_1, OUT_REG_REG_7__1)
U556_1= NAND(U377_1, OUT_REG_REG_3__1)
U557_1= NAND(U471_1, OUT_REG_REG_5__1)
U558_1= NAND(NEXT_BIT_REG_3__1, OUT_REG_REG_1__1)
U559_1= NAND(U558_1, U557_1, U556_1, U555_1)
U560_1= NAND(CONFIRM_REG_1, U438_1)
U561_1= NAND(S1_REG_2__1, S1_REG_0__1)
U562_1= NAND(U431_1, U429_1)
U563_1= OR(EOC_1, S1_REG_1__1)
U564_1= NAND(U563_1, U562_1)
U565_1= NAND(U492_1, U429_1)
U566_1= NAND(SOC_REG_1, U434_1)
U567_1= NAND(ERROR_REG_1, U426_1)
U568_1= NAND(TRE_REG_1, LOAD_REG_1)
U569_1= NAND(U568_1, U567_1)
U570_1= NAND(SEND_REG_1, U508_1)
U571_1= NAND(U569_1, U432_1)
U572_1= NAND(ITFC_STATE_REG_1__1, U425_1)
U573_1= NAND(ITFC_STATE_REG_0__1, U523_1)
U574_1= NAND(OUT_REG_REG_7__1, U465_1)
U575_1= NAND(DATA_IN_7__1, U527_1)
U576_1= NAND(OUT_REG_REG_6__1, U465_1)
U577_1= NAND(DATA_IN_6__1, U527_1)
U578_1= NAND(OUT_REG_REG_5__1, U465_1)
U579_1= NAND(DATA_IN_5__1, U527_1)
U580_1= NAND(OUT_REG_REG_4__1, U465_1)
U581_1= NAND(DATA_IN_4__1, U527_1)
U582_1= NAND(OUT_REG_REG_3__1, U465_1)
U583_1= NAND(DATA_IN_3__1, U527_1)
U584_1= NAND(OUT_REG_REG_2__1, U465_1)
U585_1= NAND(DATA_IN_2__1, U527_1)
U586_1= NAND(OUT_REG_REG_1__1, U465_1)
U587_1= NAND(DATA_IN_1__1, U527_1)
U588_1= NAND(OUT_REG_REG_0__1, U465_1)
U589_1= NAND(DATA_IN_0__1, U527_1)
U590_1= NAND(NEXT_BIT_REG_3__1, U423_1)
U591_1= NAND(U377_1, U475_1)
U592_1= NAND(NEXT_BIT_REG_2__1, U423_1)
U593_1= NAND(U378_1, U475_1)
U594_1= NAND(NEXT_BIT_REG_0__1, U448_1)
U595_1= NAND(U424_1, U422_1)
U596_1= NAND(NEXT_BIT_REG_0__1, U421_1)
U597_1= NAND(U474_1, U532_1)
U598_1= NAND(NEXT_BIT_REG_0__1, U554_1)
U599_1= NAND(U559_1, U422_1)
U600_1= NAND(S2_REG_1__1, U560_1, U441_1)
U601_1= NAND(S2_REG_0__1, U436_1)
U602_1= NAND(S1_REG_2__1, U427_1)
U603_1= NAND(S1_REG_0__1, U564_1)
U604_1= NAND(EOC_1, S1_REG_2__1, U428_1)
U605_1= NAND(U429_1, U430_1, S1_REG_1__1)
GT_255_U7_1= AND(TX_CONTA_REG_3__1, GT_255_U9_1)
ADD_291_U5_1= NOT(TX_CONTA_REG_0__1)
ADD_291_U6_1= NOT(TX_CONTA_REG_1__1)
ADD_291_U7_1= NAND(TX_CONTA_REG_1__1, TX_CONTA_REG_0__1)
ADD_291_U8_1= NOT(TX_CONTA_REG_2__1)
ADD_291_U9_1= NAND(TX_CONTA_REG_2__1, ADD_291_U32_1)
ADD_291_U10_1= NOT(TX_CONTA_REG_3__1)
ADD_291_U11_1= NAND(TX_CONTA_REG_3__1, ADD_291_U33_1)
ADD_291_U12_1= NOT(TX_CONTA_REG_4__1)
ADD_291_U13_1= NAND(TX_CONTA_REG_4__1, ADD_291_U34_1)
ADD_291_U14_1= NOT(TX_CONTA_REG_5__1)
ADD_291_U15_1= NAND(TX_CONTA_REG_5__1, ADD_291_U35_1)
ADD_291_U16_1= NOT(TX_CONTA_REG_6__1)
ADD_291_U17_1= NAND(TX_CONTA_REG_6__1, ADD_291_U36_1)
ADD_291_U18_1= NOT(TX_CONTA_REG_7__1)
ADD_291_U19_1= NAND(TX_CONTA_REG_7__1, ADD_291_U37_1)
ADD_291_U20_1= NOT(TX_CONTA_REG_8__1)
ADD_291_U21_1= NAND(ADD_291_U41_1, ADD_291_U40_1)
ADD_291_U22_1= NAND(ADD_291_U43_1, ADD_291_U42_1)
ADD_291_U23_1= NAND(ADD_291_U45_1, ADD_291_U44_1)
ADD_291_U24_1= NAND(ADD_291_U47_1, ADD_291_U46_1)
ADD_291_U25_1= NAND(ADD_291_U49_1, ADD_291_U48_1)
ADD_291_U26_1= NAND(ADD_291_U51_1, ADD_291_U50_1)
ADD_291_U27_1= NAND(ADD_291_U53_1, ADD_291_U52_1)
ADD_291_U28_1= NAND(ADD_291_U55_1, ADD_291_U54_1)
ADD_291_U29_1= NAND(ADD_291_U57_1, ADD_291_U56_1)
ADD_291_U30_1= NOT(TX_CONTA_REG_9__1)
ADD_291_U31_1= NAND(TX_CONTA_REG_8__1, ADD_291_U38_1)
ADD_291_U32_1= NOT(ADD_291_U7_1)
ADD_291_U33_1= NOT(ADD_291_U9_1)
ADD_291_U34_1= NOT(ADD_291_U11_1)
ADD_291_U35_1= NOT(ADD_291_U13_1)
ADD_291_U36_1= NOT(ADD_291_U15_1)
ADD_291_U37_1= NOT(ADD_291_U17_1)
ADD_291_U38_1= NOT(ADD_291_U19_1)
ADD_291_U39_1= NOT(ADD_291_U31_1)
ADD_291_U40_1= NAND(TX_CONTA_REG_9__1, ADD_291_U31_1)
ADD_291_U41_1= NAND(ADD_291_U39_1, ADD_291_U30_1)
ADD_291_U42_1= NAND(TX_CONTA_REG_8__1, ADD_291_U19_1)
ADD_291_U43_1= NAND(ADD_291_U38_1, ADD_291_U20_1)
ADD_291_U44_1= NAND(TX_CONTA_REG_7__1, ADD_291_U17_1)
ADD_291_U45_1= NAND(ADD_291_U37_1, ADD_291_U18_1)
ADD_291_U46_1= NAND(TX_CONTA_REG_6__1, ADD_291_U15_1)
ADD_291_U47_1= NAND(ADD_291_U36_1, ADD_291_U16_1)
ADD_291_U48_1= NAND(TX_CONTA_REG_5__1, ADD_291_U13_1)
ADD_291_U49_1= NAND(ADD_291_U35_1, ADD_291_U14_1)
ADD_291_U50_1= NAND(TX_CONTA_REG_4__1, ADD_291_U11_1)
ADD_291_U51_1= NAND(ADD_291_U34_1, ADD_291_U12_1)
ADD_291_U52_1= NAND(TX_CONTA_REG_3__1, ADD_291_U9_1)
ADD_291_U53_1= NAND(ADD_291_U33_1, ADD_291_U10_1)
ADD_291_U54_1= NAND(TX_CONTA_REG_2__1, ADD_291_U7_1)
ADD_291_U55_1= NAND(ADD_291_U32_1, ADD_291_U8_1)
ADD_291_U56_1= NAND(TX_CONTA_REG_1__1, ADD_291_U5_1)
ADD_291_U57_1= NAND(TX_CONTA_REG_0__1, ADD_291_U6_1)
GT_255_U6_1= OR(TX_CONTA_REG_7__1, TX_CONTA_REG_9__1, TX_CONTA_REG_8__1, GT_255_U8_1)

##################################Unroll 2
CANALE_REG_3__3 = BUF(U416_2)
CANALE_REG_2__3 = BUF(U415_2)
CANALE_REG_1__3 = BUF(U414_2)
CANALE_REG_0__3 = BUF(U413_2)
CONTA_TMP_REG_3__3 = BUF(U417_2)
CONTA_TMP_REG_2__3 = BUF(U412_2)
CONTA_TMP_REG_1__3 = BUF(U411_2)
CONTA_TMP_REG_0__3 = BUF(U410_2)
ITFC_STATE_REG_1__3 = BUF(U452_2)
ITFC_STATE_REG_0__3 = BUF(U409_2)
OUT_REG_REG_7__3 = BUF(U453_2)
OUT_REG_REG_6__3 = BUF(U454_2)
OUT_REG_REG_5__3 = BUF(U455_2)
OUT_REG_REG_4__3 = BUF(U456_2)
OUT_REG_REG_3__3 = BUF(U457_2)
OUT_REG_REG_2__3 = BUF(U458_2)
OUT_REG_REG_1__3 = BUF(U459_2)
OUT_REG_REG_0__3 = BUF(U460_2)
NEXT_BIT_REG_3__3 = BUF(U461_2)
NEXT_BIT_REG_2__3 = BUF(U408_2)
NEXT_BIT_REG_1__3 = BUF(U407_2)
NEXT_BIT_REG_0__3 = BUF(U462_2)
TX_CONTA_REG_9__3 = BUF(U406_2)
TX_CONTA_REG_8__3 = BUF(U405_2)
TX_CONTA_REG_7__3 = BUF(U404_2)
TX_CONTA_REG_6__3 = BUF(U403_2)
TX_CONTA_REG_5__3 = BUF(U402_2)
TX_CONTA_REG_4__3 = BUF(U401_2)
TX_CONTA_REG_3__3 = BUF(U400_2)
TX_CONTA_REG_2__3 = BUF(U399_2)
TX_CONTA_REG_1__3 = BUF(U398_2)
TX_CONTA_REG_0__3 = BUF(U397_2)
LOAD_REG_3 = BUF(U396_2)
SEND_DATA_REG_3 = BUF(U395_2)
SEND_EN_REG_3 = BUF(U394_2)
MUX_EN_REG_3 = BUF(U393_2)
TRE_REG_3 = BUF(U392_2)
LOAD_DATO_REG_3 = BUF(U391_2)
SOC_REG_3 = BUF(U450_2)
SEND_REG_3 = BUF(U390_2)
MPX_REG_3 = BUF(U389_2)
CONFIRM_REG_3 = BUF(U388_2)
SHOT_REG_3 = BUF(U387_2)
ADD_MPX2_REG_3 = BUF(U386_2)
RDY_REG_3 = BUF(U385_2)
ERROR_REG_3 = BUF(U451_2)
S1_REG_2__3 = BUF(U383_2)
S1_REG_1__3 = BUF(U464_2)
S1_REG_0__3 = BUF(U384_2)
S2_REG_1__3 = BUF(U463_2)
S2_REG_0__3 = BUF(U382_2)
TX_END_REG_3 = BUF(U381_2)
DATA_OUT_REG_3 = BUF(U380_2)





GT_255_U10_2= OR(TX_CONTA_REG_4__2, GT_255_U7_2)
GT_255_U9_2= OR(TX_CONTA_REG_2__2, TX_CONTA_REG_0__2, TX_CONTA_REG_1__2)
GT_255_U8_2= AND(TX_CONTA_REG_5__2, TX_CONTA_REG_6__2, GT_255_U10_2)
U375_2= AND(SEND_EN_REG_2, U420_2)
U376_2= AND(U493_2, U509_2)
U377_2= AND(NEXT_BIT_REG_2__2, NEXT_BIT_REG_1__2)
U378_2= AND(NEXT_BIT_REG_1__2, U446_2)
U379_2= AND(CONTA_TMP_REG_1__2, CONTA_TMP_REG_0__2)
U380_2= NAND(U599_2, U598_2, U474_2)
U381_2= AND(U473_2, U445_2, U475_2)
U382_2= NAND(U439_2, U472_2)
U383_2= NAND(U434_2, U561_2)
U384_2= NAND(U605_2, U604_2, S1_REG_0__2)
U385_2= NAND(U472_2, U507_2)
U386_2= OR(U467_2, ADD_MPX2_REG_2)
U387_2= NAND(U505_2, U504_2)
U388_2= NAND(U502_2, U501_2)
U389_2= NAND(U466_2, U499_2)
U390_2= NAND(U497_2, U496_2)
U391_2= NAND(U489_2, U494_2)
U392_2= OR(TRE_REG_2, TX_END_REG_2, LOAD_REG_2)
U393_2= NAND(U491_2, U490_2)
U394_2= NAND(U488_2, U487_2)
U395_2= NAND(U486_2, U485_2)
U396_2= NAND(U482_2, U481_2)
U397_2= NAND(U479_2, U478_2)
U398_2= NAND(U477_2, U476_2)
U399_2= NAND(U548_2, U547_2)
U400_2= NAND(U546_2, U545_2)
U401_2= NAND(U544_2, U543_2)
U402_2= NAND(U542_2, U541_2)
U403_2= NAND(U540_2, U539_2)
U404_2= NAND(U538_2, U537_2)
U405_2= NAND(U536_2, U535_2)
U406_2= NAND(U534_2, U533_2)
U407_2= NAND(U529_2, U528_2)
U408_2= NAND(U593_2, U592_2, U448_2)
U409_2= NAND(U526_2, U525_2)
U410_2= NAND(U444_2, U522_2)
U411_2= NAND(U468_2, U521_2)
U412_2= NAND(U469_2, U519_2)
U413_2= NAND(U444_2, U516_2)
U414_2= NAND(U515_2, U468_2, U514_2)
U415_2= NAND(U512_2, U469_2, U513_2)
U416_2= NAND(U511_2, U510_2)
U417_2= AND(CONTA_TMP_REG_3__2, U517_2)
U418_2= NOT(CONTA_TMP_REG_0__2)
U419_2= NOT(SEND_EN_REG_2)
U420_2= NOT(GT_255_U6_2)
U421_2= NAND(GT_255_U6_2, SEND_EN_REG_2)
U422_2= NOT(NEXT_BIT_REG_0__2)
U423_2= NAND(NEXT_BIT_REG_0__2, U474_2)
U424_2= OR(NEXT_BIT_REG_3__2, NEXT_BIT_REG_2__2)
U425_2= NOT(ITFC_STATE_REG_0__2)
U426_2= NOT(LOAD_REG_2)
U427_2= NOT(S1_REG_0__2)
U428_2= NOT(S1_REG_1__2)
U429_2= NOT(S1_REG_2__2)
U430_2= NOT(RDY_REG_2)
U431_2= NAND(RDY_REG_2, S1_REG_1__2)
U432_2= NOT(SEND_REG_2)
U433_2= NOT(TRE_REG_2)
U434_2= NAND(S1_REG_1__2, U427_2)
U435_2= NOT(ITFC_STATE_REG_1__2)
U436_2= NOT(S2_REG_1__2)
U437_2= NOT(CONFIRM_REG_2)
U438_2= NOT(MPX_REG_2)
U439_2= NAND(S2_REG_1__2, U441_2, CONFIRM_REG_2)
U440_2= NOT(TX_END_REG_2)
U441_2= NOT(S2_REG_0__2)
U442_2= NOT(CONTA_TMP_REG_1__2)
U443_2= NAND(U492_2, S1_REG_2__2)
U444_2= NAND(U376_2, U418_2)
U445_2= NOT(NEXT_BIT_REG_1__2)
U446_2= NOT(NEXT_BIT_REG_2__2)
U447_2= NOT(NEXT_BIT_REG_3__2)
U448_2= NAND(NEXT_BIT_REG_2__2, U445_2)
U449_2= NOT(EOC_2)
U450_2= NAND(U566_2, U565_2)
U451_2= NAND(U571_2, U570_2)
U452_2= NAND(U573_2, U572_2)
U453_2= NAND(U575_2, U574_2)
U454_2= NAND(U577_2, U576_2)
U455_2= NAND(U579_2, U578_2)
U456_2= NAND(U581_2, U580_2)
U457_2= NAND(U583_2, U582_2)
U458_2= NAND(U585_2, U584_2)
U459_2= NAND(U587_2, U586_2)
U460_2= NAND(U589_2, U588_2)
U461_2= NAND(U591_2, U590_2)
U462_2= NAND(U597_2, U596_2)
U463_2= NAND(U601_2, U600_2)
U464_2= NAND(U603_2, U602_2)
U465_2= NAND(LOAD_REG_2, U433_2)
U466_2= NAND(U498_2, U438_2)
U467_2= NOT(U466_2)
U468_2= NAND(CONTA_TMP_REG_0__2, U442_2, U376_2)
U469_2= NAND(U376_2, U379_2)
U470_2= NOT(U444_2)
U471_2= NOT(U448_2)
U472_2= NAND(U441_2, U436_2, SEND_DATA_REG_2)
U473_2= NOT(U424_2)
U474_2= NOT(U421_2)
U475_2= NOT(U423_2)
U476_2= NAND(ADD_291_U29_2, U375_2)
U477_2= NAND(TX_CONTA_REG_1__2, U419_2)
U478_2= NAND(ADD_291_U5_2, U375_2)
U479_2= NAND(TX_CONTA_REG_0__2, U419_2)
U480_2= NAND(ITFC_STATE_REG_0__2, U435_2)
U481_2= NAND(U425_2, U435_2, SHOT_REG_2)
U482_2= NAND(LOAD_REG_2, U480_2)
U483_2= NOT(U431_2)
U484_2= NAND(U483_2, S1_REG_0__2)
U485_2= NAND(S1_REG_1__2, S1_REG_0__2, S1_REG_2__2)
U486_2= NAND(SEND_DATA_REG_2, U484_2)
U487_2= NAND(TRE_REG_2, SEND_REG_2, DSR_2)
U488_2= NAND(SEND_EN_REG_2, U440_2)
U489_2= NAND(S1_REG_2__2, S1_REG_0__2, U428_2, U449_2)
U490_2= OR(S1_REG_2__2, S1_REG_1__2, S1_REG_0__2)
U491_2= NAND(MUX_EN_REG_2, U489_2)
U492_2= NOT(U434_2)
U493_2= NOT(U443_2)
U494_2= NAND(LOAD_DATO_REG_2, U443_2)
U495_2= NAND(ITFC_STATE_REG_1__2, U425_2)
U496_2= NAND(SEND_REG_2, U495_2)
U497_2= NAND(ITFC_STATE_REG_0__2, U435_2)
U498_2= NOT(U439_2)
U499_2= NAND(MPX_REG_2, U439_2)
U500_2= OR(ITFC_STATE_REG_0__2, ITFC_STATE_REG_1__2)
U501_2= NAND(ITFC_STATE_REG_1__2, ITFC_STATE_REG_0__2, TX_END_REG_2)
U502_2= NAND(CONFIRM_REG_2, U500_2)
U503_2= NAND(U441_2, U437_2, S2_REG_1__2)
U504_2= NAND(SHOT_REG_2, U503_2)
U505_2= NAND(S2_REG_0__2, U436_2)
U506_2= NAND(U498_2, MPX_REG_2)
U507_2= NAND(RDY_REG_2, U506_2)
U508_2= NAND(DSR_2, TRE_REG_2)
U509_2= NAND(U379_2, CONTA_TMP_REG_2__2)
U510_2= NAND(CONTA_TMP_REG_3__2, U376_2)
U511_2= NAND(CANALE_REG_3__2, U443_2)
U512_2= NAND(U376_2, CONTA_TMP_REG_2__2)
U513_2= NAND(CANALE_REG_2__2, U443_2)
U514_2= NAND(U470_2, CONTA_TMP_REG_1__2)
U515_2= NAND(CANALE_REG_1__2, U443_2)
U516_2= NAND(CANALE_REG_0__2, U443_2)
U517_2= NAND(U379_2, CONTA_TMP_REG_2__2, U493_2)
U518_2= NAND(U493_2, U379_2)
U519_2= NAND(U518_2, CONTA_TMP_REG_2__2)
U520_2= NAND(U493_2, CONTA_TMP_REG_0__2)
U521_2= NAND(CONTA_TMP_REG_1__2, U520_2)
U522_2= NAND(CONTA_TMP_REG_0__2, U443_2)
U523_2= NAND(TX_END_REG_2, ITFC_STATE_REG_1__2)
U524_2= NAND(TX_END_REG_2, ITFC_STATE_REG_0__2)
U525_2= NAND(ITFC_STATE_REG_1__2, U524_2)
U526_2= NAND(SHOT_REG_2, U425_2)
U527_2= NOT(U465_2)
U528_2= NAND(U595_2, U594_2, U474_2)
U529_2= NAND(NEXT_BIT_REG_1__2, U423_2)
U530_2= OR(NEXT_BIT_REG_1__2, NEXT_BIT_REG_2__2)
U531_2= NAND(U530_2, U422_2)
U532_2= NAND(U447_2, U531_2)
U533_2= NAND(ADD_291_U21_2, U375_2)
U534_2= NAND(TX_CONTA_REG_9__2, U419_2)
U535_2= NAND(ADD_291_U22_2, U375_2)
U536_2= NAND(TX_CONTA_REG_8__2, U419_2)
U537_2= NAND(ADD_291_U23_2, U375_2)
U538_2= NAND(TX_CONTA_REG_7__2, U419_2)
U539_2= NAND(ADD_291_U24_2, U375_2)
U540_2= NAND(TX_CONTA_REG_6__2, U419_2)
U541_2= NAND(ADD_291_U25_2, U375_2)
U542_2= NAND(TX_CONTA_REG_5__2, U419_2)
U543_2= NAND(ADD_291_U26_2, U375_2)
U544_2= NAND(TX_CONTA_REG_4__2, U419_2)
U545_2= NAND(ADD_291_U27_2, U375_2)
U546_2= NAND(TX_CONTA_REG_3__2, U419_2)
U547_2= NAND(ADD_291_U28_2, U375_2)
U548_2= NAND(TX_CONTA_REG_2__2, U419_2)
U549_2= NAND(U378_2, OUT_REG_REG_6__2)
U550_2= NAND(U377_2, OUT_REG_REG_2__2)
U551_2= NAND(U473_2, U445_2)
U552_2= NAND(U471_2, OUT_REG_REG_4__2)
U553_2= NAND(NEXT_BIT_REG_3__2, OUT_REG_REG_0__2)
U554_2= NAND(U550_2, U549_2, U551_2, U553_2, U552_2)
U555_2= NAND(U378_2, OUT_REG_REG_7__2)
U556_2= NAND(U377_2, OUT_REG_REG_3__2)
U557_2= NAND(U471_2, OUT_REG_REG_5__2)
U558_2= NAND(NEXT_BIT_REG_3__2, OUT_REG_REG_1__2)
U559_2= NAND(U558_2, U557_2, U556_2, U555_2)
U560_2= NAND(CONFIRM_REG_2, U438_2)
U561_2= NAND(S1_REG_2__2, S1_REG_0__2)
U562_2= NAND(U431_2, U429_2)
U563_2= OR(EOC_2, S1_REG_1__2)
U564_2= NAND(U563_2, U562_2)
U565_2= NAND(U492_2, U429_2)
U566_2= NAND(SOC_REG_2, U434_2)
U567_2= NAND(ERROR_REG_2, U426_2)
U568_2= NAND(TRE_REG_2, LOAD_REG_2)
U569_2= NAND(U568_2, U567_2)
U570_2= NAND(SEND_REG_2, U508_2)
U571_2= NAND(U569_2, U432_2)
U572_2= NAND(ITFC_STATE_REG_1__2, U425_2)
U573_2= NAND(ITFC_STATE_REG_0__2, U523_2)
U574_2= NAND(OUT_REG_REG_7__2, U465_2)
U575_2= NAND(DATA_IN_7__2, U527_2)
U576_2= NAND(OUT_REG_REG_6__2, U465_2)
U577_2= NAND(DATA_IN_6__2, U527_2)
U578_2= NAND(OUT_REG_REG_5__2, U465_2)
U579_2= NAND(DATA_IN_5__2, U527_2)
U580_2= NAND(OUT_REG_REG_4__2, U465_2)
U581_2= NAND(DATA_IN_4__2, U527_2)
U582_2= NAND(OUT_REG_REG_3__2, U465_2)
U583_2= NAND(DATA_IN_3__2, U527_2)
U584_2= NAND(OUT_REG_REG_2__2, U465_2)
U585_2= NAND(DATA_IN_2__2, U527_2)
U586_2= NAND(OUT_REG_REG_1__2, U465_2)
U587_2= NAND(DATA_IN_1__2, U527_2)
U588_2= NAND(OUT_REG_REG_0__2, U465_2)
U589_2= NAND(DATA_IN_0__2, U527_2)
U590_2= NAND(NEXT_BIT_REG_3__2, U423_2)
U591_2= NAND(U377_2, U475_2)
U592_2= NAND(NEXT_BIT_REG_2__2, U423_2)
U593_2= NAND(U378_2, U475_2)
U594_2= NAND(NEXT_BIT_REG_0__2, U448_2)
U595_2= NAND(U424_2, U422_2)
U596_2= NAND(NEXT_BIT_REG_0__2, U421_2)
U597_2= NAND(U474_2, U532_2)
U598_2= NAND(NEXT_BIT_REG_0__2, U554_2)
U599_2= NAND(U559_2, U422_2)
U600_2= NAND(S2_REG_1__2, U560_2, U441_2)
U601_2= NAND(S2_REG_0__2, U436_2)
U602_2= NAND(S1_REG_2__2, U427_2)
U603_2= NAND(S1_REG_0__2, U564_2)
U604_2= NAND(EOC_2, S1_REG_2__2, U428_2)
U605_2= NAND(U429_2, U430_2, S1_REG_1__2)
GT_255_U7_2= AND(TX_CONTA_REG_3__2, GT_255_U9_2)
ADD_291_U5_2= NOT(TX_CONTA_REG_0__2)
ADD_291_U6_2= NOT(TX_CONTA_REG_1__2)
ADD_291_U7_2= NAND(TX_CONTA_REG_1__2, TX_CONTA_REG_0__2)
ADD_291_U8_2= NOT(TX_CONTA_REG_2__2)
ADD_291_U9_2= NAND(TX_CONTA_REG_2__2, ADD_291_U32_2)
ADD_291_U10_2= NOT(TX_CONTA_REG_3__2)
ADD_291_U11_2= NAND(TX_CONTA_REG_3__2, ADD_291_U33_2)
ADD_291_U12_2= NOT(TX_CONTA_REG_4__2)
ADD_291_U13_2= NAND(TX_CONTA_REG_4__2, ADD_291_U34_2)
ADD_291_U14_2= NOT(TX_CONTA_REG_5__2)
ADD_291_U15_2= NAND(TX_CONTA_REG_5__2, ADD_291_U35_2)
ADD_291_U16_2= NOT(TX_CONTA_REG_6__2)
ADD_291_U17_2= NAND(TX_CONTA_REG_6__2, ADD_291_U36_2)
ADD_291_U18_2= NOT(TX_CONTA_REG_7__2)
ADD_291_U19_2= NAND(TX_CONTA_REG_7__2, ADD_291_U37_2)
ADD_291_U20_2= NOT(TX_CONTA_REG_8__2)
ADD_291_U21_2= NAND(ADD_291_U41_2, ADD_291_U40_2)
ADD_291_U22_2= NAND(ADD_291_U43_2, ADD_291_U42_2)
ADD_291_U23_2= NAND(ADD_291_U45_2, ADD_291_U44_2)
ADD_291_U24_2= NAND(ADD_291_U47_2, ADD_291_U46_2)
ADD_291_U25_2= NAND(ADD_291_U49_2, ADD_291_U48_2)
ADD_291_U26_2= NAND(ADD_291_U51_2, ADD_291_U50_2)
ADD_291_U27_2= NAND(ADD_291_U53_2, ADD_291_U52_2)
ADD_291_U28_2= NAND(ADD_291_U55_2, ADD_291_U54_2)
ADD_291_U29_2= NAND(ADD_291_U57_2, ADD_291_U56_2)
ADD_291_U30_2= NOT(TX_CONTA_REG_9__2)
ADD_291_U31_2= NAND(TX_CONTA_REG_8__2, ADD_291_U38_2)
ADD_291_U32_2= NOT(ADD_291_U7_2)
ADD_291_U33_2= NOT(ADD_291_U9_2)
ADD_291_U34_2= NOT(ADD_291_U11_2)
ADD_291_U35_2= NOT(ADD_291_U13_2)
ADD_291_U36_2= NOT(ADD_291_U15_2)
ADD_291_U37_2= NOT(ADD_291_U17_2)
ADD_291_U38_2= NOT(ADD_291_U19_2)
ADD_291_U39_2= NOT(ADD_291_U31_2)
ADD_291_U40_2= NAND(TX_CONTA_REG_9__2, ADD_291_U31_2)
ADD_291_U41_2= NAND(ADD_291_U39_2, ADD_291_U30_2)
ADD_291_U42_2= NAND(TX_CONTA_REG_8__2, ADD_291_U19_2)
ADD_291_U43_2= NAND(ADD_291_U38_2, ADD_291_U20_2)
ADD_291_U44_2= NAND(TX_CONTA_REG_7__2, ADD_291_U17_2)
ADD_291_U45_2= NAND(ADD_291_U37_2, ADD_291_U18_2)
ADD_291_U46_2= NAND(TX_CONTA_REG_6__2, ADD_291_U15_2)
ADD_291_U47_2= NAND(ADD_291_U36_2, ADD_291_U16_2)
ADD_291_U48_2= NAND(TX_CONTA_REG_5__2, ADD_291_U13_2)
ADD_291_U49_2= NAND(ADD_291_U35_2, ADD_291_U14_2)
ADD_291_U50_2= NAND(TX_CONTA_REG_4__2, ADD_291_U11_2)
ADD_291_U51_2= NAND(ADD_291_U34_2, ADD_291_U12_2)
ADD_291_U52_2= NAND(TX_CONTA_REG_3__2, ADD_291_U9_2)
ADD_291_U53_2= NAND(ADD_291_U33_2, ADD_291_U10_2)
ADD_291_U54_2= NAND(TX_CONTA_REG_2__2, ADD_291_U7_2)
ADD_291_U55_2= NAND(ADD_291_U32_2, ADD_291_U8_2)
ADD_291_U56_2= NAND(TX_CONTA_REG_1__2, ADD_291_U5_2)
ADD_291_U57_2= NAND(TX_CONTA_REG_0__2, ADD_291_U6_2)
GT_255_U6_2= OR(TX_CONTA_REG_7__2, TX_CONTA_REG_9__2, TX_CONTA_REG_8__2, GT_255_U8_2)

##################################Unroll 3
CANALE_REG_3__4 = BUF(U416_3)
CANALE_REG_2__4 = BUF(U415_3)
CANALE_REG_1__4 = BUF(U414_3)
CANALE_REG_0__4 = BUF(U413_3)
CONTA_TMP_REG_3__4 = BUF(U417_3)
CONTA_TMP_REG_2__4 = BUF(U412_3)
CONTA_TMP_REG_1__4 = BUF(U411_3)
CONTA_TMP_REG_0__4 = BUF(U410_3)
ITFC_STATE_REG_1__4 = BUF(U452_3)
ITFC_STATE_REG_0__4 = BUF(U409_3)
OUT_REG_REG_7__4 = BUF(U453_3)
OUT_REG_REG_6__4 = BUF(U454_3)
OUT_REG_REG_5__4 = BUF(U455_3)
OUT_REG_REG_4__4 = BUF(U456_3)
OUT_REG_REG_3__4 = BUF(U457_3)
OUT_REG_REG_2__4 = BUF(U458_3)
OUT_REG_REG_1__4 = BUF(U459_3)
OUT_REG_REG_0__4 = BUF(U460_3)
NEXT_BIT_REG_3__4 = BUF(U461_3)
NEXT_BIT_REG_2__4 = BUF(U408_3)
NEXT_BIT_REG_1__4 = BUF(U407_3)
NEXT_BIT_REG_0__4 = BUF(U462_3)
TX_CONTA_REG_9__4 = BUF(U406_3)
TX_CONTA_REG_8__4 = BUF(U405_3)
TX_CONTA_REG_7__4 = BUF(U404_3)
TX_CONTA_REG_6__4 = BUF(U403_3)
TX_CONTA_REG_5__4 = BUF(U402_3)
TX_CONTA_REG_4__4 = BUF(U401_3)
TX_CONTA_REG_3__4 = BUF(U400_3)
TX_CONTA_REG_2__4 = BUF(U399_3)
TX_CONTA_REG_1__4 = BUF(U398_3)
TX_CONTA_REG_0__4 = BUF(U397_3)
LOAD_REG_4 = BUF(U396_3)
SEND_DATA_REG_4 = BUF(U395_3)
SEND_EN_REG_4 = BUF(U394_3)
MUX_EN_REG_4 = BUF(U393_3)
TRE_REG_4 = BUF(U392_3)
LOAD_DATO_REG_4 = BUF(U391_3)
SOC_REG_4 = BUF(U450_3)
SEND_REG_4 = BUF(U390_3)
MPX_REG_4 = BUF(U389_3)
CONFIRM_REG_4 = BUF(U388_3)
SHOT_REG_4 = BUF(U387_3)
ADD_MPX2_REG_4 = BUF(U386_3)
RDY_REG_4 = BUF(U385_3)
ERROR_REG_4 = BUF(U451_3)
S1_REG_2__4 = BUF(U383_3)
S1_REG_1__4 = BUF(U464_3)
S1_REG_0__4 = BUF(U384_3)
S2_REG_1__4 = BUF(U463_3)
S2_REG_0__4 = BUF(U382_3)
TX_END_REG_4 = BUF(U381_3)
DATA_OUT_REG_4 = BUF(U380_3)





GT_255_U10_3= OR(TX_CONTA_REG_4__3, GT_255_U7_3)
GT_255_U9_3= OR(TX_CONTA_REG_2__3, TX_CONTA_REG_0__3, TX_CONTA_REG_1__3)
GT_255_U8_3= AND(TX_CONTA_REG_5__3, TX_CONTA_REG_6__3, GT_255_U10_3)
U375_3= AND(SEND_EN_REG_3, U420_3)
U376_3= AND(U493_3, U509_3)
U377_3= AND(NEXT_BIT_REG_2__3, NEXT_BIT_REG_1__3)
U378_3= AND(NEXT_BIT_REG_1__3, U446_3)
U379_3= AND(CONTA_TMP_REG_1__3, CONTA_TMP_REG_0__3)
U380_3= NAND(U599_3, U598_3, U474_3)
U381_3= AND(U473_3, U445_3, U475_3)
U382_3= NAND(U439_3, U472_3)
U383_3= NAND(U434_3, U561_3)
U384_3= NAND(U605_3, U604_3, S1_REG_0__3)
U385_3= NAND(U472_3, U507_3)
U386_3= OR(U467_3, ADD_MPX2_REG_3)
U387_3= NAND(U505_3, U504_3)
U388_3= NAND(U502_3, U501_3)
U389_3= NAND(U466_3, U499_3)
U390_3= NAND(U497_3, U496_3)
U391_3= NAND(U489_3, U494_3)
U392_3= OR(TRE_REG_3, TX_END_REG_3, LOAD_REG_3)
U393_3= NAND(U491_3, U490_3)
U394_3= NAND(U488_3, U487_3)
U395_3= NAND(U486_3, U485_3)
U396_3= NAND(U482_3, U481_3)
U397_3= NAND(U479_3, U478_3)
U398_3= NAND(U477_3, U476_3)
U399_3= NAND(U548_3, U547_3)
U400_3= NAND(U546_3, U545_3)
U401_3= NAND(U544_3, U543_3)
U402_3= NAND(U542_3, U541_3)
U403_3= NAND(U540_3, U539_3)
U404_3= NAND(U538_3, U537_3)
U405_3= NAND(U536_3, U535_3)
U406_3= NAND(U534_3, U533_3)
U407_3= NAND(U529_3, U528_3)
U408_3= NAND(U593_3, U592_3, U448_3)
U409_3= NAND(U526_3, U525_3)
U410_3= NAND(U444_3, U522_3)
U411_3= NAND(U468_3, U521_3)
U412_3= NAND(U469_3, U519_3)
U413_3= NAND(U444_3, U516_3)
U414_3= NAND(U515_3, U468_3, U514_3)
U415_3= NAND(U512_3, U469_3, U513_3)
U416_3= NAND(U511_3, U510_3)
U417_3= AND(CONTA_TMP_REG_3__3, U517_3)
U418_3= NOT(CONTA_TMP_REG_0__3)
U419_3= NOT(SEND_EN_REG_3)
U420_3= NOT(GT_255_U6_3)
U421_3= NAND(GT_255_U6_3, SEND_EN_REG_3)
U422_3= NOT(NEXT_BIT_REG_0__3)
U423_3= NAND(NEXT_BIT_REG_0__3, U474_3)
U424_3= OR(NEXT_BIT_REG_3__3, NEXT_BIT_REG_2__3)
U425_3= NOT(ITFC_STATE_REG_0__3)
U426_3= NOT(LOAD_REG_3)
U427_3= NOT(S1_REG_0__3)
U428_3= NOT(S1_REG_1__3)
U429_3= NOT(S1_REG_2__3)
U430_3= NOT(RDY_REG_3)
U431_3= NAND(RDY_REG_3, S1_REG_1__3)
U432_3= NOT(SEND_REG_3)
U433_3= NOT(TRE_REG_3)
U434_3= NAND(S1_REG_1__3, U427_3)
U435_3= NOT(ITFC_STATE_REG_1__3)
U436_3= NOT(S2_REG_1__3)
U437_3= NOT(CONFIRM_REG_3)
U438_3= NOT(MPX_REG_3)
U439_3= NAND(S2_REG_1__3, U441_3, CONFIRM_REG_3)
U440_3= NOT(TX_END_REG_3)
U441_3= NOT(S2_REG_0__3)
U442_3= NOT(CONTA_TMP_REG_1__3)
U443_3= NAND(U492_3, S1_REG_2__3)
U444_3= NAND(U376_3, U418_3)
U445_3= NOT(NEXT_BIT_REG_1__3)
U446_3= NOT(NEXT_BIT_REG_2__3)
U447_3= NOT(NEXT_BIT_REG_3__3)
U448_3= NAND(NEXT_BIT_REG_2__3, U445_3)
U449_3= NOT(EOC_3)
U450_3= NAND(U566_3, U565_3)
U451_3= NAND(U571_3, U570_3)
U452_3= NAND(U573_3, U572_3)
U453_3= NAND(U575_3, U574_3)
U454_3= NAND(U577_3, U576_3)
U455_3= NAND(U579_3, U578_3)
U456_3= NAND(U581_3, U580_3)
U457_3= NAND(U583_3, U582_3)
U458_3= NAND(U585_3, U584_3)
U459_3= NAND(U587_3, U586_3)
U460_3= NAND(U589_3, U588_3)
U461_3= NAND(U591_3, U590_3)
U462_3= NAND(U597_3, U596_3)
U463_3= NAND(U601_3, U600_3)
U464_3= NAND(U603_3, U602_3)
U465_3= NAND(LOAD_REG_3, U433_3)
U466_3= NAND(U498_3, U438_3)
U467_3= NOT(U466_3)
U468_3= NAND(CONTA_TMP_REG_0__3, U442_3, U376_3)
U469_3= NAND(U376_3, U379_3)
U470_3= NOT(U444_3)
U471_3= NOT(U448_3)
U472_3= NAND(U441_3, U436_3, SEND_DATA_REG_3)
U473_3= NOT(U424_3)
U474_3= NOT(U421_3)
U475_3= NOT(U423_3)
U476_3= NAND(ADD_291_U29_3, U375_3)
U477_3= NAND(TX_CONTA_REG_1__3, U419_3)
U478_3= NAND(ADD_291_U5_3, U375_3)
U479_3= NAND(TX_CONTA_REG_0__3, U419_3)
U480_3= NAND(ITFC_STATE_REG_0__3, U435_3)
U481_3= NAND(U425_3, U435_3, SHOT_REG_3)
U482_3= NAND(LOAD_REG_3, U480_3)
U483_3= NOT(U431_3)
U484_3= NAND(U483_3, S1_REG_0__3)
U485_3= NAND(S1_REG_1__3, S1_REG_0__3, S1_REG_2__3)
U486_3= NAND(SEND_DATA_REG_3, U484_3)
U487_3= NAND(TRE_REG_3, SEND_REG_3, DSR_3)
U488_3= NAND(SEND_EN_REG_3, U440_3)
U489_3= NAND(S1_REG_2__3, S1_REG_0__3, U428_3, U449_3)
U490_3= OR(S1_REG_2__3, S1_REG_1__3, S1_REG_0__3)
U491_3= NAND(MUX_EN_REG_3, U489_3)
U492_3= NOT(U434_3)
U493_3= NOT(U443_3)
U494_3= NAND(LOAD_DATO_REG_3, U443_3)
U495_3= NAND(ITFC_STATE_REG_1__3, U425_3)
U496_3= NAND(SEND_REG_3, U495_3)
U497_3= NAND(ITFC_STATE_REG_0__3, U435_3)
U498_3= NOT(U439_3)
U499_3= NAND(MPX_REG_3, U439_3)
U500_3= OR(ITFC_STATE_REG_0__3, ITFC_STATE_REG_1__3)
U501_3= NAND(ITFC_STATE_REG_1__3, ITFC_STATE_REG_0__3, TX_END_REG_3)
U502_3= NAND(CONFIRM_REG_3, U500_3)
U503_3= NAND(U441_3, U437_3, S2_REG_1__3)
U504_3= NAND(SHOT_REG_3, U503_3)
U505_3= NAND(S2_REG_0__3, U436_3)
U506_3= NAND(U498_3, MPX_REG_3)
U507_3= NAND(RDY_REG_3, U506_3)
U508_3= NAND(DSR_3, TRE_REG_3)
U509_3= NAND(U379_3, CONTA_TMP_REG_2__3)
U510_3= NAND(CONTA_TMP_REG_3__3, U376_3)
U511_3= NAND(CANALE_REG_3__3, U443_3)
U512_3= NAND(U376_3, CONTA_TMP_REG_2__3)
U513_3= NAND(CANALE_REG_2__3, U443_3)
U514_3= NAND(U470_3, CONTA_TMP_REG_1__3)
U515_3= NAND(CANALE_REG_1__3, U443_3)
U516_3= NAND(CANALE_REG_0__3, U443_3)
U517_3= NAND(U379_3, CONTA_TMP_REG_2__3, U493_3)
U518_3= NAND(U493_3, U379_3)
U519_3= NAND(U518_3, CONTA_TMP_REG_2__3)
U520_3= NAND(U493_3, CONTA_TMP_REG_0__3)
U521_3= NAND(CONTA_TMP_REG_1__3, U520_3)
U522_3= NAND(CONTA_TMP_REG_0__3, U443_3)
U523_3= NAND(TX_END_REG_3, ITFC_STATE_REG_1__3)
U524_3= NAND(TX_END_REG_3, ITFC_STATE_REG_0__3)
U525_3= NAND(ITFC_STATE_REG_1__3, U524_3)
U526_3= NAND(SHOT_REG_3, U425_3)
U527_3= NOT(U465_3)
U528_3= NAND(U595_3, U594_3, U474_3)
U529_3= NAND(NEXT_BIT_REG_1__3, U423_3)
U530_3= OR(NEXT_BIT_REG_1__3, NEXT_BIT_REG_2__3)
U531_3= NAND(U530_3, U422_3)
U532_3= NAND(U447_3, U531_3)
U533_3= NAND(ADD_291_U21_3, U375_3)
U534_3= NAND(TX_CONTA_REG_9__3, U419_3)
U535_3= NAND(ADD_291_U22_3, U375_3)
U536_3= NAND(TX_CONTA_REG_8__3, U419_3)
U537_3= NAND(ADD_291_U23_3, U375_3)
U538_3= NAND(TX_CONTA_REG_7__3, U419_3)
U539_3= NAND(ADD_291_U24_3, U375_3)
U540_3= NAND(TX_CONTA_REG_6__3, U419_3)
U541_3= NAND(ADD_291_U25_3, U375_3)
U542_3= NAND(TX_CONTA_REG_5__3, U419_3)
U543_3= NAND(ADD_291_U26_3, U375_3)
U544_3= NAND(TX_CONTA_REG_4__3, U419_3)
U545_3= NAND(ADD_291_U27_3, U375_3)
U546_3= NAND(TX_CONTA_REG_3__3, U419_3)
U547_3= NAND(ADD_291_U28_3, U375_3)
U548_3= NAND(TX_CONTA_REG_2__3, U419_3)
U549_3= NAND(U378_3, OUT_REG_REG_6__3)
U550_3= NAND(U377_3, OUT_REG_REG_2__3)
U551_3= NAND(U473_3, U445_3)
U552_3= NAND(U471_3, OUT_REG_REG_4__3)
U553_3= NAND(NEXT_BIT_REG_3__3, OUT_REG_REG_0__3)
U554_3= NAND(U550_3, U549_3, U551_3, U553_3, U552_3)
U555_3= NAND(U378_3, OUT_REG_REG_7__3)
U556_3= NAND(U377_3, OUT_REG_REG_3__3)
U557_3= NAND(U471_3, OUT_REG_REG_5__3)
U558_3= NAND(NEXT_BIT_REG_3__3, OUT_REG_REG_1__3)
U559_3= NAND(U558_3, U557_3, U556_3, U555_3)
U560_3= NAND(CONFIRM_REG_3, U438_3)
U561_3= NAND(S1_REG_2__3, S1_REG_0__3)
U562_3= NAND(U431_3, U429_3)
U563_3= OR(EOC_3, S1_REG_1__3)
U564_3= NAND(U563_3, U562_3)
U565_3= NAND(U492_3, U429_3)
U566_3= NAND(SOC_REG_3, U434_3)
U567_3= NAND(ERROR_REG_3, U426_3)
U568_3= NAND(TRE_REG_3, LOAD_REG_3)
U569_3= NAND(U568_3, U567_3)
U570_3= NAND(SEND_REG_3, U508_3)
U571_3= NAND(U569_3, U432_3)
U572_3= NAND(ITFC_STATE_REG_1__3, U425_3)
U573_3= NAND(ITFC_STATE_REG_0__3, U523_3)
U574_3= NAND(OUT_REG_REG_7__3, U465_3)
U575_3= NAND(DATA_IN_7__3, U527_3)
U576_3= NAND(OUT_REG_REG_6__3, U465_3)
U577_3= NAND(DATA_IN_6__3, U527_3)
U578_3= NAND(OUT_REG_REG_5__3, U465_3)
U579_3= NAND(DATA_IN_5__3, U527_3)
U580_3= NAND(OUT_REG_REG_4__3, U465_3)
U581_3= NAND(DATA_IN_4__3, U527_3)
U582_3= NAND(OUT_REG_REG_3__3, U465_3)
U583_3= NAND(DATA_IN_3__3, U527_3)
U584_3= NAND(OUT_REG_REG_2__3, U465_3)
U585_3= NAND(DATA_IN_2__3, U527_3)
U586_3= NAND(OUT_REG_REG_1__3, U465_3)
U587_3= NAND(DATA_IN_1__3, U527_3)
U588_3= NAND(OUT_REG_REG_0__3, U465_3)
U589_3= NAND(DATA_IN_0__3, U527_3)
U590_3= NAND(NEXT_BIT_REG_3__3, U423_3)
U591_3= NAND(U377_3, U475_3)
U592_3= NAND(NEXT_BIT_REG_2__3, U423_3)
U593_3= NAND(U378_3, U475_3)
U594_3= NAND(NEXT_BIT_REG_0__3, U448_3)
U595_3= NAND(U424_3, U422_3)
U596_3= NAND(NEXT_BIT_REG_0__3, U421_3)
U597_3= NAND(U474_3, U532_3)
U598_3= NAND(NEXT_BIT_REG_0__3, U554_3)
U599_3= NAND(U559_3, U422_3)
U600_3= NAND(S2_REG_1__3, U560_3, U441_3)
U601_3= NAND(S2_REG_0__3, U436_3)
U602_3= NAND(S1_REG_2__3, U427_3)
U603_3= NAND(S1_REG_0__3, U564_3)
U604_3= NAND(EOC_3, S1_REG_2__3, U428_3)
U605_3= NAND(U429_3, U430_3, S1_REG_1__3)
GT_255_U7_3= AND(TX_CONTA_REG_3__3, GT_255_U9_3)
ADD_291_U5_3= NOT(TX_CONTA_REG_0__3)
ADD_291_U6_3= NOT(TX_CONTA_REG_1__3)
ADD_291_U7_3= NAND(TX_CONTA_REG_1__3, TX_CONTA_REG_0__3)
ADD_291_U8_3= NOT(TX_CONTA_REG_2__3)
ADD_291_U9_3= NAND(TX_CONTA_REG_2__3, ADD_291_U32_3)
ADD_291_U10_3= NOT(TX_CONTA_REG_3__3)
ADD_291_U11_3= NAND(TX_CONTA_REG_3__3, ADD_291_U33_3)
ADD_291_U12_3= NOT(TX_CONTA_REG_4__3)
ADD_291_U13_3= NAND(TX_CONTA_REG_4__3, ADD_291_U34_3)
ADD_291_U14_3= NOT(TX_CONTA_REG_5__3)
ADD_291_U15_3= NAND(TX_CONTA_REG_5__3, ADD_291_U35_3)
ADD_291_U16_3= NOT(TX_CONTA_REG_6__3)
ADD_291_U17_3= NAND(TX_CONTA_REG_6__3, ADD_291_U36_3)
ADD_291_U18_3= NOT(TX_CONTA_REG_7__3)
ADD_291_U19_3= NAND(TX_CONTA_REG_7__3, ADD_291_U37_3)
ADD_291_U20_3= NOT(TX_CONTA_REG_8__3)
ADD_291_U21_3= NAND(ADD_291_U41_3, ADD_291_U40_3)
ADD_291_U22_3= NAND(ADD_291_U43_3, ADD_291_U42_3)
ADD_291_U23_3= NAND(ADD_291_U45_3, ADD_291_U44_3)
ADD_291_U24_3= NAND(ADD_291_U47_3, ADD_291_U46_3)
ADD_291_U25_3= NAND(ADD_291_U49_3, ADD_291_U48_3)
ADD_291_U26_3= NAND(ADD_291_U51_3, ADD_291_U50_3)
ADD_291_U27_3= NAND(ADD_291_U53_3, ADD_291_U52_3)
ADD_291_U28_3= NAND(ADD_291_U55_3, ADD_291_U54_3)
ADD_291_U29_3= NAND(ADD_291_U57_3, ADD_291_U56_3)
ADD_291_U30_3= NOT(TX_CONTA_REG_9__3)
ADD_291_U31_3= NAND(TX_CONTA_REG_8__3, ADD_291_U38_3)
ADD_291_U32_3= NOT(ADD_291_U7_3)
ADD_291_U33_3= NOT(ADD_291_U9_3)
ADD_291_U34_3= NOT(ADD_291_U11_3)
ADD_291_U35_3= NOT(ADD_291_U13_3)
ADD_291_U36_3= NOT(ADD_291_U15_3)
ADD_291_U37_3= NOT(ADD_291_U17_3)
ADD_291_U38_3= NOT(ADD_291_U19_3)
ADD_291_U39_3= NOT(ADD_291_U31_3)
ADD_291_U40_3= NAND(TX_CONTA_REG_9__3, ADD_291_U31_3)
ADD_291_U41_3= NAND(ADD_291_U39_3, ADD_291_U30_3)
ADD_291_U42_3= NAND(TX_CONTA_REG_8__3, ADD_291_U19_3)
ADD_291_U43_3= NAND(ADD_291_U38_3, ADD_291_U20_3)
ADD_291_U44_3= NAND(TX_CONTA_REG_7__3, ADD_291_U17_3)
ADD_291_U45_3= NAND(ADD_291_U37_3, ADD_291_U18_3)
ADD_291_U46_3= NAND(TX_CONTA_REG_6__3, ADD_291_U15_3)
ADD_291_U47_3= NAND(ADD_291_U36_3, ADD_291_U16_3)
ADD_291_U48_3= NAND(TX_CONTA_REG_5__3, ADD_291_U13_3)
ADD_291_U49_3= NAND(ADD_291_U35_3, ADD_291_U14_3)
ADD_291_U50_3= NAND(TX_CONTA_REG_4__3, ADD_291_U11_3)
ADD_291_U51_3= NAND(ADD_291_U34_3, ADD_291_U12_3)
ADD_291_U52_3= NAND(TX_CONTA_REG_3__3, ADD_291_U9_3)
ADD_291_U53_3= NAND(ADD_291_U33_3, ADD_291_U10_3)
ADD_291_U54_3= NAND(TX_CONTA_REG_2__3, ADD_291_U7_3)
ADD_291_U55_3= NAND(ADD_291_U32_3, ADD_291_U8_3)
ADD_291_U56_3= NAND(TX_CONTA_REG_1__3, ADD_291_U5_3)
ADD_291_U57_3= NAND(TX_CONTA_REG_0__3, ADD_291_U6_3)
GT_255_U6_3= OR(TX_CONTA_REG_7__3, TX_CONTA_REG_9__3, TX_CONTA_REG_8__3, GT_255_U8_3)

##################################Unroll 4
CANALE_REG_3__5 = BUF(U416_4)
CANALE_REG_2__5 = BUF(U415_4)
CANALE_REG_1__5 = BUF(U414_4)
CANALE_REG_0__5 = BUF(U413_4)
CONTA_TMP_REG_3__5 = BUF(U417_4)
CONTA_TMP_REG_2__5 = BUF(U412_4)
CONTA_TMP_REG_1__5 = BUF(U411_4)
CONTA_TMP_REG_0__5 = BUF(U410_4)
ITFC_STATE_REG_1__5 = BUF(U452_4)
ITFC_STATE_REG_0__5 = BUF(U409_4)
OUT_REG_REG_7__5 = BUF(U453_4)
OUT_REG_REG_6__5 = BUF(U454_4)
OUT_REG_REG_5__5 = BUF(U455_4)
OUT_REG_REG_4__5 = BUF(U456_4)
OUT_REG_REG_3__5 = BUF(U457_4)
OUT_REG_REG_2__5 = BUF(U458_4)
OUT_REG_REG_1__5 = BUF(U459_4)
OUT_REG_REG_0__5 = BUF(U460_4)
NEXT_BIT_REG_3__5 = BUF(U461_4)
NEXT_BIT_REG_2__5 = BUF(U408_4)
NEXT_BIT_REG_1__5 = BUF(U407_4)
NEXT_BIT_REG_0__5 = BUF(U462_4)
TX_CONTA_REG_9__5 = BUF(U406_4)
TX_CONTA_REG_8__5 = BUF(U405_4)
TX_CONTA_REG_7__5 = BUF(U404_4)
TX_CONTA_REG_6__5 = BUF(U403_4)
TX_CONTA_REG_5__5 = BUF(U402_4)
TX_CONTA_REG_4__5 = BUF(U401_4)
TX_CONTA_REG_3__5 = BUF(U400_4)
TX_CONTA_REG_2__5 = BUF(U399_4)
TX_CONTA_REG_1__5 = BUF(U398_4)
TX_CONTA_REG_0__5 = BUF(U397_4)
LOAD_REG_5 = BUF(U396_4)
SEND_DATA_REG_5 = BUF(U395_4)
SEND_EN_REG_5 = BUF(U394_4)
MUX_EN_REG_5 = BUF(U393_4)
TRE_REG_5 = BUF(U392_4)
LOAD_DATO_REG_5 = BUF(U391_4)
SOC_REG_5 = BUF(U450_4)
SEND_REG_5 = BUF(U390_4)
MPX_REG_5 = BUF(U389_4)
CONFIRM_REG_5 = BUF(U388_4)
SHOT_REG_5 = BUF(U387_4)
ADD_MPX2_REG_5 = BUF(U386_4)
RDY_REG_5 = BUF(U385_4)
ERROR_REG_5 = BUF(U451_4)
S1_REG_2__5 = BUF(U383_4)
S1_REG_1__5 = BUF(U464_4)
S1_REG_0__5 = BUF(U384_4)
S2_REG_1__5 = BUF(U463_4)
S2_REG_0__5 = BUF(U382_4)
TX_END_REG_5 = BUF(U381_4)
DATA_OUT_REG_5 = BUF(U380_4)





GT_255_U10_4= OR(TX_CONTA_REG_4__4, GT_255_U7_4)
GT_255_U9_4= OR(TX_CONTA_REG_2__4, TX_CONTA_REG_0__4, TX_CONTA_REG_1__4)
GT_255_U8_4= AND(TX_CONTA_REG_5__4, TX_CONTA_REG_6__4, GT_255_U10_4)
U375_4= AND(SEND_EN_REG_4, U420_4)
U376_4= AND(U493_4, U509_4)
U377_4= AND(NEXT_BIT_REG_2__4, NEXT_BIT_REG_1__4)
U378_4= AND(NEXT_BIT_REG_1__4, U446_4)
U379_4= AND(CONTA_TMP_REG_1__4, CONTA_TMP_REG_0__4)
U380_4= NAND(U599_4, U598_4, U474_4)
U381_4= AND(U473_4, U445_4, U475_4)
U382_4= NAND(U439_4, U472_4)
U383_4= NAND(U434_4, U561_4)
U384_4= NAND(U605_4, U604_4, S1_REG_0__4)
U385_4= NAND(U472_4, U507_4)
U386_4= OR(U467_4, ADD_MPX2_REG_4)
U387_4= NAND(U505_4, U504_4)
U388_4= NAND(U502_4, U501_4)
U389_4= NAND(U466_4, U499_4)
U390_4= NAND(U497_4, U496_4)
U391_4= NAND(U489_4, U494_4)
U392_4= OR(TRE_REG_4, TX_END_REG_4, LOAD_REG_4)
U393_4= NAND(U491_4, U490_4)
U394_4= NAND(U488_4, U487_4)
U395_4= NAND(U486_4, U485_4)
U396_4= NAND(U482_4, U481_4)
U397_4= NAND(U479_4, U478_4)
U398_4= NAND(U477_4, U476_4)
U399_4= NAND(U548_4, U547_4)
U400_4= NAND(U546_4, U545_4)
U401_4= NAND(U544_4, U543_4)
U402_4= NAND(U542_4, U541_4)
U403_4= NAND(U540_4, U539_4)
U404_4= NAND(U538_4, U537_4)
U405_4= NAND(U536_4, U535_4)
U406_4= NAND(U534_4, U533_4)
U407_4= NAND(U529_4, U528_4)
U408_4= NAND(U593_4, U592_4, U448_4)
U409_4= NAND(U526_4, U525_4)
U410_4= NAND(U444_4, U522_4)
U411_4= NAND(U468_4, U521_4)
U412_4= NAND(U469_4, U519_4)
U413_4= NAND(U444_4, U516_4)
U414_4= NAND(U515_4, U468_4, U514_4)
U415_4= NAND(U512_4, U469_4, U513_4)
U416_4= NAND(U511_4, U510_4)
U417_4= AND(CONTA_TMP_REG_3__4, U517_4)
U418_4= NOT(CONTA_TMP_REG_0__4)
U419_4= NOT(SEND_EN_REG_4)
U420_4= NOT(GT_255_U6_4)
U421_4= NAND(GT_255_U6_4, SEND_EN_REG_4)
U422_4= NOT(NEXT_BIT_REG_0__4)
U423_4= NAND(NEXT_BIT_REG_0__4, U474_4)
U424_4= OR(NEXT_BIT_REG_3__4, NEXT_BIT_REG_2__4)
U425_4= NOT(ITFC_STATE_REG_0__4)
U426_4= NOT(LOAD_REG_4)
U427_4= NOT(S1_REG_0__4)
U428_4= NOT(S1_REG_1__4)
U429_4= NOT(S1_REG_2__4)
U430_4= NOT(RDY_REG_4)
U431_4= NAND(RDY_REG_4, S1_REG_1__4)
U432_4= NOT(SEND_REG_4)
U433_4= NOT(TRE_REG_4)
U434_4= NAND(S1_REG_1__4, U427_4)
U435_4= NOT(ITFC_STATE_REG_1__4)
U436_4= NOT(S2_REG_1__4)
U437_4= NOT(CONFIRM_REG_4)
U438_4= NOT(MPX_REG_4)
U439_4= NAND(S2_REG_1__4, U441_4, CONFIRM_REG_4)
U440_4= NOT(TX_END_REG_4)
U441_4= NOT(S2_REG_0__4)
U442_4= NOT(CONTA_TMP_REG_1__4)
U443_4= NAND(U492_4, S1_REG_2__4)
U444_4= NAND(U376_4, U418_4)
U445_4= NOT(NEXT_BIT_REG_1__4)
U446_4= NOT(NEXT_BIT_REG_2__4)
U447_4= NOT(NEXT_BIT_REG_3__4)
U448_4= NAND(NEXT_BIT_REG_2__4, U445_4)
U449_4= NOT(EOC_4)
U450_4= NAND(U566_4, U565_4)
U451_4= NAND(U571_4, U570_4)
U452_4= NAND(U573_4, U572_4)
U453_4= NAND(U575_4, U574_4)
U454_4= NAND(U577_4, U576_4)
U455_4= NAND(U579_4, U578_4)
U456_4= NAND(U581_4, U580_4)
U457_4= NAND(U583_4, U582_4)
U458_4= NAND(U585_4, U584_4)
U459_4= NAND(U587_4, U586_4)
U460_4= NAND(U589_4, U588_4)
U461_4= NAND(U591_4, U590_4)
U462_4= NAND(U597_4, U596_4)
U463_4= NAND(U601_4, U600_4)
U464_4= NAND(U603_4, U602_4)
U465_4= NAND(LOAD_REG_4, U433_4)
U466_4= NAND(U498_4, U438_4)
U467_4= NOT(U466_4)
U468_4= NAND(CONTA_TMP_REG_0__4, U442_4, U376_4)
U469_4= NAND(U376_4, U379_4)
U470_4= NOT(U444_4)
U471_4= NOT(U448_4)
U472_4= NAND(U441_4, U436_4, SEND_DATA_REG_4)
U473_4= NOT(U424_4)
U474_4= NOT(U421_4)
U475_4= NOT(U423_4)
U476_4= NAND(ADD_291_U29_4, U375_4)
U477_4= NAND(TX_CONTA_REG_1__4, U419_4)
U478_4= NAND(ADD_291_U5_4, U375_4)
U479_4= NAND(TX_CONTA_REG_0__4, U419_4)
U480_4= NAND(ITFC_STATE_REG_0__4, U435_4)
U481_4= NAND(U425_4, U435_4, SHOT_REG_4)
U482_4= NAND(LOAD_REG_4, U480_4)
U483_4= NOT(U431_4)
U484_4= NAND(U483_4, S1_REG_0__4)
U485_4= NAND(S1_REG_1__4, S1_REG_0__4, S1_REG_2__4)
U486_4= NAND(SEND_DATA_REG_4, U484_4)
U487_4= NAND(TRE_REG_4, SEND_REG_4, DSR_4)
U488_4= NAND(SEND_EN_REG_4, U440_4)
U489_4= NAND(S1_REG_2__4, S1_REG_0__4, U428_4, U449_4)
U490_4= OR(S1_REG_2__4, S1_REG_1__4, S1_REG_0__4)
U491_4= NAND(MUX_EN_REG_4, U489_4)
U492_4= NOT(U434_4)
U493_4= NOT(U443_4)
U494_4= NAND(LOAD_DATO_REG_4, U443_4)
U495_4= NAND(ITFC_STATE_REG_1__4, U425_4)
U496_4= NAND(SEND_REG_4, U495_4)
U497_4= NAND(ITFC_STATE_REG_0__4, U435_4)
U498_4= NOT(U439_4)
U499_4= NAND(MPX_REG_4, U439_4)
U500_4= OR(ITFC_STATE_REG_0__4, ITFC_STATE_REG_1__4)
U501_4= NAND(ITFC_STATE_REG_1__4, ITFC_STATE_REG_0__4, TX_END_REG_4)
U502_4= NAND(CONFIRM_REG_4, U500_4)
U503_4= NAND(U441_4, U437_4, S2_REG_1__4)
U504_4= NAND(SHOT_REG_4, U503_4)
U505_4= NAND(S2_REG_0__4, U436_4)
U506_4= NAND(U498_4, MPX_REG_4)
U507_4= NAND(RDY_REG_4, U506_4)
U508_4= NAND(DSR_4, TRE_REG_4)
U509_4= NAND(U379_4, CONTA_TMP_REG_2__4)
U510_4= NAND(CONTA_TMP_REG_3__4, U376_4)
U511_4= NAND(CANALE_REG_3__4, U443_4)
U512_4= NAND(U376_4, CONTA_TMP_REG_2__4)
U513_4= NAND(CANALE_REG_2__4, U443_4)
U514_4= NAND(U470_4, CONTA_TMP_REG_1__4)
U515_4= NAND(CANALE_REG_1__4, U443_4)
U516_4= NAND(CANALE_REG_0__4, U443_4)
U517_4= NAND(U379_4, CONTA_TMP_REG_2__4, U493_4)
U518_4= NAND(U493_4, U379_4)
U519_4= NAND(U518_4, CONTA_TMP_REG_2__4)
U520_4= NAND(U493_4, CONTA_TMP_REG_0__4)
U521_4= NAND(CONTA_TMP_REG_1__4, U520_4)
U522_4= NAND(CONTA_TMP_REG_0__4, U443_4)
U523_4= NAND(TX_END_REG_4, ITFC_STATE_REG_1__4)
U524_4= NAND(TX_END_REG_4, ITFC_STATE_REG_0__4)
U525_4= NAND(ITFC_STATE_REG_1__4, U524_4)
U526_4= NAND(SHOT_REG_4, U425_4)
U527_4= NOT(U465_4)
U528_4= NAND(U595_4, U594_4, U474_4)
U529_4= NAND(NEXT_BIT_REG_1__4, U423_4)
U530_4= OR(NEXT_BIT_REG_1__4, NEXT_BIT_REG_2__4)
U531_4= NAND(U530_4, U422_4)
U532_4= NAND(U447_4, U531_4)
U533_4= NAND(ADD_291_U21_4, U375_4)
U534_4= NAND(TX_CONTA_REG_9__4, U419_4)
U535_4= NAND(ADD_291_U22_4, U375_4)
U536_4= NAND(TX_CONTA_REG_8__4, U419_4)
U537_4= NAND(ADD_291_U23_4, U375_4)
U538_4= NAND(TX_CONTA_REG_7__4, U419_4)
U539_4= NAND(ADD_291_U24_4, U375_4)
U540_4= NAND(TX_CONTA_REG_6__4, U419_4)
U541_4= NAND(ADD_291_U25_4, U375_4)
U542_4= NAND(TX_CONTA_REG_5__4, U419_4)
U543_4= NAND(ADD_291_U26_4, U375_4)
U544_4= NAND(TX_CONTA_REG_4__4, U419_4)
U545_4= NAND(ADD_291_U27_4, U375_4)
U546_4= NAND(TX_CONTA_REG_3__4, U419_4)
U547_4= NAND(ADD_291_U28_4, U375_4)
U548_4= NAND(TX_CONTA_REG_2__4, U419_4)
U549_4= NAND(U378_4, OUT_REG_REG_6__4)
U550_4= NAND(U377_4, OUT_REG_REG_2__4)
U551_4= NAND(U473_4, U445_4)
U552_4= NAND(U471_4, OUT_REG_REG_4__4)
U553_4= NAND(NEXT_BIT_REG_3__4, OUT_REG_REG_0__4)
U554_4= NAND(U550_4, U549_4, U551_4, U553_4, U552_4)
U555_4= NAND(U378_4, OUT_REG_REG_7__4)
U556_4= NAND(U377_4, OUT_REG_REG_3__4)
U557_4= NAND(U471_4, OUT_REG_REG_5__4)
U558_4= NAND(NEXT_BIT_REG_3__4, OUT_REG_REG_1__4)
U559_4= NAND(U558_4, U557_4, U556_4, U555_4)
U560_4= NAND(CONFIRM_REG_4, U438_4)
U561_4= NAND(S1_REG_2__4, S1_REG_0__4)
U562_4= NAND(U431_4, U429_4)
U563_4= OR(EOC_4, S1_REG_1__4)
U564_4= NAND(U563_4, U562_4)
U565_4= NAND(U492_4, U429_4)
U566_4= NAND(SOC_REG_4, U434_4)
U567_4= NAND(ERROR_REG_4, U426_4)
U568_4= NAND(TRE_REG_4, LOAD_REG_4)
U569_4= NAND(U568_4, U567_4)
U570_4= NAND(SEND_REG_4, U508_4)
U571_4= NAND(U569_4, U432_4)
U572_4= NAND(ITFC_STATE_REG_1__4, U425_4)
U573_4= NAND(ITFC_STATE_REG_0__4, U523_4)
U574_4= NAND(OUT_REG_REG_7__4, U465_4)
U575_4= NAND(DATA_IN_7__4, U527_4)
U576_4= NAND(OUT_REG_REG_6__4, U465_4)
U577_4= NAND(DATA_IN_6__4, U527_4)
U578_4= NAND(OUT_REG_REG_5__4, U465_4)
U579_4= NAND(DATA_IN_5__4, U527_4)
U580_4= NAND(OUT_REG_REG_4__4, U465_4)
U581_4= NAND(DATA_IN_4__4, U527_4)
U582_4= NAND(OUT_REG_REG_3__4, U465_4)
U583_4= NAND(DATA_IN_3__4, U527_4)
U584_4= NAND(OUT_REG_REG_2__4, U465_4)
U585_4= NAND(DATA_IN_2__4, U527_4)
U586_4= NAND(OUT_REG_REG_1__4, U465_4)
U587_4= NAND(DATA_IN_1__4, U527_4)
U588_4= NAND(OUT_REG_REG_0__4, U465_4)
U589_4= NAND(DATA_IN_0__4, U527_4)
U590_4= NAND(NEXT_BIT_REG_3__4, U423_4)
U591_4= NAND(U377_4, U475_4)
U592_4= NAND(NEXT_BIT_REG_2__4, U423_4)
U593_4= NAND(U378_4, U475_4)
U594_4= NAND(NEXT_BIT_REG_0__4, U448_4)
U595_4= NAND(U424_4, U422_4)
U596_4= NAND(NEXT_BIT_REG_0__4, U421_4)
U597_4= NAND(U474_4, U532_4)
U598_4= NAND(NEXT_BIT_REG_0__4, U554_4)
U599_4= NAND(U559_4, U422_4)
U600_4= NAND(S2_REG_1__4, U560_4, U441_4)
U601_4= NAND(S2_REG_0__4, U436_4)
U602_4= NAND(S1_REG_2__4, U427_4)
U603_4= NAND(S1_REG_0__4, U564_4)
U604_4= NAND(EOC_4, S1_REG_2__4, U428_4)
U605_4= NAND(U429_4, U430_4, S1_REG_1__4)
GT_255_U7_4= AND(TX_CONTA_REG_3__4, GT_255_U9_4)
ADD_291_U5_4= NOT(TX_CONTA_REG_0__4)
ADD_291_U6_4= NOT(TX_CONTA_REG_1__4)
ADD_291_U7_4= NAND(TX_CONTA_REG_1__4, TX_CONTA_REG_0__4)
ADD_291_U8_4= NOT(TX_CONTA_REG_2__4)
ADD_291_U9_4= NAND(TX_CONTA_REG_2__4, ADD_291_U32_4)
ADD_291_U10_4= NOT(TX_CONTA_REG_3__4)
ADD_291_U11_4= NAND(TX_CONTA_REG_3__4, ADD_291_U33_4)
ADD_291_U12_4= NOT(TX_CONTA_REG_4__4)
ADD_291_U13_4= NAND(TX_CONTA_REG_4__4, ADD_291_U34_4)
ADD_291_U14_4= NOT(TX_CONTA_REG_5__4)
ADD_291_U15_4= NAND(TX_CONTA_REG_5__4, ADD_291_U35_4)
ADD_291_U16_4= NOT(TX_CONTA_REG_6__4)
ADD_291_U17_4= NAND(TX_CONTA_REG_6__4, ADD_291_U36_4)
ADD_291_U18_4= NOT(TX_CONTA_REG_7__4)
ADD_291_U19_4= NAND(TX_CONTA_REG_7__4, ADD_291_U37_4)
ADD_291_U20_4= NOT(TX_CONTA_REG_8__4)
ADD_291_U21_4= NAND(ADD_291_U41_4, ADD_291_U40_4)
ADD_291_U22_4= NAND(ADD_291_U43_4, ADD_291_U42_4)
ADD_291_U23_4= NAND(ADD_291_U45_4, ADD_291_U44_4)
ADD_291_U24_4= NAND(ADD_291_U47_4, ADD_291_U46_4)
ADD_291_U25_4= NAND(ADD_291_U49_4, ADD_291_U48_4)
ADD_291_U26_4= NAND(ADD_291_U51_4, ADD_291_U50_4)
ADD_291_U27_4= NAND(ADD_291_U53_4, ADD_291_U52_4)
ADD_291_U28_4= NAND(ADD_291_U55_4, ADD_291_U54_4)
ADD_291_U29_4= NAND(ADD_291_U57_4, ADD_291_U56_4)
ADD_291_U30_4= NOT(TX_CONTA_REG_9__4)
ADD_291_U31_4= NAND(TX_CONTA_REG_8__4, ADD_291_U38_4)
ADD_291_U32_4= NOT(ADD_291_U7_4)
ADD_291_U33_4= NOT(ADD_291_U9_4)
ADD_291_U34_4= NOT(ADD_291_U11_4)
ADD_291_U35_4= NOT(ADD_291_U13_4)
ADD_291_U36_4= NOT(ADD_291_U15_4)
ADD_291_U37_4= NOT(ADD_291_U17_4)
ADD_291_U38_4= NOT(ADD_291_U19_4)
ADD_291_U39_4= NOT(ADD_291_U31_4)
ADD_291_U40_4= NAND(TX_CONTA_REG_9__4, ADD_291_U31_4)
ADD_291_U41_4= NAND(ADD_291_U39_4, ADD_291_U30_4)
ADD_291_U42_4= NAND(TX_CONTA_REG_8__4, ADD_291_U19_4)
ADD_291_U43_4= NAND(ADD_291_U38_4, ADD_291_U20_4)
ADD_291_U44_4= NAND(TX_CONTA_REG_7__4, ADD_291_U17_4)
ADD_291_U45_4= NAND(ADD_291_U37_4, ADD_291_U18_4)
ADD_291_U46_4= NAND(TX_CONTA_REG_6__4, ADD_291_U15_4)
ADD_291_U47_4= NAND(ADD_291_U36_4, ADD_291_U16_4)
ADD_291_U48_4= NAND(TX_CONTA_REG_5__4, ADD_291_U13_4)
ADD_291_U49_4= NAND(ADD_291_U35_4, ADD_291_U14_4)
ADD_291_U50_4= NAND(TX_CONTA_REG_4__4, ADD_291_U11_4)
ADD_291_U51_4= NAND(ADD_291_U34_4, ADD_291_U12_4)
ADD_291_U52_4= NAND(TX_CONTA_REG_3__4, ADD_291_U9_4)
ADD_291_U53_4= NAND(ADD_291_U33_4, ADD_291_U10_4)
ADD_291_U54_4= NAND(TX_CONTA_REG_2__4, ADD_291_U7_4)
ADD_291_U55_4= NAND(ADD_291_U32_4, ADD_291_U8_4)
ADD_291_U56_4= NAND(TX_CONTA_REG_1__4, ADD_291_U5_4)
ADD_291_U57_4= NAND(TX_CONTA_REG_0__4, ADD_291_U6_4)
GT_255_U6_4= OR(TX_CONTA_REG_7__4, TX_CONTA_REG_9__4, TX_CONTA_REG_8__4, GT_255_U8_4)

##################################Unroll 5
CANALE_REG_3__6 = BUF(U416_5)
CANALE_REG_2__6 = BUF(U415_5)
CANALE_REG_1__6 = BUF(U414_5)
CANALE_REG_0__6 = BUF(U413_5)
CONTA_TMP_REG_3__6 = BUF(U417_5)
CONTA_TMP_REG_2__6 = BUF(U412_5)
CONTA_TMP_REG_1__6 = BUF(U411_5)
CONTA_TMP_REG_0__6 = BUF(U410_5)
ITFC_STATE_REG_1__6 = BUF(U452_5)
ITFC_STATE_REG_0__6 = BUF(U409_5)
OUT_REG_REG_7__6 = BUF(U453_5)
OUT_REG_REG_6__6 = BUF(U454_5)
OUT_REG_REG_5__6 = BUF(U455_5)
OUT_REG_REG_4__6 = BUF(U456_5)
OUT_REG_REG_3__6 = BUF(U457_5)
OUT_REG_REG_2__6 = BUF(U458_5)
OUT_REG_REG_1__6 = BUF(U459_5)
OUT_REG_REG_0__6 = BUF(U460_5)
NEXT_BIT_REG_3__6 = BUF(U461_5)
NEXT_BIT_REG_2__6 = BUF(U408_5)
NEXT_BIT_REG_1__6 = BUF(U407_5)
NEXT_BIT_REG_0__6 = BUF(U462_5)
TX_CONTA_REG_9__6 = BUF(U406_5)
TX_CONTA_REG_8__6 = BUF(U405_5)
TX_CONTA_REG_7__6 = BUF(U404_5)
TX_CONTA_REG_6__6 = BUF(U403_5)
TX_CONTA_REG_5__6 = BUF(U402_5)
TX_CONTA_REG_4__6 = BUF(U401_5)
TX_CONTA_REG_3__6 = BUF(U400_5)
TX_CONTA_REG_2__6 = BUF(U399_5)
TX_CONTA_REG_1__6 = BUF(U398_5)
TX_CONTA_REG_0__6 = BUF(U397_5)
LOAD_REG_6 = BUF(U396_5)
SEND_DATA_REG_6 = BUF(U395_5)
SEND_EN_REG_6 = BUF(U394_5)
MUX_EN_REG_6 = BUF(U393_5)
TRE_REG_6 = BUF(U392_5)
LOAD_DATO_REG_6 = BUF(U391_5)
SOC_REG_6 = BUF(U450_5)
SEND_REG_6 = BUF(U390_5)
MPX_REG_6 = BUF(U389_5)
CONFIRM_REG_6 = BUF(U388_5)
SHOT_REG_6 = BUF(U387_5)
ADD_MPX2_REG_6 = BUF(U386_5)
RDY_REG_6 = BUF(U385_5)
ERROR_REG_6 = BUF(U451_5)
S1_REG_2__6 = BUF(U383_5)
S1_REG_1__6 = BUF(U464_5)
S1_REG_0__6 = BUF(U384_5)
S2_REG_1__6 = BUF(U463_5)
S2_REG_0__6 = BUF(U382_5)
TX_END_REG_6 = BUF(U381_5)
DATA_OUT_REG_6 = BUF(U380_5)





GT_255_U10_5= OR(TX_CONTA_REG_4__5, GT_255_U7_5)
GT_255_U9_5= OR(TX_CONTA_REG_2__5, TX_CONTA_REG_0__5, TX_CONTA_REG_1__5)
GT_255_U8_5= AND(TX_CONTA_REG_5__5, TX_CONTA_REG_6__5, GT_255_U10_5)
U375_5= AND(SEND_EN_REG_5, U420_5)
U376_5= AND(U493_5, U509_5)
U377_5= AND(NEXT_BIT_REG_2__5, NEXT_BIT_REG_1__5)
U378_5= AND(NEXT_BIT_REG_1__5, U446_5)
U379_5= AND(CONTA_TMP_REG_1__5, CONTA_TMP_REG_0__5)
U380_5= NAND(U599_5, U598_5, U474_5)
U381_5= AND(U473_5, U445_5, U475_5)
U382_5= NAND(U439_5, U472_5)
U383_5= NAND(U434_5, U561_5)
U384_5= NAND(U605_5, U604_5, S1_REG_0__5)
U385_5= NAND(U472_5, U507_5)
U386_5= OR(U467_5, ADD_MPX2_REG_5)
U387_5= NAND(U505_5, U504_5)
U388_5= NAND(U502_5, U501_5)
U389_5= NAND(U466_5, U499_5)
U390_5= NAND(U497_5, U496_5)
U391_5= NAND(U489_5, U494_5)
U392_5= OR(TRE_REG_5, TX_END_REG_5, LOAD_REG_5)
U393_5= NAND(U491_5, U490_5)
U394_5= NAND(U488_5, U487_5)
U395_5= NAND(U486_5, U485_5)
U396_5= NAND(U482_5, U481_5)
U397_5= NAND(U479_5, U478_5)
U398_5= NAND(U477_5, U476_5)
U399_5= NAND(U548_5, U547_5)
U400_5= NAND(U546_5, U545_5)
U401_5= NAND(U544_5, U543_5)
U402_5= NAND(U542_5, U541_5)
U403_5= NAND(U540_5, U539_5)
U404_5= NAND(U538_5, U537_5)
U405_5= NAND(U536_5, U535_5)
U406_5= NAND(U534_5, U533_5)
U407_5= NAND(U529_5, U528_5)
U408_5= NAND(U593_5, U592_5, U448_5)
U409_5= NAND(U526_5, U525_5)
U410_5= NAND(U444_5, U522_5)
U411_5= NAND(U468_5, U521_5)
U412_5= NAND(U469_5, U519_5)
U413_5= NAND(U444_5, U516_5)
U414_5= NAND(U515_5, U468_5, U514_5)
U415_5= NAND(U512_5, U469_5, U513_5)
U416_5= NAND(U511_5, U510_5)
U417_5= AND(CONTA_TMP_REG_3__5, U517_5)
U418_5= NOT(CONTA_TMP_REG_0__5)
U419_5= NOT(SEND_EN_REG_5)
U420_5= NOT(GT_255_U6_5)
U421_5= NAND(GT_255_U6_5, SEND_EN_REG_5)
U422_5= NOT(NEXT_BIT_REG_0__5)
U423_5= NAND(NEXT_BIT_REG_0__5, U474_5)
U424_5= OR(NEXT_BIT_REG_3__5, NEXT_BIT_REG_2__5)
U425_5= NOT(ITFC_STATE_REG_0__5)
U426_5= NOT(LOAD_REG_5)
U427_5= NOT(S1_REG_0__5)
U428_5= NOT(S1_REG_1__5)
U429_5= NOT(S1_REG_2__5)
U430_5= NOT(RDY_REG_5)
U431_5= NAND(RDY_REG_5, S1_REG_1__5)
U432_5= NOT(SEND_REG_5)
U433_5= NOT(TRE_REG_5)
U434_5= NAND(S1_REG_1__5, U427_5)
U435_5= NOT(ITFC_STATE_REG_1__5)
U436_5= NOT(S2_REG_1__5)
U437_5= NOT(CONFIRM_REG_5)
U438_5= NOT(MPX_REG_5)
U439_5= NAND(S2_REG_1__5, U441_5, CONFIRM_REG_5)
U440_5= NOT(TX_END_REG_5)
U441_5= NOT(S2_REG_0__5)
U442_5= NOT(CONTA_TMP_REG_1__5)
U443_5= NAND(U492_5, S1_REG_2__5)
U444_5= NAND(U376_5, U418_5)
U445_5= NOT(NEXT_BIT_REG_1__5)
U446_5= NOT(NEXT_BIT_REG_2__5)
U447_5= NOT(NEXT_BIT_REG_3__5)
U448_5= NAND(NEXT_BIT_REG_2__5, U445_5)
U449_5= NOT(EOC_5)
U450_5= NAND(U566_5, U565_5)
U451_5= NAND(U571_5, U570_5)
U452_5= NAND(U573_5, U572_5)
U453_5= NAND(U575_5, U574_5)
U454_5= NAND(U577_5, U576_5)
U455_5= NAND(U579_5, U578_5)
U456_5= NAND(U581_5, U580_5)
U457_5= NAND(U583_5, U582_5)
U458_5= NAND(U585_5, U584_5)
U459_5= NAND(U587_5, U586_5)
U460_5= NAND(U589_5, U588_5)
U461_5= NAND(U591_5, U590_5)
U462_5= NAND(U597_5, U596_5)
U463_5= NAND(U601_5, U600_5)
U464_5= NAND(U603_5, U602_5)
U465_5= NAND(LOAD_REG_5, U433_5)
U466_5= NAND(U498_5, U438_5)
U467_5= NOT(U466_5)
U468_5= NAND(CONTA_TMP_REG_0__5, U442_5, U376_5)
U469_5= NAND(U376_5, U379_5)
U470_5= NOT(U444_5)
U471_5= NOT(U448_5)
U472_5= NAND(U441_5, U436_5, SEND_DATA_REG_5)
U473_5= NOT(U424_5)
U474_5= NOT(U421_5)
U475_5= NOT(U423_5)
U476_5= NAND(ADD_291_U29_5, U375_5)
U477_5= NAND(TX_CONTA_REG_1__5, U419_5)
U478_5= NAND(ADD_291_U5_5, U375_5)
U479_5= NAND(TX_CONTA_REG_0__5, U419_5)
U480_5= NAND(ITFC_STATE_REG_0__5, U435_5)
U481_5= NAND(U425_5, U435_5, SHOT_REG_5)
U482_5= NAND(LOAD_REG_5, U480_5)
U483_5= NOT(U431_5)
U484_5= NAND(U483_5, S1_REG_0__5)
U485_5= NAND(S1_REG_1__5, S1_REG_0__5, S1_REG_2__5)
U486_5= NAND(SEND_DATA_REG_5, U484_5)
U487_5= NAND(TRE_REG_5, SEND_REG_5, DSR_5)
U488_5= NAND(SEND_EN_REG_5, U440_5)
U489_5= NAND(S1_REG_2__5, S1_REG_0__5, U428_5, U449_5)
U490_5= OR(S1_REG_2__5, S1_REG_1__5, S1_REG_0__5)
U491_5= NAND(MUX_EN_REG_5, U489_5)
U492_5= NOT(U434_5)
U493_5= NOT(U443_5)
U494_5= NAND(LOAD_DATO_REG_5, U443_5)
U495_5= NAND(ITFC_STATE_REG_1__5, U425_5)
U496_5= NAND(SEND_REG_5, U495_5)
U497_5= NAND(ITFC_STATE_REG_0__5, U435_5)
U498_5= NOT(U439_5)
U499_5= NAND(MPX_REG_5, U439_5)
U500_5= OR(ITFC_STATE_REG_0__5, ITFC_STATE_REG_1__5)
U501_5= NAND(ITFC_STATE_REG_1__5, ITFC_STATE_REG_0__5, TX_END_REG_5)
U502_5= NAND(CONFIRM_REG_5, U500_5)
U503_5= NAND(U441_5, U437_5, S2_REG_1__5)
U504_5= NAND(SHOT_REG_5, U503_5)
U505_5= NAND(S2_REG_0__5, U436_5)
U506_5= NAND(U498_5, MPX_REG_5)
U507_5= NAND(RDY_REG_5, U506_5)
U508_5= NAND(DSR_5, TRE_REG_5)
U509_5= NAND(U379_5, CONTA_TMP_REG_2__5)
U510_5= NAND(CONTA_TMP_REG_3__5, U376_5)
U511_5= NAND(CANALE_REG_3__5, U443_5)
U512_5= NAND(U376_5, CONTA_TMP_REG_2__5)
U513_5= NAND(CANALE_REG_2__5, U443_5)
U514_5= NAND(U470_5, CONTA_TMP_REG_1__5)
U515_5= NAND(CANALE_REG_1__5, U443_5)
U516_5= NAND(CANALE_REG_0__5, U443_5)
U517_5= NAND(U379_5, CONTA_TMP_REG_2__5, U493_5)
U518_5= NAND(U493_5, U379_5)
U519_5= NAND(U518_5, CONTA_TMP_REG_2__5)
U520_5= NAND(U493_5, CONTA_TMP_REG_0__5)
U521_5= NAND(CONTA_TMP_REG_1__5, U520_5)
U522_5= NAND(CONTA_TMP_REG_0__5, U443_5)
U523_5= NAND(TX_END_REG_5, ITFC_STATE_REG_1__5)
U524_5= NAND(TX_END_REG_5, ITFC_STATE_REG_0__5)
U525_5= NAND(ITFC_STATE_REG_1__5, U524_5)
U526_5= NAND(SHOT_REG_5, U425_5)
U527_5= NOT(U465_5)
U528_5= NAND(U595_5, U594_5, U474_5)
U529_5= NAND(NEXT_BIT_REG_1__5, U423_5)
U530_5= OR(NEXT_BIT_REG_1__5, NEXT_BIT_REG_2__5)
U531_5= NAND(U530_5, U422_5)
U532_5= NAND(U447_5, U531_5)
U533_5= NAND(ADD_291_U21_5, U375_5)
U534_5= NAND(TX_CONTA_REG_9__5, U419_5)
U535_5= NAND(ADD_291_U22_5, U375_5)
U536_5= NAND(TX_CONTA_REG_8__5, U419_5)
U537_5= NAND(ADD_291_U23_5, U375_5)
U538_5= NAND(TX_CONTA_REG_7__5, U419_5)
U539_5= NAND(ADD_291_U24_5, U375_5)
U540_5= NAND(TX_CONTA_REG_6__5, U419_5)
U541_5= NAND(ADD_291_U25_5, U375_5)
U542_5= NAND(TX_CONTA_REG_5__5, U419_5)
U543_5= NAND(ADD_291_U26_5, U375_5)
U544_5= NAND(TX_CONTA_REG_4__5, U419_5)
U545_5= NAND(ADD_291_U27_5, U375_5)
U546_5= NAND(TX_CONTA_REG_3__5, U419_5)
U547_5= NAND(ADD_291_U28_5, U375_5)
U548_5= NAND(TX_CONTA_REG_2__5, U419_5)
U549_5= NAND(U378_5, OUT_REG_REG_6__5)
U550_5= NAND(U377_5, OUT_REG_REG_2__5)
U551_5= NAND(U473_5, U445_5)
U552_5= NAND(U471_5, OUT_REG_REG_4__5)
U553_5= NAND(NEXT_BIT_REG_3__5, OUT_REG_REG_0__5)
U554_5= NAND(U550_5, U549_5, U551_5, U553_5, U552_5)
U555_5= NAND(U378_5, OUT_REG_REG_7__5)
U556_5= NAND(U377_5, OUT_REG_REG_3__5)
U557_5= NAND(U471_5, OUT_REG_REG_5__5)
U558_5= NAND(NEXT_BIT_REG_3__5, OUT_REG_REG_1__5)
U559_5= NAND(U558_5, U557_5, U556_5, U555_5)
U560_5= NAND(CONFIRM_REG_5, U438_5)
U561_5= NAND(S1_REG_2__5, S1_REG_0__5)
U562_5= NAND(U431_5, U429_5)
U563_5= OR(EOC_5, S1_REG_1__5)
U564_5= NAND(U563_5, U562_5)
U565_5= NAND(U492_5, U429_5)
U566_5= NAND(SOC_REG_5, U434_5)
U567_5= NAND(ERROR_REG_5, U426_5)
U568_5= NAND(TRE_REG_5, LOAD_REG_5)
U569_5= NAND(U568_5, U567_5)
U570_5= NAND(SEND_REG_5, U508_5)
U571_5= NAND(U569_5, U432_5)
U572_5= NAND(ITFC_STATE_REG_1__5, U425_5)
U573_5= NAND(ITFC_STATE_REG_0__5, U523_5)
U574_5= NAND(OUT_REG_REG_7__5, U465_5)
U575_5= NAND(DATA_IN_7__5, U527_5)
U576_5= NAND(OUT_REG_REG_6__5, U465_5)
U577_5= NAND(DATA_IN_6__5, U527_5)
U578_5= NAND(OUT_REG_REG_5__5, U465_5)
U579_5= NAND(DATA_IN_5__5, U527_5)
U580_5= NAND(OUT_REG_REG_4__5, U465_5)
U581_5= NAND(DATA_IN_4__5, U527_5)
U582_5= NAND(OUT_REG_REG_3__5, U465_5)
U583_5= NAND(DATA_IN_3__5, U527_5)
U584_5= NAND(OUT_REG_REG_2__5, U465_5)
U585_5= NAND(DATA_IN_2__5, U527_5)
U586_5= NAND(OUT_REG_REG_1__5, U465_5)
U587_5= NAND(DATA_IN_1__5, U527_5)
U588_5= NAND(OUT_REG_REG_0__5, U465_5)
U589_5= NAND(DATA_IN_0__5, U527_5)
U590_5= NAND(NEXT_BIT_REG_3__5, U423_5)
U591_5= NAND(U377_5, U475_5)
U592_5= NAND(NEXT_BIT_REG_2__5, U423_5)
U593_5= NAND(U378_5, U475_5)
U594_5= NAND(NEXT_BIT_REG_0__5, U448_5)
U595_5= NAND(U424_5, U422_5)
U596_5= NAND(NEXT_BIT_REG_0__5, U421_5)
U597_5= NAND(U474_5, U532_5)
U598_5= NAND(NEXT_BIT_REG_0__5, U554_5)
U599_5= NAND(U559_5, U422_5)
U600_5= NAND(S2_REG_1__5, U560_5, U441_5)
U601_5= NAND(S2_REG_0__5, U436_5)
U602_5= NAND(S1_REG_2__5, U427_5)
U603_5= NAND(S1_REG_0__5, U564_5)
U604_5= NAND(EOC_5, S1_REG_2__5, U428_5)
U605_5= NAND(U429_5, U430_5, S1_REG_1__5)
GT_255_U7_5= AND(TX_CONTA_REG_3__5, GT_255_U9_5)
ADD_291_U5_5= NOT(TX_CONTA_REG_0__5)
ADD_291_U6_5= NOT(TX_CONTA_REG_1__5)
ADD_291_U7_5= NAND(TX_CONTA_REG_1__5, TX_CONTA_REG_0__5)
ADD_291_U8_5= NOT(TX_CONTA_REG_2__5)
ADD_291_U9_5= NAND(TX_CONTA_REG_2__5, ADD_291_U32_5)
ADD_291_U10_5= NOT(TX_CONTA_REG_3__5)
ADD_291_U11_5= NAND(TX_CONTA_REG_3__5, ADD_291_U33_5)
ADD_291_U12_5= NOT(TX_CONTA_REG_4__5)
ADD_291_U13_5= NAND(TX_CONTA_REG_4__5, ADD_291_U34_5)
ADD_291_U14_5= NOT(TX_CONTA_REG_5__5)
ADD_291_U15_5= NAND(TX_CONTA_REG_5__5, ADD_291_U35_5)
ADD_291_U16_5= NOT(TX_CONTA_REG_6__5)
ADD_291_U17_5= NAND(TX_CONTA_REG_6__5, ADD_291_U36_5)
ADD_291_U18_5= NOT(TX_CONTA_REG_7__5)
ADD_291_U19_5= NAND(TX_CONTA_REG_7__5, ADD_291_U37_5)
ADD_291_U20_5= NOT(TX_CONTA_REG_8__5)
ADD_291_U21_5= NAND(ADD_291_U41_5, ADD_291_U40_5)
ADD_291_U22_5= NAND(ADD_291_U43_5, ADD_291_U42_5)
ADD_291_U23_5= NAND(ADD_291_U45_5, ADD_291_U44_5)
ADD_291_U24_5= NAND(ADD_291_U47_5, ADD_291_U46_5)
ADD_291_U25_5= NAND(ADD_291_U49_5, ADD_291_U48_5)
ADD_291_U26_5= NAND(ADD_291_U51_5, ADD_291_U50_5)
ADD_291_U27_5= NAND(ADD_291_U53_5, ADD_291_U52_5)
ADD_291_U28_5= NAND(ADD_291_U55_5, ADD_291_U54_5)
ADD_291_U29_5= NAND(ADD_291_U57_5, ADD_291_U56_5)
ADD_291_U30_5= NOT(TX_CONTA_REG_9__5)
ADD_291_U31_5= NAND(TX_CONTA_REG_8__5, ADD_291_U38_5)
ADD_291_U32_5= NOT(ADD_291_U7_5)
ADD_291_U33_5= NOT(ADD_291_U9_5)
ADD_291_U34_5= NOT(ADD_291_U11_5)
ADD_291_U35_5= NOT(ADD_291_U13_5)
ADD_291_U36_5= NOT(ADD_291_U15_5)
ADD_291_U37_5= NOT(ADD_291_U17_5)
ADD_291_U38_5= NOT(ADD_291_U19_5)
ADD_291_U39_5= NOT(ADD_291_U31_5)
ADD_291_U40_5= NAND(TX_CONTA_REG_9__5, ADD_291_U31_5)
ADD_291_U41_5= NAND(ADD_291_U39_5, ADD_291_U30_5)
ADD_291_U42_5= NAND(TX_CONTA_REG_8__5, ADD_291_U19_5)
ADD_291_U43_5= NAND(ADD_291_U38_5, ADD_291_U20_5)
ADD_291_U44_5= NAND(TX_CONTA_REG_7__5, ADD_291_U17_5)
ADD_291_U45_5= NAND(ADD_291_U37_5, ADD_291_U18_5)
ADD_291_U46_5= NAND(TX_CONTA_REG_6__5, ADD_291_U15_5)
ADD_291_U47_5= NAND(ADD_291_U36_5, ADD_291_U16_5)
ADD_291_U48_5= NAND(TX_CONTA_REG_5__5, ADD_291_U13_5)
ADD_291_U49_5= NAND(ADD_291_U35_5, ADD_291_U14_5)
ADD_291_U50_5= NAND(TX_CONTA_REG_4__5, ADD_291_U11_5)
ADD_291_U51_5= NAND(ADD_291_U34_5, ADD_291_U12_5)
ADD_291_U52_5= NAND(TX_CONTA_REG_3__5, ADD_291_U9_5)
ADD_291_U53_5= NAND(ADD_291_U33_5, ADD_291_U10_5)
ADD_291_U54_5= NAND(TX_CONTA_REG_2__5, ADD_291_U7_5)
ADD_291_U55_5= NAND(ADD_291_U32_5, ADD_291_U8_5)
ADD_291_U56_5= NAND(TX_CONTA_REG_1__5, ADD_291_U5_5)
ADD_291_U57_5= NAND(TX_CONTA_REG_0__5, ADD_291_U6_5)
GT_255_U6_5= OR(TX_CONTA_REG_7__5, TX_CONTA_REG_9__5, TX_CONTA_REG_8__5, GT_255_U8_5)

##################################Unroll 6
CANALE_REG_3__7 = BUF(U416_6)
CANALE_REG_2__7 = BUF(U415_6)
CANALE_REG_1__7 = BUF(U414_6)
CANALE_REG_0__7 = BUF(U413_6)
CONTA_TMP_REG_3__7 = BUF(U417_6)
CONTA_TMP_REG_2__7 = BUF(U412_6)
CONTA_TMP_REG_1__7 = BUF(U411_6)
CONTA_TMP_REG_0__7 = BUF(U410_6)
ITFC_STATE_REG_1__7 = BUF(U452_6)
ITFC_STATE_REG_0__7 = BUF(U409_6)
OUT_REG_REG_7__7 = BUF(U453_6)
OUT_REG_REG_6__7 = BUF(U454_6)
OUT_REG_REG_5__7 = BUF(U455_6)
OUT_REG_REG_4__7 = BUF(U456_6)
OUT_REG_REG_3__7 = BUF(U457_6)
OUT_REG_REG_2__7 = BUF(U458_6)
OUT_REG_REG_1__7 = BUF(U459_6)
OUT_REG_REG_0__7 = BUF(U460_6)
NEXT_BIT_REG_3__7 = BUF(U461_6)
NEXT_BIT_REG_2__7 = BUF(U408_6)
NEXT_BIT_REG_1__7 = BUF(U407_6)
NEXT_BIT_REG_0__7 = BUF(U462_6)
TX_CONTA_REG_9__7 = BUF(U406_6)
TX_CONTA_REG_8__7 = BUF(U405_6)
TX_CONTA_REG_7__7 = BUF(U404_6)
TX_CONTA_REG_6__7 = BUF(U403_6)
TX_CONTA_REG_5__7 = BUF(U402_6)
TX_CONTA_REG_4__7 = BUF(U401_6)
TX_CONTA_REG_3__7 = BUF(U400_6)
TX_CONTA_REG_2__7 = BUF(U399_6)
TX_CONTA_REG_1__7 = BUF(U398_6)
TX_CONTA_REG_0__7 = BUF(U397_6)
LOAD_REG_7 = BUF(U396_6)
SEND_DATA_REG_7 = BUF(U395_6)
SEND_EN_REG_7 = BUF(U394_6)
MUX_EN_REG_7 = BUF(U393_6)
TRE_REG_7 = BUF(U392_6)
LOAD_DATO_REG_7 = BUF(U391_6)
SOC_REG_7 = BUF(U450_6)
SEND_REG_7 = BUF(U390_6)
MPX_REG_7 = BUF(U389_6)
CONFIRM_REG_7 = BUF(U388_6)
SHOT_REG_7 = BUF(U387_6)
ADD_MPX2_REG_7 = BUF(U386_6)
RDY_REG_7 = BUF(U385_6)
ERROR_REG_7 = BUF(U451_6)
S1_REG_2__7 = BUF(U383_6)
S1_REG_1__7 = BUF(U464_6)
S1_REG_0__7 = BUF(U384_6)
S2_REG_1__7 = BUF(U463_6)
S2_REG_0__7 = BUF(U382_6)
TX_END_REG_7 = BUF(U381_6)
DATA_OUT_REG_7 = BUF(U380_6)





GT_255_U10_6= OR(TX_CONTA_REG_4__6, GT_255_U7_6)
GT_255_U9_6= OR(TX_CONTA_REG_2__6, TX_CONTA_REG_0__6, TX_CONTA_REG_1__6)
GT_255_U8_6= AND(TX_CONTA_REG_5__6, TX_CONTA_REG_6__6, GT_255_U10_6)
U375_6= AND(SEND_EN_REG_6, U420_6)
U376_6= AND(U493_6, U509_6)
U377_6= AND(NEXT_BIT_REG_2__6, NEXT_BIT_REG_1__6)
U378_6= AND(NEXT_BIT_REG_1__6, U446_6)
U379_6= AND(CONTA_TMP_REG_1__6, CONTA_TMP_REG_0__6)
U380_6= NAND(U599_6, U598_6, U474_6)
U381_6= AND(U473_6, U445_6, U475_6)
U382_6= NAND(U439_6, U472_6)
U383_6= NAND(U434_6, U561_6)
U384_6= NAND(U605_6, U604_6, S1_REG_0__6)
U385_6= NAND(U472_6, U507_6)
U386_6= OR(U467_6, ADD_MPX2_REG_6)
U387_6= NAND(U505_6, U504_6)
U388_6= NAND(U502_6, U501_6)
U389_6= NAND(U466_6, U499_6)
U390_6= NAND(U497_6, U496_6)
U391_6= NAND(U489_6, U494_6)
U392_6= OR(TRE_REG_6, TX_END_REG_6, LOAD_REG_6)
U393_6= NAND(U491_6, U490_6)
U394_6= NAND(U488_6, U487_6)
U395_6= NAND(U486_6, U485_6)
U396_6= NAND(U482_6, U481_6)
U397_6= NAND(U479_6, U478_6)
U398_6= NAND(U477_6, U476_6)
U399_6= NAND(U548_6, U547_6)
U400_6= NAND(U546_6, U545_6)
U401_6= NAND(U544_6, U543_6)
U402_6= NAND(U542_6, U541_6)
U403_6= NAND(U540_6, U539_6)
U404_6= NAND(U538_6, U537_6)
U405_6= NAND(U536_6, U535_6)
U406_6= NAND(U534_6, U533_6)
U407_6= NAND(U529_6, U528_6)
U408_6= NAND(U593_6, U592_6, U448_6)
U409_6= NAND(U526_6, U525_6)
U410_6= NAND(U444_6, U522_6)
U411_6= NAND(U468_6, U521_6)
U412_6= NAND(U469_6, U519_6)
U413_6= NAND(U444_6, U516_6)
U414_6= NAND(U515_6, U468_6, U514_6)
U415_6= NAND(U512_6, U469_6, U513_6)
U416_6= NAND(U511_6, U510_6)
U417_6= AND(CONTA_TMP_REG_3__6, U517_6)
U418_6= NOT(CONTA_TMP_REG_0__6)
U419_6= NOT(SEND_EN_REG_6)
U420_6= NOT(GT_255_U6_6)
U421_6= NAND(GT_255_U6_6, SEND_EN_REG_6)
U422_6= NOT(NEXT_BIT_REG_0__6)
U423_6= NAND(NEXT_BIT_REG_0__6, U474_6)
U424_6= OR(NEXT_BIT_REG_3__6, NEXT_BIT_REG_2__6)
U425_6= NOT(ITFC_STATE_REG_0__6)
U426_6= NOT(LOAD_REG_6)
U427_6= NOT(S1_REG_0__6)
U428_6= NOT(S1_REG_1__6)
U429_6= NOT(S1_REG_2__6)
U430_6= NOT(RDY_REG_6)
U431_6= NAND(RDY_REG_6, S1_REG_1__6)
U432_6= NOT(SEND_REG_6)
U433_6= NOT(TRE_REG_6)
U434_6= NAND(S1_REG_1__6, U427_6)
U435_6= NOT(ITFC_STATE_REG_1__6)
U436_6= NOT(S2_REG_1__6)
U437_6= NOT(CONFIRM_REG_6)
U438_6= NOT(MPX_REG_6)
U439_6= NAND(S2_REG_1__6, U441_6, CONFIRM_REG_6)
U440_6= NOT(TX_END_REG_6)
U441_6= NOT(S2_REG_0__6)
U442_6= NOT(CONTA_TMP_REG_1__6)
U443_6= NAND(U492_6, S1_REG_2__6)
U444_6= NAND(U376_6, U418_6)
U445_6= NOT(NEXT_BIT_REG_1__6)
U446_6= NOT(NEXT_BIT_REG_2__6)
U447_6= NOT(NEXT_BIT_REG_3__6)
U448_6= NAND(NEXT_BIT_REG_2__6, U445_6)
U449_6= NOT(EOC_6)
U450_6= NAND(U566_6, U565_6)
U451_6= NAND(U571_6, U570_6)
U452_6= NAND(U573_6, U572_6)
U453_6= NAND(U575_6, U574_6)
U454_6= NAND(U577_6, U576_6)
U455_6= NAND(U579_6, U578_6)
U456_6= NAND(U581_6, U580_6)
U457_6= NAND(U583_6, U582_6)
U458_6= NAND(U585_6, U584_6)
U459_6= NAND(U587_6, U586_6)
U460_6= NAND(U589_6, U588_6)
U461_6= NAND(U591_6, U590_6)
U462_6= NAND(U597_6, U596_6)
U463_6= NAND(U601_6, U600_6)
U464_6= NAND(U603_6, U602_6)
U465_6= NAND(LOAD_REG_6, U433_6)
U466_6= NAND(U498_6, U438_6)
U467_6= NOT(U466_6)
U468_6= NAND(CONTA_TMP_REG_0__6, U442_6, U376_6)
U469_6= NAND(U376_6, U379_6)
U470_6= NOT(U444_6)
U471_6= NOT(U448_6)
U472_6= NAND(U441_6, U436_6, SEND_DATA_REG_6)
U473_6= NOT(U424_6)
U474_6= NOT(U421_6)
U475_6= NOT(U423_6)
U476_6= NAND(ADD_291_U29_6, U375_6)
U477_6= NAND(TX_CONTA_REG_1__6, U419_6)
U478_6= NAND(ADD_291_U5_6, U375_6)
U479_6= NAND(TX_CONTA_REG_0__6, U419_6)
U480_6= NAND(ITFC_STATE_REG_0__6, U435_6)
U481_6= NAND(U425_6, U435_6, SHOT_REG_6)
U482_6= NAND(LOAD_REG_6, U480_6)
U483_6= NOT(U431_6)
U484_6= NAND(U483_6, S1_REG_0__6)
U485_6= NAND(S1_REG_1__6, S1_REG_0__6, S1_REG_2__6)
U486_6= NAND(SEND_DATA_REG_6, U484_6)
U487_6= NAND(TRE_REG_6, SEND_REG_6, DSR_6)
U488_6= NAND(SEND_EN_REG_6, U440_6)
U489_6= NAND(S1_REG_2__6, S1_REG_0__6, U428_6, U449_6)
U490_6= OR(S1_REG_2__6, S1_REG_1__6, S1_REG_0__6)
U491_6= NAND(MUX_EN_REG_6, U489_6)
U492_6= NOT(U434_6)
U493_6= NOT(U443_6)
U494_6= NAND(LOAD_DATO_REG_6, U443_6)
U495_6= NAND(ITFC_STATE_REG_1__6, U425_6)
U496_6= NAND(SEND_REG_6, U495_6)
U497_6= NAND(ITFC_STATE_REG_0__6, U435_6)
U498_6= NOT(U439_6)
U499_6= NAND(MPX_REG_6, U439_6)
U500_6= OR(ITFC_STATE_REG_0__6, ITFC_STATE_REG_1__6)
U501_6= NAND(ITFC_STATE_REG_1__6, ITFC_STATE_REG_0__6, TX_END_REG_6)
U502_6= NAND(CONFIRM_REG_6, U500_6)
U503_6= NAND(U441_6, U437_6, S2_REG_1__6)
U504_6= NAND(SHOT_REG_6, U503_6)
U505_6= NAND(S2_REG_0__6, U436_6)
U506_6= NAND(U498_6, MPX_REG_6)
U507_6= NAND(RDY_REG_6, U506_6)
U508_6= NAND(DSR_6, TRE_REG_6)
U509_6= NAND(U379_6, CONTA_TMP_REG_2__6)
U510_6= NAND(CONTA_TMP_REG_3__6, U376_6)
U511_6= NAND(CANALE_REG_3__6, U443_6)
U512_6= NAND(U376_6, CONTA_TMP_REG_2__6)
U513_6= NAND(CANALE_REG_2__6, U443_6)
U514_6= NAND(U470_6, CONTA_TMP_REG_1__6)
U515_6= NAND(CANALE_REG_1__6, U443_6)
U516_6= NAND(CANALE_REG_0__6, U443_6)
U517_6= NAND(U379_6, CONTA_TMP_REG_2__6, U493_6)
U518_6= NAND(U493_6, U379_6)
U519_6= NAND(U518_6, CONTA_TMP_REG_2__6)
U520_6= NAND(U493_6, CONTA_TMP_REG_0__6)
U521_6= NAND(CONTA_TMP_REG_1__6, U520_6)
U522_6= NAND(CONTA_TMP_REG_0__6, U443_6)
U523_6= NAND(TX_END_REG_6, ITFC_STATE_REG_1__6)
U524_6= NAND(TX_END_REG_6, ITFC_STATE_REG_0__6)
U525_6= NAND(ITFC_STATE_REG_1__6, U524_6)
U526_6= NAND(SHOT_REG_6, U425_6)
U527_6= NOT(U465_6)
U528_6= NAND(U595_6, U594_6, U474_6)
U529_6= NAND(NEXT_BIT_REG_1__6, U423_6)
U530_6= OR(NEXT_BIT_REG_1__6, NEXT_BIT_REG_2__6)
U531_6= NAND(U530_6, U422_6)
U532_6= NAND(U447_6, U531_6)
U533_6= NAND(ADD_291_U21_6, U375_6)
U534_6= NAND(TX_CONTA_REG_9__6, U419_6)
U535_6= NAND(ADD_291_U22_6, U375_6)
U536_6= NAND(TX_CONTA_REG_8__6, U419_6)
U537_6= NAND(ADD_291_U23_6, U375_6)
U538_6= NAND(TX_CONTA_REG_7__6, U419_6)
U539_6= NAND(ADD_291_U24_6, U375_6)
U540_6= NAND(TX_CONTA_REG_6__6, U419_6)
U541_6= NAND(ADD_291_U25_6, U375_6)
U542_6= NAND(TX_CONTA_REG_5__6, U419_6)
U543_6= NAND(ADD_291_U26_6, U375_6)
U544_6= NAND(TX_CONTA_REG_4__6, U419_6)
U545_6= NAND(ADD_291_U27_6, U375_6)
U546_6= NAND(TX_CONTA_REG_3__6, U419_6)
U547_6= NAND(ADD_291_U28_6, U375_6)
U548_6= NAND(TX_CONTA_REG_2__6, U419_6)
U549_6= NAND(U378_6, OUT_REG_REG_6__6)
U550_6= NAND(U377_6, OUT_REG_REG_2__6)
U551_6= NAND(U473_6, U445_6)
U552_6= NAND(U471_6, OUT_REG_REG_4__6)
U553_6= NAND(NEXT_BIT_REG_3__6, OUT_REG_REG_0__6)
U554_6= NAND(U550_6, U549_6, U551_6, U553_6, U552_6)
U555_6= NAND(U378_6, OUT_REG_REG_7__6)
U556_6= NAND(U377_6, OUT_REG_REG_3__6)
U557_6= NAND(U471_6, OUT_REG_REG_5__6)
U558_6= NAND(NEXT_BIT_REG_3__6, OUT_REG_REG_1__6)
U559_6= NAND(U558_6, U557_6, U556_6, U555_6)
U560_6= NAND(CONFIRM_REG_6, U438_6)
U561_6= NAND(S1_REG_2__6, S1_REG_0__6)
U562_6= NAND(U431_6, U429_6)
U563_6= OR(EOC_6, S1_REG_1__6)
U564_6= NAND(U563_6, U562_6)
U565_6= NAND(U492_6, U429_6)
U566_6= NAND(SOC_REG_6, U434_6)
U567_6= NAND(ERROR_REG_6, U426_6)
U568_6= NAND(TRE_REG_6, LOAD_REG_6)
U569_6= NAND(U568_6, U567_6)
U570_6= NAND(SEND_REG_6, U508_6)
U571_6= NAND(U569_6, U432_6)
U572_6= NAND(ITFC_STATE_REG_1__6, U425_6)
U573_6= NAND(ITFC_STATE_REG_0__6, U523_6)
U574_6= NAND(OUT_REG_REG_7__6, U465_6)
U575_6= NAND(DATA_IN_7__6, U527_6)
U576_6= NAND(OUT_REG_REG_6__6, U465_6)
U577_6= NAND(DATA_IN_6__6, U527_6)
U578_6= NAND(OUT_REG_REG_5__6, U465_6)
U579_6= NAND(DATA_IN_5__6, U527_6)
U580_6= NAND(OUT_REG_REG_4__6, U465_6)
U581_6= NAND(DATA_IN_4__6, U527_6)
U582_6= NAND(OUT_REG_REG_3__6, U465_6)
U583_6= NAND(DATA_IN_3__6, U527_6)
U584_6= NAND(OUT_REG_REG_2__6, U465_6)
U585_6= NAND(DATA_IN_2__6, U527_6)
U586_6= NAND(OUT_REG_REG_1__6, U465_6)
U587_6= NAND(DATA_IN_1__6, U527_6)
U588_6= NAND(OUT_REG_REG_0__6, U465_6)
U589_6= NAND(DATA_IN_0__6, U527_6)
U590_6= NAND(NEXT_BIT_REG_3__6, U423_6)
U591_6= NAND(U377_6, U475_6)
U592_6= NAND(NEXT_BIT_REG_2__6, U423_6)
U593_6= NAND(U378_6, U475_6)
U594_6= NAND(NEXT_BIT_REG_0__6, U448_6)
U595_6= NAND(U424_6, U422_6)
U596_6= NAND(NEXT_BIT_REG_0__6, U421_6)
U597_6= NAND(U474_6, U532_6)
U598_6= NAND(NEXT_BIT_REG_0__6, U554_6)
U599_6= NAND(U559_6, U422_6)
U600_6= NAND(S2_REG_1__6, U560_6, U441_6)
U601_6= NAND(S2_REG_0__6, U436_6)
U602_6= NAND(S1_REG_2__6, U427_6)
U603_6= NAND(S1_REG_0__6, U564_6)
U604_6= NAND(EOC_6, S1_REG_2__6, U428_6)
U605_6= NAND(U429_6, U430_6, S1_REG_1__6)
GT_255_U7_6= AND(TX_CONTA_REG_3__6, GT_255_U9_6)
ADD_291_U5_6= NOT(TX_CONTA_REG_0__6)
ADD_291_U6_6= NOT(TX_CONTA_REG_1__6)
ADD_291_U7_6= NAND(TX_CONTA_REG_1__6, TX_CONTA_REG_0__6)
ADD_291_U8_6= NOT(TX_CONTA_REG_2__6)
ADD_291_U9_6= NAND(TX_CONTA_REG_2__6, ADD_291_U32_6)
ADD_291_U10_6= NOT(TX_CONTA_REG_3__6)
ADD_291_U11_6= NAND(TX_CONTA_REG_3__6, ADD_291_U33_6)
ADD_291_U12_6= NOT(TX_CONTA_REG_4__6)
ADD_291_U13_6= NAND(TX_CONTA_REG_4__6, ADD_291_U34_6)
ADD_291_U14_6= NOT(TX_CONTA_REG_5__6)
ADD_291_U15_6= NAND(TX_CONTA_REG_5__6, ADD_291_U35_6)
ADD_291_U16_6= NOT(TX_CONTA_REG_6__6)
ADD_291_U17_6= NAND(TX_CONTA_REG_6__6, ADD_291_U36_6)
ADD_291_U18_6= NOT(TX_CONTA_REG_7__6)
ADD_291_U19_6= NAND(TX_CONTA_REG_7__6, ADD_291_U37_6)
ADD_291_U20_6= NOT(TX_CONTA_REG_8__6)
ADD_291_U21_6= NAND(ADD_291_U41_6, ADD_291_U40_6)
ADD_291_U22_6= NAND(ADD_291_U43_6, ADD_291_U42_6)
ADD_291_U23_6= NAND(ADD_291_U45_6, ADD_291_U44_6)
ADD_291_U24_6= NAND(ADD_291_U47_6, ADD_291_U46_6)
ADD_291_U25_6= NAND(ADD_291_U49_6, ADD_291_U48_6)
ADD_291_U26_6= NAND(ADD_291_U51_6, ADD_291_U50_6)
ADD_291_U27_6= NAND(ADD_291_U53_6, ADD_291_U52_6)
ADD_291_U28_6= NAND(ADD_291_U55_6, ADD_291_U54_6)
ADD_291_U29_6= NAND(ADD_291_U57_6, ADD_291_U56_6)
ADD_291_U30_6= NOT(TX_CONTA_REG_9__6)
ADD_291_U31_6= NAND(TX_CONTA_REG_8__6, ADD_291_U38_6)
ADD_291_U32_6= NOT(ADD_291_U7_6)
ADD_291_U33_6= NOT(ADD_291_U9_6)
ADD_291_U34_6= NOT(ADD_291_U11_6)
ADD_291_U35_6= NOT(ADD_291_U13_6)
ADD_291_U36_6= NOT(ADD_291_U15_6)
ADD_291_U37_6= NOT(ADD_291_U17_6)
ADD_291_U38_6= NOT(ADD_291_U19_6)
ADD_291_U39_6= NOT(ADD_291_U31_6)
ADD_291_U40_6= NAND(TX_CONTA_REG_9__6, ADD_291_U31_6)
ADD_291_U41_6= NAND(ADD_291_U39_6, ADD_291_U30_6)
ADD_291_U42_6= NAND(TX_CONTA_REG_8__6, ADD_291_U19_6)
ADD_291_U43_6= NAND(ADD_291_U38_6, ADD_291_U20_6)
ADD_291_U44_6= NAND(TX_CONTA_REG_7__6, ADD_291_U17_6)
ADD_291_U45_6= NAND(ADD_291_U37_6, ADD_291_U18_6)
ADD_291_U46_6= NAND(TX_CONTA_REG_6__6, ADD_291_U15_6)
ADD_291_U47_6= NAND(ADD_291_U36_6, ADD_291_U16_6)
ADD_291_U48_6= NAND(TX_CONTA_REG_5__6, ADD_291_U13_6)
ADD_291_U49_6= NAND(ADD_291_U35_6, ADD_291_U14_6)
ADD_291_U50_6= NAND(TX_CONTA_REG_4__6, ADD_291_U11_6)
ADD_291_U51_6= NAND(ADD_291_U34_6, ADD_291_U12_6)
ADD_291_U52_6= NAND(TX_CONTA_REG_3__6, ADD_291_U9_6)
ADD_291_U53_6= NAND(ADD_291_U33_6, ADD_291_U10_6)
ADD_291_U54_6= NAND(TX_CONTA_REG_2__6, ADD_291_U7_6)
ADD_291_U55_6= NAND(ADD_291_U32_6, ADD_291_U8_6)
ADD_291_U56_6= NAND(TX_CONTA_REG_1__6, ADD_291_U5_6)
ADD_291_U57_6= NAND(TX_CONTA_REG_0__6, ADD_291_U6_6)
GT_255_U6_6= OR(TX_CONTA_REG_7__6, TX_CONTA_REG_9__6, TX_CONTA_REG_8__6, GT_255_U8_6)

##################################Unroll 7
CANALE_REG_3__8 = BUF(U416_7)
CANALE_REG_2__8 = BUF(U415_7)
CANALE_REG_1__8 = BUF(U414_7)
CANALE_REG_0__8 = BUF(U413_7)
CONTA_TMP_REG_3__8 = BUF(U417_7)
CONTA_TMP_REG_2__8 = BUF(U412_7)
CONTA_TMP_REG_1__8 = BUF(U411_7)
CONTA_TMP_REG_0__8 = BUF(U410_7)
ITFC_STATE_REG_1__8 = BUF(U452_7)
ITFC_STATE_REG_0__8 = BUF(U409_7)
OUT_REG_REG_7__8 = BUF(U453_7)
OUT_REG_REG_6__8 = BUF(U454_7)
OUT_REG_REG_5__8 = BUF(U455_7)
OUT_REG_REG_4__8 = BUF(U456_7)
OUT_REG_REG_3__8 = BUF(U457_7)
OUT_REG_REG_2__8 = BUF(U458_7)
OUT_REG_REG_1__8 = BUF(U459_7)
OUT_REG_REG_0__8 = BUF(U460_7)
NEXT_BIT_REG_3__8 = BUF(U461_7)
NEXT_BIT_REG_2__8 = BUF(U408_7)
NEXT_BIT_REG_1__8 = BUF(U407_7)
NEXT_BIT_REG_0__8 = BUF(U462_7)
TX_CONTA_REG_9__8 = BUF(U406_7)
TX_CONTA_REG_8__8 = BUF(U405_7)
TX_CONTA_REG_7__8 = BUF(U404_7)
TX_CONTA_REG_6__8 = BUF(U403_7)
TX_CONTA_REG_5__8 = BUF(U402_7)
TX_CONTA_REG_4__8 = BUF(U401_7)
TX_CONTA_REG_3__8 = BUF(U400_7)
TX_CONTA_REG_2__8 = BUF(U399_7)
TX_CONTA_REG_1__8 = BUF(U398_7)
TX_CONTA_REG_0__8 = BUF(U397_7)
LOAD_REG_8 = BUF(U396_7)
SEND_DATA_REG_8 = BUF(U395_7)
SEND_EN_REG_8 = BUF(U394_7)
MUX_EN_REG_8 = BUF(U393_7)
TRE_REG_8 = BUF(U392_7)
LOAD_DATO_REG_8 = BUF(U391_7)
SOC_REG_8 = BUF(U450_7)
SEND_REG_8 = BUF(U390_7)
MPX_REG_8 = BUF(U389_7)
CONFIRM_REG_8 = BUF(U388_7)
SHOT_REG_8 = BUF(U387_7)
ADD_MPX2_REG_8 = BUF(U386_7)
RDY_REG_8 = BUF(U385_7)
ERROR_REG_8 = BUF(U451_7)
S1_REG_2__8 = BUF(U383_7)
S1_REG_1__8 = BUF(U464_7)
S1_REG_0__8 = BUF(U384_7)
S2_REG_1__8 = BUF(U463_7)
S2_REG_0__8 = BUF(U382_7)
TX_END_REG_8 = BUF(U381_7)
DATA_OUT_REG_8 = BUF(U380_7)





GT_255_U10_7= OR(TX_CONTA_REG_4__7, GT_255_U7_7)
GT_255_U9_7= OR(TX_CONTA_REG_2__7, TX_CONTA_REG_0__7, TX_CONTA_REG_1__7)
GT_255_U8_7= AND(TX_CONTA_REG_5__7, TX_CONTA_REG_6__7, GT_255_U10_7)
U375_7= AND(SEND_EN_REG_7, U420_7)
U376_7= AND(U493_7, U509_7)
U377_7= AND(NEXT_BIT_REG_2__7, NEXT_BIT_REG_1__7)
U378_7= AND(NEXT_BIT_REG_1__7, U446_7)
U379_7= AND(CONTA_TMP_REG_1__7, CONTA_TMP_REG_0__7)
U380_7= NAND(U599_7, U598_7, U474_7)
U381_7= AND(U473_7, U445_7, U475_7)
U382_7= NAND(U439_7, U472_7)
U383_7= NAND(U434_7, U561_7)
U384_7= NAND(U605_7, U604_7, S1_REG_0__7)
U385_7= NAND(U472_7, U507_7)
U386_7= OR(U467_7, ADD_MPX2_REG_7)
U387_7= NAND(U505_7, U504_7)
U388_7= NAND(U502_7, U501_7)
U389_7= NAND(U466_7, U499_7)
U390_7= NAND(U497_7, U496_7)
U391_7= NAND(U489_7, U494_7)
U392_7= OR(TRE_REG_7, TX_END_REG_7, LOAD_REG_7)
U393_7= NAND(U491_7, U490_7)
U394_7= NAND(U488_7, U487_7)
U395_7= NAND(U486_7, U485_7)
U396_7= NAND(U482_7, U481_7)
U397_7= NAND(U479_7, U478_7)
U398_7= NAND(U477_7, U476_7)
U399_7= NAND(U548_7, U547_7)
U400_7= NAND(U546_7, U545_7)
U401_7= NAND(U544_7, U543_7)
U402_7= NAND(U542_7, U541_7)
U403_7= NAND(U540_7, U539_7)
U404_7= NAND(U538_7, U537_7)
U405_7= NAND(U536_7, U535_7)
U406_7= NAND(U534_7, U533_7)
U407_7= NAND(U529_7, U528_7)
U408_7= NAND(U593_7, U592_7, U448_7)
U409_7= NAND(U526_7, U525_7)
U410_7= NAND(U444_7, U522_7)
U411_7= NAND(U468_7, U521_7)
U412_7= NAND(U469_7, U519_7)
U413_7= NAND(U444_7, U516_7)
U414_7= NAND(U515_7, U468_7, U514_7)
U415_7= NAND(U512_7, U469_7, U513_7)
U416_7= NAND(U511_7, U510_7)
U417_7= AND(CONTA_TMP_REG_3__7, U517_7)
U418_7= NOT(CONTA_TMP_REG_0__7)
U419_7= NOT(SEND_EN_REG_7)
U420_7= NOT(GT_255_U6_7)
U421_7= NAND(GT_255_U6_7, SEND_EN_REG_7)
U422_7= NOT(NEXT_BIT_REG_0__7)
U423_7= NAND(NEXT_BIT_REG_0__7, U474_7)
U424_7= OR(NEXT_BIT_REG_3__7, NEXT_BIT_REG_2__7)
U425_7= NOT(ITFC_STATE_REG_0__7)
U426_7= NOT(LOAD_REG_7)
U427_7= NOT(S1_REG_0__7)
U428_7= NOT(S1_REG_1__7)
U429_7= NOT(S1_REG_2__7)
U430_7= NOT(RDY_REG_7)
U431_7= NAND(RDY_REG_7, S1_REG_1__7)
U432_7= NOT(SEND_REG_7)
U433_7= NOT(TRE_REG_7)
U434_7= NAND(S1_REG_1__7, U427_7)
U435_7= NOT(ITFC_STATE_REG_1__7)
U436_7= NOT(S2_REG_1__7)
U437_7= NOT(CONFIRM_REG_7)
U438_7= NOT(MPX_REG_7)
U439_7= NAND(S2_REG_1__7, U441_7, CONFIRM_REG_7)
U440_7= NOT(TX_END_REG_7)
U441_7= NOT(S2_REG_0__7)
U442_7= NOT(CONTA_TMP_REG_1__7)
U443_7= NAND(U492_7, S1_REG_2__7)
U444_7= NAND(U376_7, U418_7)
U445_7= NOT(NEXT_BIT_REG_1__7)
U446_7= NOT(NEXT_BIT_REG_2__7)
U447_7= NOT(NEXT_BIT_REG_3__7)
U448_7= NAND(NEXT_BIT_REG_2__7, U445_7)
U449_7= NOT(EOC_7)
U450_7= NAND(U566_7, U565_7)
U451_7= NAND(U571_7, U570_7)
U452_7= NAND(U573_7, U572_7)
U453_7= NAND(U575_7, U574_7)
U454_7= NAND(U577_7, U576_7)
U455_7= NAND(U579_7, U578_7)
U456_7= NAND(U581_7, U580_7)
U457_7= NAND(U583_7, U582_7)
U458_7= NAND(U585_7, U584_7)
U459_7= NAND(U587_7, U586_7)
U460_7= NAND(U589_7, U588_7)
U461_7= NAND(U591_7, U590_7)
U462_7= NAND(U597_7, U596_7)
U463_7= NAND(U601_7, U600_7)
U464_7= NAND(U603_7, U602_7)
U465_7= NAND(LOAD_REG_7, U433_7)
U466_7= NAND(U498_7, U438_7)
U467_7= NOT(U466_7)
U468_7= NAND(CONTA_TMP_REG_0__7, U442_7, U376_7)
U469_7= NAND(U376_7, U379_7)
U470_7= NOT(U444_7)
U471_7= NOT(U448_7)
U472_7= NAND(U441_7, U436_7, SEND_DATA_REG_7)
U473_7= NOT(U424_7)
U474_7= NOT(U421_7)
U475_7= NOT(U423_7)
U476_7= NAND(ADD_291_U29_7, U375_7)
U477_7= NAND(TX_CONTA_REG_1__7, U419_7)
U478_7= NAND(ADD_291_U5_7, U375_7)
U479_7= NAND(TX_CONTA_REG_0__7, U419_7)
U480_7= NAND(ITFC_STATE_REG_0__7, U435_7)
U481_7= NAND(U425_7, U435_7, SHOT_REG_7)
U482_7= NAND(LOAD_REG_7, U480_7)
U483_7= NOT(U431_7)
U484_7= NAND(U483_7, S1_REG_0__7)
U485_7= NAND(S1_REG_1__7, S1_REG_0__7, S1_REG_2__7)
U486_7= NAND(SEND_DATA_REG_7, U484_7)
U487_7= NAND(TRE_REG_7, SEND_REG_7, DSR_7)
U488_7= NAND(SEND_EN_REG_7, U440_7)
U489_7= NAND(S1_REG_2__7, S1_REG_0__7, U428_7, U449_7)
U490_7= OR(S1_REG_2__7, S1_REG_1__7, S1_REG_0__7)
U491_7= NAND(MUX_EN_REG_7, U489_7)
U492_7= NOT(U434_7)
U493_7= NOT(U443_7)
U494_7= NAND(LOAD_DATO_REG_7, U443_7)
U495_7= NAND(ITFC_STATE_REG_1__7, U425_7)
U496_7= NAND(SEND_REG_7, U495_7)
U497_7= NAND(ITFC_STATE_REG_0__7, U435_7)
U498_7= NOT(U439_7)
U499_7= NAND(MPX_REG_7, U439_7)
U500_7= OR(ITFC_STATE_REG_0__7, ITFC_STATE_REG_1__7)
U501_7= NAND(ITFC_STATE_REG_1__7, ITFC_STATE_REG_0__7, TX_END_REG_7)
U502_7= NAND(CONFIRM_REG_7, U500_7)
U503_7= NAND(U441_7, U437_7, S2_REG_1__7)
U504_7= NAND(SHOT_REG_7, U503_7)
U505_7= NAND(S2_REG_0__7, U436_7)
U506_7= NAND(U498_7, MPX_REG_7)
U507_7= NAND(RDY_REG_7, U506_7)
U508_7= NAND(DSR_7, TRE_REG_7)
U509_7= NAND(U379_7, CONTA_TMP_REG_2__7)
U510_7= NAND(CONTA_TMP_REG_3__7, U376_7)
U511_7= NAND(CANALE_REG_3__7, U443_7)
U512_7= NAND(U376_7, CONTA_TMP_REG_2__7)
U513_7= NAND(CANALE_REG_2__7, U443_7)
U514_7= NAND(U470_7, CONTA_TMP_REG_1__7)
U515_7= NAND(CANALE_REG_1__7, U443_7)
U516_7= NAND(CANALE_REG_0__7, U443_7)
U517_7= NAND(U379_7, CONTA_TMP_REG_2__7, U493_7)
U518_7= NAND(U493_7, U379_7)
U519_7= NAND(U518_7, CONTA_TMP_REG_2__7)
U520_7= NAND(U493_7, CONTA_TMP_REG_0__7)
U521_7= NAND(CONTA_TMP_REG_1__7, U520_7)
U522_7= NAND(CONTA_TMP_REG_0__7, U443_7)
U523_7= NAND(TX_END_REG_7, ITFC_STATE_REG_1__7)
U524_7= NAND(TX_END_REG_7, ITFC_STATE_REG_0__7)
U525_7= NAND(ITFC_STATE_REG_1__7, U524_7)
U526_7= NAND(SHOT_REG_7, U425_7)
U527_7= NOT(U465_7)
U528_7= NAND(U595_7, U594_7, U474_7)
U529_7= NAND(NEXT_BIT_REG_1__7, U423_7)
U530_7= OR(NEXT_BIT_REG_1__7, NEXT_BIT_REG_2__7)
U531_7= NAND(U530_7, U422_7)
U532_7= NAND(U447_7, U531_7)
U533_7= NAND(ADD_291_U21_7, U375_7)
U534_7= NAND(TX_CONTA_REG_9__7, U419_7)
U535_7= NAND(ADD_291_U22_7, U375_7)
U536_7= NAND(TX_CONTA_REG_8__7, U419_7)
U537_7= NAND(ADD_291_U23_7, U375_7)
U538_7= NAND(TX_CONTA_REG_7__7, U419_7)
U539_7= NAND(ADD_291_U24_7, U375_7)
U540_7= NAND(TX_CONTA_REG_6__7, U419_7)
U541_7= NAND(ADD_291_U25_7, U375_7)
U542_7= NAND(TX_CONTA_REG_5__7, U419_7)
U543_7= NAND(ADD_291_U26_7, U375_7)
U544_7= NAND(TX_CONTA_REG_4__7, U419_7)
U545_7= NAND(ADD_291_U27_7, U375_7)
U546_7= NAND(TX_CONTA_REG_3__7, U419_7)
U547_7= NAND(ADD_291_U28_7, U375_7)
U548_7= NAND(TX_CONTA_REG_2__7, U419_7)
U549_7= NAND(U378_7, OUT_REG_REG_6__7)
U550_7= NAND(U377_7, OUT_REG_REG_2__7)
U551_7= NAND(U473_7, U445_7)
U552_7= NAND(U471_7, OUT_REG_REG_4__7)
U553_7= NAND(NEXT_BIT_REG_3__7, OUT_REG_REG_0__7)
U554_7= NAND(U550_7, U549_7, U551_7, U553_7, U552_7)
U555_7= NAND(U378_7, OUT_REG_REG_7__7)
U556_7= NAND(U377_7, OUT_REG_REG_3__7)
U557_7= NAND(U471_7, OUT_REG_REG_5__7)
U558_7= NAND(NEXT_BIT_REG_3__7, OUT_REG_REG_1__7)
U559_7= NAND(U558_7, U557_7, U556_7, U555_7)
U560_7= NAND(CONFIRM_REG_7, U438_7)
U561_7= NAND(S1_REG_2__7, S1_REG_0__7)
U562_7= NAND(U431_7, U429_7)
U563_7= OR(EOC_7, S1_REG_1__7)
U564_7= NAND(U563_7, U562_7)
U565_7= NAND(U492_7, U429_7)
U566_7= NAND(SOC_REG_7, U434_7)
U567_7= NAND(ERROR_REG_7, U426_7)
U568_7= NAND(TRE_REG_7, LOAD_REG_7)
U569_7= NAND(U568_7, U567_7)
U570_7= NAND(SEND_REG_7, U508_7)
U571_7= NAND(U569_7, U432_7)
U572_7= NAND(ITFC_STATE_REG_1__7, U425_7)
U573_7= NAND(ITFC_STATE_REG_0__7, U523_7)
U574_7= NAND(OUT_REG_REG_7__7, U465_7)
U575_7= NAND(DATA_IN_7__7, U527_7)
U576_7= NAND(OUT_REG_REG_6__7, U465_7)
U577_7= NAND(DATA_IN_6__7, U527_7)
U578_7= NAND(OUT_REG_REG_5__7, U465_7)
U579_7= NAND(DATA_IN_5__7, U527_7)
U580_7= NAND(OUT_REG_REG_4__7, U465_7)
U581_7= NAND(DATA_IN_4__7, U527_7)
U582_7= NAND(OUT_REG_REG_3__7, U465_7)
U583_7= NAND(DATA_IN_3__7, U527_7)
U584_7= NAND(OUT_REG_REG_2__7, U465_7)
U585_7= NAND(DATA_IN_2__7, U527_7)
U586_7= NAND(OUT_REG_REG_1__7, U465_7)
U587_7= NAND(DATA_IN_1__7, U527_7)
U588_7= NAND(OUT_REG_REG_0__7, U465_7)
U589_7= NAND(DATA_IN_0__7, U527_7)
U590_7= NAND(NEXT_BIT_REG_3__7, U423_7)
U591_7= NAND(U377_7, U475_7)
U592_7= NAND(NEXT_BIT_REG_2__7, U423_7)
U593_7= NAND(U378_7, U475_7)
U594_7= NAND(NEXT_BIT_REG_0__7, U448_7)
U595_7= NAND(U424_7, U422_7)
U596_7= NAND(NEXT_BIT_REG_0__7, U421_7)
U597_7= NAND(U474_7, U532_7)
U598_7= NAND(NEXT_BIT_REG_0__7, U554_7)
U599_7= NAND(U559_7, U422_7)
U600_7= NAND(S2_REG_1__7, U560_7, U441_7)
U601_7= NAND(S2_REG_0__7, U436_7)
U602_7= NAND(S1_REG_2__7, U427_7)
U603_7= NAND(S1_REG_0__7, U564_7)
U604_7= NAND(EOC_7, S1_REG_2__7, U428_7)
U605_7= NAND(U429_7, U430_7, S1_REG_1__7)
GT_255_U7_7= AND(TX_CONTA_REG_3__7, GT_255_U9_7)
ADD_291_U5_7= NOT(TX_CONTA_REG_0__7)
ADD_291_U6_7= NOT(TX_CONTA_REG_1__7)
ADD_291_U7_7= NAND(TX_CONTA_REG_1__7, TX_CONTA_REG_0__7)
ADD_291_U8_7= NOT(TX_CONTA_REG_2__7)
ADD_291_U9_7= NAND(TX_CONTA_REG_2__7, ADD_291_U32_7)
ADD_291_U10_7= NOT(TX_CONTA_REG_3__7)
ADD_291_U11_7= NAND(TX_CONTA_REG_3__7, ADD_291_U33_7)
ADD_291_U12_7= NOT(TX_CONTA_REG_4__7)
ADD_291_U13_7= NAND(TX_CONTA_REG_4__7, ADD_291_U34_7)
ADD_291_U14_7= NOT(TX_CONTA_REG_5__7)
ADD_291_U15_7= NAND(TX_CONTA_REG_5__7, ADD_291_U35_7)
ADD_291_U16_7= NOT(TX_CONTA_REG_6__7)
ADD_291_U17_7= NAND(TX_CONTA_REG_6__7, ADD_291_U36_7)
ADD_291_U18_7= NOT(TX_CONTA_REG_7__7)
ADD_291_U19_7= NAND(TX_CONTA_REG_7__7, ADD_291_U37_7)
ADD_291_U20_7= NOT(TX_CONTA_REG_8__7)
ADD_291_U21_7= NAND(ADD_291_U41_7, ADD_291_U40_7)
ADD_291_U22_7= NAND(ADD_291_U43_7, ADD_291_U42_7)
ADD_291_U23_7= NAND(ADD_291_U45_7, ADD_291_U44_7)
ADD_291_U24_7= NAND(ADD_291_U47_7, ADD_291_U46_7)
ADD_291_U25_7= NAND(ADD_291_U49_7, ADD_291_U48_7)
ADD_291_U26_7= NAND(ADD_291_U51_7, ADD_291_U50_7)
ADD_291_U27_7= NAND(ADD_291_U53_7, ADD_291_U52_7)
ADD_291_U28_7= NAND(ADD_291_U55_7, ADD_291_U54_7)
ADD_291_U29_7= NAND(ADD_291_U57_7, ADD_291_U56_7)
ADD_291_U30_7= NOT(TX_CONTA_REG_9__7)
ADD_291_U31_7= NAND(TX_CONTA_REG_8__7, ADD_291_U38_7)
ADD_291_U32_7= NOT(ADD_291_U7_7)
ADD_291_U33_7= NOT(ADD_291_U9_7)
ADD_291_U34_7= NOT(ADD_291_U11_7)
ADD_291_U35_7= NOT(ADD_291_U13_7)
ADD_291_U36_7= NOT(ADD_291_U15_7)
ADD_291_U37_7= NOT(ADD_291_U17_7)
ADD_291_U38_7= NOT(ADD_291_U19_7)
ADD_291_U39_7= NOT(ADD_291_U31_7)
ADD_291_U40_7= NAND(TX_CONTA_REG_9__7, ADD_291_U31_7)
ADD_291_U41_7= NAND(ADD_291_U39_7, ADD_291_U30_7)
ADD_291_U42_7= NAND(TX_CONTA_REG_8__7, ADD_291_U19_7)
ADD_291_U43_7= NAND(ADD_291_U38_7, ADD_291_U20_7)
ADD_291_U44_7= NAND(TX_CONTA_REG_7__7, ADD_291_U17_7)
ADD_291_U45_7= NAND(ADD_291_U37_7, ADD_291_U18_7)
ADD_291_U46_7= NAND(TX_CONTA_REG_6__7, ADD_291_U15_7)
ADD_291_U47_7= NAND(ADD_291_U36_7, ADD_291_U16_7)
ADD_291_U48_7= NAND(TX_CONTA_REG_5__7, ADD_291_U13_7)
ADD_291_U49_7= NAND(ADD_291_U35_7, ADD_291_U14_7)
ADD_291_U50_7= NAND(TX_CONTA_REG_4__7, ADD_291_U11_7)
ADD_291_U51_7= NAND(ADD_291_U34_7, ADD_291_U12_7)
ADD_291_U52_7= NAND(TX_CONTA_REG_3__7, ADD_291_U9_7)
ADD_291_U53_7= NAND(ADD_291_U33_7, ADD_291_U10_7)
ADD_291_U54_7= NAND(TX_CONTA_REG_2__7, ADD_291_U7_7)
ADD_291_U55_7= NAND(ADD_291_U32_7, ADD_291_U8_7)
ADD_291_U56_7= NAND(TX_CONTA_REG_1__7, ADD_291_U5_7)
ADD_291_U57_7= NAND(TX_CONTA_REG_0__7, ADD_291_U6_7)
GT_255_U6_7= OR(TX_CONTA_REG_7__7, TX_CONTA_REG_9__7, TX_CONTA_REG_8__7, GT_255_U8_7)

##################################Unroll 8
CANALE_REG_3__9 = BUF(U416_8)
CANALE_REG_2__9 = BUF(U415_8)
CANALE_REG_1__9 = BUF(U414_8)
CANALE_REG_0__9 = BUF(U413_8)
CONTA_TMP_REG_3__9 = BUF(U417_8)
CONTA_TMP_REG_2__9 = BUF(U412_8)
CONTA_TMP_REG_1__9 = BUF(U411_8)
CONTA_TMP_REG_0__9 = BUF(U410_8)
ITFC_STATE_REG_1__9 = BUF(U452_8)
ITFC_STATE_REG_0__9 = BUF(U409_8)
OUT_REG_REG_7__9 = BUF(U453_8)
OUT_REG_REG_6__9 = BUF(U454_8)
OUT_REG_REG_5__9 = BUF(U455_8)
OUT_REG_REG_4__9 = BUF(U456_8)
OUT_REG_REG_3__9 = BUF(U457_8)
OUT_REG_REG_2__9 = BUF(U458_8)
OUT_REG_REG_1__9 = BUF(U459_8)
OUT_REG_REG_0__9 = BUF(U460_8)
NEXT_BIT_REG_3__9 = BUF(U461_8)
NEXT_BIT_REG_2__9 = BUF(U408_8)
NEXT_BIT_REG_1__9 = BUF(U407_8)
NEXT_BIT_REG_0__9 = BUF(U462_8)
TX_CONTA_REG_9__9 = BUF(U406_8)
TX_CONTA_REG_8__9 = BUF(U405_8)
TX_CONTA_REG_7__9 = BUF(U404_8)
TX_CONTA_REG_6__9 = BUF(U403_8)
TX_CONTA_REG_5__9 = BUF(U402_8)
TX_CONTA_REG_4__9 = BUF(U401_8)
TX_CONTA_REG_3__9 = BUF(U400_8)
TX_CONTA_REG_2__9 = BUF(U399_8)
TX_CONTA_REG_1__9 = BUF(U398_8)
TX_CONTA_REG_0__9 = BUF(U397_8)
LOAD_REG_9 = BUF(U396_8)
SEND_DATA_REG_9 = BUF(U395_8)
SEND_EN_REG_9 = BUF(U394_8)
MUX_EN_REG_9 = BUF(U393_8)
TRE_REG_9 = BUF(U392_8)
LOAD_DATO_REG_9 = BUF(U391_8)
SOC_REG_9 = BUF(U450_8)
SEND_REG_9 = BUF(U390_8)
MPX_REG_9 = BUF(U389_8)
CONFIRM_REG_9 = BUF(U388_8)
SHOT_REG_9 = BUF(U387_8)
ADD_MPX2_REG_9 = BUF(U386_8)
RDY_REG_9 = BUF(U385_8)
ERROR_REG_9 = BUF(U451_8)
S1_REG_2__9 = BUF(U383_8)
S1_REG_1__9 = BUF(U464_8)
S1_REG_0__9 = BUF(U384_8)
S2_REG_1__9 = BUF(U463_8)
S2_REG_0__9 = BUF(U382_8)
TX_END_REG_9 = BUF(U381_8)
DATA_OUT_REG_9 = BUF(U380_8)





GT_255_U10_8= OR(TX_CONTA_REG_4__8, GT_255_U7_8)
GT_255_U9_8= OR(TX_CONTA_REG_2__8, TX_CONTA_REG_0__8, TX_CONTA_REG_1__8)
GT_255_U8_8= AND(TX_CONTA_REG_5__8, TX_CONTA_REG_6__8, GT_255_U10_8)
U375_8= AND(SEND_EN_REG_8, U420_8)
U376_8= AND(U493_8, U509_8)
U377_8= AND(NEXT_BIT_REG_2__8, NEXT_BIT_REG_1__8)
U378_8= AND(NEXT_BIT_REG_1__8, U446_8)
U379_8= AND(CONTA_TMP_REG_1__8, CONTA_TMP_REG_0__8)
U380_8= NAND(U599_8, U598_8, U474_8)
U381_8= AND(U473_8, U445_8, U475_8)
U382_8= NAND(U439_8, U472_8)
U383_8= NAND(U434_8, U561_8)
U384_8= NAND(U605_8, U604_8, S1_REG_0__8)
U385_8= NAND(U472_8, U507_8)
U386_8= OR(U467_8, ADD_MPX2_REG_8)
U387_8= NAND(U505_8, U504_8)
U388_8= NAND(U502_8, U501_8)
U389_8= NAND(U466_8, U499_8)
U390_8= NAND(U497_8, U496_8)
U391_8= NAND(U489_8, U494_8)
U392_8= OR(TRE_REG_8, TX_END_REG_8, LOAD_REG_8)
U393_8= NAND(U491_8, U490_8)
U394_8= NAND(U488_8, U487_8)
U395_8= NAND(U486_8, U485_8)
U396_8= NAND(U482_8, U481_8)
U397_8= NAND(U479_8, U478_8)
U398_8= NAND(U477_8, U476_8)
U399_8= NAND(U548_8, U547_8)
U400_8= NAND(U546_8, U545_8)
U401_8= NAND(U544_8, U543_8)
U402_8= NAND(U542_8, U541_8)
U403_8= NAND(U540_8, U539_8)
U404_8= NAND(U538_8, U537_8)
U405_8= NAND(U536_8, U535_8)
U406_8= NAND(U534_8, U533_8)
U407_8= NAND(U529_8, U528_8)
U408_8= NAND(U593_8, U592_8, U448_8)
U409_8= NAND(U526_8, U525_8)
U410_8= NAND(U444_8, U522_8)
U411_8= NAND(U468_8, U521_8)
U412_8= NAND(U469_8, U519_8)
U413_8= NAND(U444_8, U516_8)
U414_8= NAND(U515_8, U468_8, U514_8)
U415_8= NAND(U512_8, U469_8, U513_8)
U416_8= NAND(U511_8, U510_8)
U417_8= AND(CONTA_TMP_REG_3__8, U517_8)
U418_8= NOT(CONTA_TMP_REG_0__8)
U419_8= NOT(SEND_EN_REG_8)
U420_8= NOT(GT_255_U6_8)
U421_8= NAND(GT_255_U6_8, SEND_EN_REG_8)
U422_8= NOT(NEXT_BIT_REG_0__8)
U423_8= NAND(NEXT_BIT_REG_0__8, U474_8)
U424_8= OR(NEXT_BIT_REG_3__8, NEXT_BIT_REG_2__8)
U425_8= NOT(ITFC_STATE_REG_0__8)
U426_8= NOT(LOAD_REG_8)
U427_8= NOT(S1_REG_0__8)
U428_8= NOT(S1_REG_1__8)
U429_8= NOT(S1_REG_2__8)
U430_8= NOT(RDY_REG_8)
U431_8= NAND(RDY_REG_8, S1_REG_1__8)
U432_8= NOT(SEND_REG_8)
U433_8= NOT(TRE_REG_8)
U434_8= NAND(S1_REG_1__8, U427_8)
U435_8= NOT(ITFC_STATE_REG_1__8)
U436_8= NOT(S2_REG_1__8)
U437_8= NOT(CONFIRM_REG_8)
U438_8= NOT(MPX_REG_8)
U439_8= NAND(S2_REG_1__8, U441_8, CONFIRM_REG_8)
U440_8= NOT(TX_END_REG_8)
U441_8= NOT(S2_REG_0__8)
U442_8= NOT(CONTA_TMP_REG_1__8)
U443_8= NAND(U492_8, S1_REG_2__8)
U444_8= NAND(U376_8, U418_8)
U445_8= NOT(NEXT_BIT_REG_1__8)
U446_8= NOT(NEXT_BIT_REG_2__8)
U447_8= NOT(NEXT_BIT_REG_3__8)
U448_8= NAND(NEXT_BIT_REG_2__8, U445_8)
U449_8= NOT(EOC_8)
U450_8= NAND(U566_8, U565_8)
U451_8= NAND(U571_8, U570_8)
U452_8= NAND(U573_8, U572_8)
U453_8= NAND(U575_8, U574_8)
U454_8= NAND(U577_8, U576_8)
U455_8= NAND(U579_8, U578_8)
U456_8= NAND(U581_8, U580_8)
U457_8= NAND(U583_8, U582_8)
U458_8= NAND(U585_8, U584_8)
U459_8= NAND(U587_8, U586_8)
U460_8= NAND(U589_8, U588_8)
U461_8= NAND(U591_8, U590_8)
U462_8= NAND(U597_8, U596_8)
U463_8= NAND(U601_8, U600_8)
U464_8= NAND(U603_8, U602_8)
U465_8= NAND(LOAD_REG_8, U433_8)
U466_8= NAND(U498_8, U438_8)
U467_8= NOT(U466_8)
U468_8= NAND(CONTA_TMP_REG_0__8, U442_8, U376_8)
U469_8= NAND(U376_8, U379_8)
U470_8= NOT(U444_8)
U471_8= NOT(U448_8)
U472_8= NAND(U441_8, U436_8, SEND_DATA_REG_8)
U473_8= NOT(U424_8)
U474_8= NOT(U421_8)
U475_8= NOT(U423_8)
U476_8= NAND(ADD_291_U29_8, U375_8)
U477_8= NAND(TX_CONTA_REG_1__8, U419_8)
U478_8= NAND(ADD_291_U5_8, U375_8)
U479_8= NAND(TX_CONTA_REG_0__8, U419_8)
U480_8= NAND(ITFC_STATE_REG_0__8, U435_8)
U481_8= NAND(U425_8, U435_8, SHOT_REG_8)
U482_8= NAND(LOAD_REG_8, U480_8)
U483_8= NOT(U431_8)
U484_8= NAND(U483_8, S1_REG_0__8)
U485_8= NAND(S1_REG_1__8, S1_REG_0__8, S1_REG_2__8)
U486_8= NAND(SEND_DATA_REG_8, U484_8)
U487_8= NAND(TRE_REG_8, SEND_REG_8, DSR_8)
U488_8= NAND(SEND_EN_REG_8, U440_8)
U489_8= NAND(S1_REG_2__8, S1_REG_0__8, U428_8, U449_8)
U490_8= OR(S1_REG_2__8, S1_REG_1__8, S1_REG_0__8)
U491_8= NAND(MUX_EN_REG_8, U489_8)
U492_8= NOT(U434_8)
U493_8= NOT(U443_8)
U494_8= NAND(LOAD_DATO_REG_8, U443_8)
U495_8= NAND(ITFC_STATE_REG_1__8, U425_8)
U496_8= NAND(SEND_REG_8, U495_8)
U497_8= NAND(ITFC_STATE_REG_0__8, U435_8)
U498_8= NOT(U439_8)
U499_8= NAND(MPX_REG_8, U439_8)
U500_8= OR(ITFC_STATE_REG_0__8, ITFC_STATE_REG_1__8)
U501_8= NAND(ITFC_STATE_REG_1__8, ITFC_STATE_REG_0__8, TX_END_REG_8)
U502_8= NAND(CONFIRM_REG_8, U500_8)
U503_8= NAND(U441_8, U437_8, S2_REG_1__8)
U504_8= NAND(SHOT_REG_8, U503_8)
U505_8= NAND(S2_REG_0__8, U436_8)
U506_8= NAND(U498_8, MPX_REG_8)
U507_8= NAND(RDY_REG_8, U506_8)
U508_8= NAND(DSR_8, TRE_REG_8)
U509_8= NAND(U379_8, CONTA_TMP_REG_2__8)
U510_8= NAND(CONTA_TMP_REG_3__8, U376_8)
U511_8= NAND(CANALE_REG_3__8, U443_8)
U512_8= NAND(U376_8, CONTA_TMP_REG_2__8)
U513_8= NAND(CANALE_REG_2__8, U443_8)
U514_8= NAND(U470_8, CONTA_TMP_REG_1__8)
U515_8= NAND(CANALE_REG_1__8, U443_8)
U516_8= NAND(CANALE_REG_0__8, U443_8)
U517_8= NAND(U379_8, CONTA_TMP_REG_2__8, U493_8)
U518_8= NAND(U493_8, U379_8)
U519_8= NAND(U518_8, CONTA_TMP_REG_2__8)
U520_8= NAND(U493_8, CONTA_TMP_REG_0__8)
U521_8= NAND(CONTA_TMP_REG_1__8, U520_8)
U522_8= NAND(CONTA_TMP_REG_0__8, U443_8)
U523_8= NAND(TX_END_REG_8, ITFC_STATE_REG_1__8)
U524_8= NAND(TX_END_REG_8, ITFC_STATE_REG_0__8)
U525_8= NAND(ITFC_STATE_REG_1__8, U524_8)
U526_8= NAND(SHOT_REG_8, U425_8)
U527_8= NOT(U465_8)
U528_8= NAND(U595_8, U594_8, U474_8)
U529_8= NAND(NEXT_BIT_REG_1__8, U423_8)
U530_8= OR(NEXT_BIT_REG_1__8, NEXT_BIT_REG_2__8)
U531_8= NAND(U530_8, U422_8)
U532_8= NAND(U447_8, U531_8)
U533_8= NAND(ADD_291_U21_8, U375_8)
U534_8= NAND(TX_CONTA_REG_9__8, U419_8)
U535_8= NAND(ADD_291_U22_8, U375_8)
U536_8= NAND(TX_CONTA_REG_8__8, U419_8)
U537_8= NAND(ADD_291_U23_8, U375_8)
U538_8= NAND(TX_CONTA_REG_7__8, U419_8)
U539_8= NAND(ADD_291_U24_8, U375_8)
U540_8= NAND(TX_CONTA_REG_6__8, U419_8)
U541_8= NAND(ADD_291_U25_8, U375_8)
U542_8= NAND(TX_CONTA_REG_5__8, U419_8)
U543_8= NAND(ADD_291_U26_8, U375_8)
U544_8= NAND(TX_CONTA_REG_4__8, U419_8)
U545_8= NAND(ADD_291_U27_8, U375_8)
U546_8= NAND(TX_CONTA_REG_3__8, U419_8)
U547_8= NAND(ADD_291_U28_8, U375_8)
U548_8= NAND(TX_CONTA_REG_2__8, U419_8)
U549_8= NAND(U378_8, OUT_REG_REG_6__8)
U550_8= NAND(U377_8, OUT_REG_REG_2__8)
U551_8= NAND(U473_8, U445_8)
U552_8= NAND(U471_8, OUT_REG_REG_4__8)
U553_8= NAND(NEXT_BIT_REG_3__8, OUT_REG_REG_0__8)
U554_8= NAND(U550_8, U549_8, U551_8, U553_8, U552_8)
U555_8= NAND(U378_8, OUT_REG_REG_7__8)
U556_8= NAND(U377_8, OUT_REG_REG_3__8)
U557_8= NAND(U471_8, OUT_REG_REG_5__8)
U558_8= NAND(NEXT_BIT_REG_3__8, OUT_REG_REG_1__8)
U559_8= NAND(U558_8, U557_8, U556_8, U555_8)
U560_8= NAND(CONFIRM_REG_8, U438_8)
U561_8= NAND(S1_REG_2__8, S1_REG_0__8)
U562_8= NAND(U431_8, U429_8)
U563_8= OR(EOC_8, S1_REG_1__8)
U564_8= NAND(U563_8, U562_8)
U565_8= NAND(U492_8, U429_8)
U566_8= NAND(SOC_REG_8, U434_8)
U567_8= NAND(ERROR_REG_8, U426_8)
U568_8= NAND(TRE_REG_8, LOAD_REG_8)
U569_8= NAND(U568_8, U567_8)
U570_8= NAND(SEND_REG_8, U508_8)
U571_8= NAND(U569_8, U432_8)
U572_8= NAND(ITFC_STATE_REG_1__8, U425_8)
U573_8= NAND(ITFC_STATE_REG_0__8, U523_8)
U574_8= NAND(OUT_REG_REG_7__8, U465_8)
U575_8= NAND(DATA_IN_7__8, U527_8)
U576_8= NAND(OUT_REG_REG_6__8, U465_8)
U577_8= NAND(DATA_IN_6__8, U527_8)
U578_8= NAND(OUT_REG_REG_5__8, U465_8)
U579_8= NAND(DATA_IN_5__8, U527_8)
U580_8= NAND(OUT_REG_REG_4__8, U465_8)
U581_8= NAND(DATA_IN_4__8, U527_8)
U582_8= NAND(OUT_REG_REG_3__8, U465_8)
U583_8= NAND(DATA_IN_3__8, U527_8)
U584_8= NAND(OUT_REG_REG_2__8, U465_8)
U585_8= NAND(DATA_IN_2__8, U527_8)
U586_8= NAND(OUT_REG_REG_1__8, U465_8)
U587_8= NAND(DATA_IN_1__8, U527_8)
U588_8= NAND(OUT_REG_REG_0__8, U465_8)
U589_8= NAND(DATA_IN_0__8, U527_8)
U590_8= NAND(NEXT_BIT_REG_3__8, U423_8)
U591_8= NAND(U377_8, U475_8)
U592_8= NAND(NEXT_BIT_REG_2__8, U423_8)
U593_8= NAND(U378_8, U475_8)
U594_8= NAND(NEXT_BIT_REG_0__8, U448_8)
U595_8= NAND(U424_8, U422_8)
U596_8= NAND(NEXT_BIT_REG_0__8, U421_8)
U597_8= NAND(U474_8, U532_8)
U598_8= NAND(NEXT_BIT_REG_0__8, U554_8)
U599_8= NAND(U559_8, U422_8)
U600_8= NAND(S2_REG_1__8, U560_8, U441_8)
U601_8= NAND(S2_REG_0__8, U436_8)
U602_8= NAND(S1_REG_2__8, U427_8)
U603_8= NAND(S1_REG_0__8, U564_8)
U604_8= NAND(EOC_8, S1_REG_2__8, U428_8)
U605_8= NAND(U429_8, U430_8, S1_REG_1__8)
GT_255_U7_8= AND(TX_CONTA_REG_3__8, GT_255_U9_8)
ADD_291_U5_8= NOT(TX_CONTA_REG_0__8)
ADD_291_U6_8= NOT(TX_CONTA_REG_1__8)
ADD_291_U7_8= NAND(TX_CONTA_REG_1__8, TX_CONTA_REG_0__8)
ADD_291_U8_8= NOT(TX_CONTA_REG_2__8)
ADD_291_U9_8= NAND(TX_CONTA_REG_2__8, ADD_291_U32_8)
ADD_291_U10_8= NOT(TX_CONTA_REG_3__8)
ADD_291_U11_8= NAND(TX_CONTA_REG_3__8, ADD_291_U33_8)
ADD_291_U12_8= NOT(TX_CONTA_REG_4__8)
ADD_291_U13_8= NAND(TX_CONTA_REG_4__8, ADD_291_U34_8)
ADD_291_U14_8= NOT(TX_CONTA_REG_5__8)
ADD_291_U15_8= NAND(TX_CONTA_REG_5__8, ADD_291_U35_8)
ADD_291_U16_8= NOT(TX_CONTA_REG_6__8)
ADD_291_U17_8= NAND(TX_CONTA_REG_6__8, ADD_291_U36_8)
ADD_291_U18_8= NOT(TX_CONTA_REG_7__8)
ADD_291_U19_8= NAND(TX_CONTA_REG_7__8, ADD_291_U37_8)
ADD_291_U20_8= NOT(TX_CONTA_REG_8__8)
ADD_291_U21_8= NAND(ADD_291_U41_8, ADD_291_U40_8)
ADD_291_U22_8= NAND(ADD_291_U43_8, ADD_291_U42_8)
ADD_291_U23_8= NAND(ADD_291_U45_8, ADD_291_U44_8)
ADD_291_U24_8= NAND(ADD_291_U47_8, ADD_291_U46_8)
ADD_291_U25_8= NAND(ADD_291_U49_8, ADD_291_U48_8)
ADD_291_U26_8= NAND(ADD_291_U51_8, ADD_291_U50_8)
ADD_291_U27_8= NAND(ADD_291_U53_8, ADD_291_U52_8)
ADD_291_U28_8= NAND(ADD_291_U55_8, ADD_291_U54_8)
ADD_291_U29_8= NAND(ADD_291_U57_8, ADD_291_U56_8)
ADD_291_U30_8= NOT(TX_CONTA_REG_9__8)
ADD_291_U31_8= NAND(TX_CONTA_REG_8__8, ADD_291_U38_8)
ADD_291_U32_8= NOT(ADD_291_U7_8)
ADD_291_U33_8= NOT(ADD_291_U9_8)
ADD_291_U34_8= NOT(ADD_291_U11_8)
ADD_291_U35_8= NOT(ADD_291_U13_8)
ADD_291_U36_8= NOT(ADD_291_U15_8)
ADD_291_U37_8= NOT(ADD_291_U17_8)
ADD_291_U38_8= NOT(ADD_291_U19_8)
ADD_291_U39_8= NOT(ADD_291_U31_8)
ADD_291_U40_8= NAND(TX_CONTA_REG_9__8, ADD_291_U31_8)
ADD_291_U41_8= NAND(ADD_291_U39_8, ADD_291_U30_8)
ADD_291_U42_8= NAND(TX_CONTA_REG_8__8, ADD_291_U19_8)
ADD_291_U43_8= NAND(ADD_291_U38_8, ADD_291_U20_8)
ADD_291_U44_8= NAND(TX_CONTA_REG_7__8, ADD_291_U17_8)
ADD_291_U45_8= NAND(ADD_291_U37_8, ADD_291_U18_8)
ADD_291_U46_8= NAND(TX_CONTA_REG_6__8, ADD_291_U15_8)
ADD_291_U47_8= NAND(ADD_291_U36_8, ADD_291_U16_8)
ADD_291_U48_8= NAND(TX_CONTA_REG_5__8, ADD_291_U13_8)
ADD_291_U49_8= NAND(ADD_291_U35_8, ADD_291_U14_8)
ADD_291_U50_8= NAND(TX_CONTA_REG_4__8, ADD_291_U11_8)
ADD_291_U51_8= NAND(ADD_291_U34_8, ADD_291_U12_8)
ADD_291_U52_8= NAND(TX_CONTA_REG_3__8, ADD_291_U9_8)
ADD_291_U53_8= NAND(ADD_291_U33_8, ADD_291_U10_8)
ADD_291_U54_8= NAND(TX_CONTA_REG_2__8, ADD_291_U7_8)
ADD_291_U55_8= NAND(ADD_291_U32_8, ADD_291_U8_8)
ADD_291_U56_8= NAND(TX_CONTA_REG_1__8, ADD_291_U5_8)
ADD_291_U57_8= NAND(TX_CONTA_REG_0__8, ADD_291_U6_8)
GT_255_U6_8= OR(TX_CONTA_REG_7__8, TX_CONTA_REG_9__8, TX_CONTA_REG_8__8, GT_255_U8_8)

##################################Unroll 9
CANALE_REG_3__10 = BUF(U416_9)
CANALE_REG_2__10 = BUF(U415_9)
CANALE_REG_1__10 = BUF(U414_9)
CANALE_REG_0__10 = BUF(U413_9)
CONTA_TMP_REG_3__10 = BUF(U417_9)
CONTA_TMP_REG_2__10 = BUF(U412_9)
CONTA_TMP_REG_1__10 = BUF(U411_9)
CONTA_TMP_REG_0__10 = BUF(U410_9)
ITFC_STATE_REG_1__10 = BUF(U452_9)
ITFC_STATE_REG_0__10 = BUF(U409_9)
OUT_REG_REG_7__10 = BUF(U453_9)
OUT_REG_REG_6__10 = BUF(U454_9)
OUT_REG_REG_5__10 = BUF(U455_9)
OUT_REG_REG_4__10 = BUF(U456_9)
OUT_REG_REG_3__10 = BUF(U457_9)
OUT_REG_REG_2__10 = BUF(U458_9)
OUT_REG_REG_1__10 = BUF(U459_9)
OUT_REG_REG_0__10 = BUF(U460_9)
NEXT_BIT_REG_3__10 = BUF(U461_9)
NEXT_BIT_REG_2__10 = BUF(U408_9)
NEXT_BIT_REG_1__10 = BUF(U407_9)
NEXT_BIT_REG_0__10 = BUF(U462_9)
TX_CONTA_REG_9__10 = BUF(U406_9)
TX_CONTA_REG_8__10 = BUF(U405_9)
TX_CONTA_REG_7__10 = BUF(U404_9)
TX_CONTA_REG_6__10 = BUF(U403_9)
TX_CONTA_REG_5__10 = BUF(U402_9)
TX_CONTA_REG_4__10 = BUF(U401_9)
TX_CONTA_REG_3__10 = BUF(U400_9)
TX_CONTA_REG_2__10 = BUF(U399_9)
TX_CONTA_REG_1__10 = BUF(U398_9)
TX_CONTA_REG_0__10 = BUF(U397_9)
LOAD_REG_10 = BUF(U396_9)
SEND_DATA_REG_10 = BUF(U395_9)
SEND_EN_REG_10 = BUF(U394_9)
MUX_EN_REG_10 = BUF(U393_9)
TRE_REG_10 = BUF(U392_9)
LOAD_DATO_REG_10 = BUF(U391_9)
SOC_REG_10 = BUF(U450_9)
SEND_REG_10 = BUF(U390_9)
MPX_REG_10 = BUF(U389_9)
CONFIRM_REG_10 = BUF(U388_9)
SHOT_REG_10 = BUF(U387_9)
ADD_MPX2_REG_10 = BUF(U386_9)
RDY_REG_10 = BUF(U385_9)
ERROR_REG_10 = BUF(U451_9)
S1_REG_2__10 = BUF(U383_9)
S1_REG_1__10 = BUF(U464_9)
S1_REG_0__10 = BUF(U384_9)
S2_REG_1__10 = BUF(U463_9)
S2_REG_0__10 = BUF(U382_9)
TX_END_REG_10 = BUF(U381_9)
DATA_OUT_REG_10 = BUF(U380_9)





GT_255_U10_9= OR(TX_CONTA_REG_4__9, GT_255_U7_9)
GT_255_U9_9= OR(TX_CONTA_REG_2__9, TX_CONTA_REG_0__9, TX_CONTA_REG_1__9)
GT_255_U8_9= AND(TX_CONTA_REG_5__9, TX_CONTA_REG_6__9, GT_255_U10_9)
U375_9= AND(SEND_EN_REG_9, U420_9)
U376_9= AND(U493_9, U509_9)
U377_9= AND(NEXT_BIT_REG_2__9, NEXT_BIT_REG_1__9)
U378_9= AND(NEXT_BIT_REG_1__9, U446_9)
U379_9= AND(CONTA_TMP_REG_1__9, CONTA_TMP_REG_0__9)
U380_9= NAND(U599_9, U598_9, U474_9)
U381_9= AND(U473_9, U445_9, U475_9)
U382_9= NAND(U439_9, U472_9)
U383_9= NAND(U434_9, U561_9)
U384_9= NAND(U605_9, U604_9, S1_REG_0__9)
U385_9= NAND(U472_9, U507_9)
U386_9= OR(U467_9, ADD_MPX2_REG_9)
U387_9= NAND(U505_9, U504_9)
U388_9= NAND(U502_9, U501_9)
U389_9= NAND(U466_9, U499_9)
U390_9= NAND(U497_9, U496_9)
U391_9= NAND(U489_9, U494_9)
U392_9= OR(TRE_REG_9, TX_END_REG_9, LOAD_REG_9)
U393_9= NAND(U491_9, U490_9)
U394_9= NAND(U488_9, U487_9)
U395_9= NAND(U486_9, U485_9)
U396_9= NAND(U482_9, U481_9)
U397_9= NAND(U479_9, U478_9)
U398_9= NAND(U477_9, U476_9)
U399_9= NAND(U548_9, U547_9)
U400_9= NAND(U546_9, U545_9)
U401_9= NAND(U544_9, U543_9)
U402_9= NAND(U542_9, U541_9)
U403_9= NAND(U540_9, U539_9)
U404_9= NAND(U538_9, U537_9)
U405_9= NAND(U536_9, U535_9)
U406_9= NAND(U534_9, U533_9)
U407_9= NAND(U529_9, U528_9)
U408_9= NAND(U593_9, U592_9, U448_9)
U409_9= NAND(U526_9, U525_9)
U410_9= NAND(U444_9, U522_9)
U411_9= NAND(U468_9, U521_9)
U412_9= NAND(U469_9, U519_9)
U413_9= NAND(U444_9, U516_9)
U414_9= NAND(U515_9, U468_9, U514_9)
U415_9= NAND(U512_9, U469_9, U513_9)
U416_9= NAND(U511_9, U510_9)
U417_9= AND(CONTA_TMP_REG_3__9, U517_9)
U418_9= NOT(CONTA_TMP_REG_0__9)
U419_9= NOT(SEND_EN_REG_9)
U420_9= NOT(GT_255_U6_9)
U421_9= NAND(GT_255_U6_9, SEND_EN_REG_9)
U422_9= NOT(NEXT_BIT_REG_0__9)
U423_9= NAND(NEXT_BIT_REG_0__9, U474_9)
U424_9= OR(NEXT_BIT_REG_3__9, NEXT_BIT_REG_2__9)
U425_9= NOT(ITFC_STATE_REG_0__9)
U426_9= NOT(LOAD_REG_9)
U427_9= NOT(S1_REG_0__9)
U428_9= NOT(S1_REG_1__9)
U429_9= NOT(S1_REG_2__9)
U430_9= NOT(RDY_REG_9)
U431_9= NAND(RDY_REG_9, S1_REG_1__9)
U432_9= NOT(SEND_REG_9)
U433_9= NOT(TRE_REG_9)
U434_9= NAND(S1_REG_1__9, U427_9)
U435_9= NOT(ITFC_STATE_REG_1__9)
U436_9= NOT(S2_REG_1__9)
U437_9= NOT(CONFIRM_REG_9)
U438_9= NOT(MPX_REG_9)
U439_9= NAND(S2_REG_1__9, U441_9, CONFIRM_REG_9)
U440_9= NOT(TX_END_REG_9)
U441_9= NOT(S2_REG_0__9)
U442_9= NOT(CONTA_TMP_REG_1__9)
U443_9= NAND(U492_9, S1_REG_2__9)
U444_9= NAND(U376_9, U418_9)
U445_9= NOT(NEXT_BIT_REG_1__9)
U446_9= NOT(NEXT_BIT_REG_2__9)
U447_9= NOT(NEXT_BIT_REG_3__9)
U448_9= NAND(NEXT_BIT_REG_2__9, U445_9)
U449_9= NOT(EOC_9)
U450_9= NAND(U566_9, U565_9)
U451_9= NAND(U571_9, U570_9)
U452_9= NAND(U573_9, U572_9)
U453_9= NAND(U575_9, U574_9)
U454_9= NAND(U577_9, U576_9)
U455_9= NAND(U579_9, U578_9)
U456_9= NAND(U581_9, U580_9)
U457_9= NAND(U583_9, U582_9)
U458_9= NAND(U585_9, U584_9)
U459_9= NAND(U587_9, U586_9)
U460_9= NAND(U589_9, U588_9)
U461_9= NAND(U591_9, U590_9)
U462_9= NAND(U597_9, U596_9)
U463_9= NAND(U601_9, U600_9)
U464_9= NAND(U603_9, U602_9)
U465_9= NAND(LOAD_REG_9, U433_9)
U466_9= NAND(U498_9, U438_9)
U467_9= NOT(U466_9)
U468_9= NAND(CONTA_TMP_REG_0__9, U442_9, U376_9)
U469_9= NAND(U376_9, U379_9)
U470_9= NOT(U444_9)
U471_9= NOT(U448_9)
U472_9= NAND(U441_9, U436_9, SEND_DATA_REG_9)
U473_9= NOT(U424_9)
U474_9= NOT(U421_9)
U475_9= NOT(U423_9)
U476_9= NAND(ADD_291_U29_9, U375_9)
U477_9= NAND(TX_CONTA_REG_1__9, U419_9)
U478_9= NAND(ADD_291_U5_9, U375_9)
U479_9= NAND(TX_CONTA_REG_0__9, U419_9)
U480_9= NAND(ITFC_STATE_REG_0__9, U435_9)
U481_9= NAND(U425_9, U435_9, SHOT_REG_9)
U482_9= NAND(LOAD_REG_9, U480_9)
U483_9= NOT(U431_9)
U484_9= NAND(U483_9, S1_REG_0__9)
U485_9= NAND(S1_REG_1__9, S1_REG_0__9, S1_REG_2__9)
U486_9= NAND(SEND_DATA_REG_9, U484_9)
U487_9= NAND(TRE_REG_9, SEND_REG_9, DSR_9)
U488_9= NAND(SEND_EN_REG_9, U440_9)
U489_9= NAND(S1_REG_2__9, S1_REG_0__9, U428_9, U449_9)
U490_9= OR(S1_REG_2__9, S1_REG_1__9, S1_REG_0__9)
U491_9= NAND(MUX_EN_REG_9, U489_9)
U492_9= NOT(U434_9)
U493_9= NOT(U443_9)
U494_9= NAND(LOAD_DATO_REG_9, U443_9)
U495_9= NAND(ITFC_STATE_REG_1__9, U425_9)
U496_9= NAND(SEND_REG_9, U495_9)
U497_9= NAND(ITFC_STATE_REG_0__9, U435_9)
U498_9= NOT(U439_9)
U499_9= NAND(MPX_REG_9, U439_9)
U500_9= OR(ITFC_STATE_REG_0__9, ITFC_STATE_REG_1__9)
U501_9= NAND(ITFC_STATE_REG_1__9, ITFC_STATE_REG_0__9, TX_END_REG_9)
U502_9= NAND(CONFIRM_REG_9, U500_9)
U503_9= NAND(U441_9, U437_9, S2_REG_1__9)
U504_9= NAND(SHOT_REG_9, U503_9)
U505_9= NAND(S2_REG_0__9, U436_9)
U506_9= NAND(U498_9, MPX_REG_9)
U507_9= NAND(RDY_REG_9, U506_9)
U508_9= NAND(DSR_9, TRE_REG_9)
U509_9= NAND(U379_9, CONTA_TMP_REG_2__9)
U510_9= NAND(CONTA_TMP_REG_3__9, U376_9)
U511_9= NAND(CANALE_REG_3__9, U443_9)
U512_9= NAND(U376_9, CONTA_TMP_REG_2__9)
U513_9= NAND(CANALE_REG_2__9, U443_9)
U514_9= NAND(U470_9, CONTA_TMP_REG_1__9)
U515_9= NAND(CANALE_REG_1__9, U443_9)
U516_9= NAND(CANALE_REG_0__9, U443_9)
U517_9= NAND(U379_9, CONTA_TMP_REG_2__9, U493_9)
U518_9= NAND(U493_9, U379_9)
U519_9= NAND(U518_9, CONTA_TMP_REG_2__9)
U520_9= NAND(U493_9, CONTA_TMP_REG_0__9)
U521_9= NAND(CONTA_TMP_REG_1__9, U520_9)
U522_9= NAND(CONTA_TMP_REG_0__9, U443_9)
U523_9= NAND(TX_END_REG_9, ITFC_STATE_REG_1__9)
U524_9= NAND(TX_END_REG_9, ITFC_STATE_REG_0__9)
U525_9= NAND(ITFC_STATE_REG_1__9, U524_9)
U526_9= NAND(SHOT_REG_9, U425_9)
U527_9= NOT(U465_9)
U528_9= NAND(U595_9, U594_9, U474_9)
U529_9= NAND(NEXT_BIT_REG_1__9, U423_9)
U530_9= OR(NEXT_BIT_REG_1__9, NEXT_BIT_REG_2__9)
U531_9= NAND(U530_9, U422_9)
U532_9= NAND(U447_9, U531_9)
U533_9= NAND(ADD_291_U21_9, U375_9)
U534_9= NAND(TX_CONTA_REG_9__9, U419_9)
U535_9= NAND(ADD_291_U22_9, U375_9)
U536_9= NAND(TX_CONTA_REG_8__9, U419_9)
U537_9= NAND(ADD_291_U23_9, U375_9)
U538_9= NAND(TX_CONTA_REG_7__9, U419_9)
U539_9= NAND(ADD_291_U24_9, U375_9)
U540_9= NAND(TX_CONTA_REG_6__9, U419_9)
U541_9= NAND(ADD_291_U25_9, U375_9)
U542_9= NAND(TX_CONTA_REG_5__9, U419_9)
U543_9= NAND(ADD_291_U26_9, U375_9)
U544_9= NAND(TX_CONTA_REG_4__9, U419_9)
U545_9= NAND(ADD_291_U27_9, U375_9)
U546_9= NAND(TX_CONTA_REG_3__9, U419_9)
U547_9= NAND(ADD_291_U28_9, U375_9)
U548_9= NAND(TX_CONTA_REG_2__9, U419_9)
U549_9= NAND(U378_9, OUT_REG_REG_6__9)
U550_9= NAND(U377_9, OUT_REG_REG_2__9)
U551_9= NAND(U473_9, U445_9)
U552_9= NAND(U471_9, OUT_REG_REG_4__9)
U553_9= NAND(NEXT_BIT_REG_3__9, OUT_REG_REG_0__9)
U554_9= NAND(U550_9, U549_9, U551_9, U553_9, U552_9)
U555_9= NAND(U378_9, OUT_REG_REG_7__9)
U556_9= NAND(U377_9, OUT_REG_REG_3__9)
U557_9= NAND(U471_9, OUT_REG_REG_5__9)
U558_9= NAND(NEXT_BIT_REG_3__9, OUT_REG_REG_1__9)
U559_9= NAND(U558_9, U557_9, U556_9, U555_9)
U560_9= NAND(CONFIRM_REG_9, U438_9)
U561_9= NAND(S1_REG_2__9, S1_REG_0__9)
U562_9= NAND(U431_9, U429_9)
U563_9= OR(EOC_9, S1_REG_1__9)
U564_9= NAND(U563_9, U562_9)
U565_9= NAND(U492_9, U429_9)
U566_9= NAND(SOC_REG_9, U434_9)
U567_9= NAND(ERROR_REG_9, U426_9)
U568_9= NAND(TRE_REG_9, LOAD_REG_9)
U569_9= NAND(U568_9, U567_9)
U570_9= NAND(SEND_REG_9, U508_9)
U571_9= NAND(U569_9, U432_9)
U572_9= NAND(ITFC_STATE_REG_1__9, U425_9)
U573_9= NAND(ITFC_STATE_REG_0__9, U523_9)
U574_9= NAND(OUT_REG_REG_7__9, U465_9)
U575_9= NAND(DATA_IN_7__9, U527_9)
U576_9= NAND(OUT_REG_REG_6__9, U465_9)
U577_9= NAND(DATA_IN_6__9, U527_9)
U578_9= NAND(OUT_REG_REG_5__9, U465_9)
U579_9= NAND(DATA_IN_5__9, U527_9)
U580_9= NAND(OUT_REG_REG_4__9, U465_9)
U581_9= NAND(DATA_IN_4__9, U527_9)
U582_9= NAND(OUT_REG_REG_3__9, U465_9)
U583_9= NAND(DATA_IN_3__9, U527_9)
U584_9= NAND(OUT_REG_REG_2__9, U465_9)
U585_9= NAND(DATA_IN_2__9, U527_9)
U586_9= NAND(OUT_REG_REG_1__9, U465_9)
U587_9= NAND(DATA_IN_1__9, U527_9)
U588_9= NAND(OUT_REG_REG_0__9, U465_9)
U589_9= NAND(DATA_IN_0__9, U527_9)
U590_9= NAND(NEXT_BIT_REG_3__9, U423_9)
U591_9= NAND(U377_9, U475_9)
U592_9= NAND(NEXT_BIT_REG_2__9, U423_9)
U593_9= NAND(U378_9, U475_9)
U594_9= NAND(NEXT_BIT_REG_0__9, U448_9)
U595_9= NAND(U424_9, U422_9)
U596_9= NAND(NEXT_BIT_REG_0__9, U421_9)
U597_9= NAND(U474_9, U532_9)
U598_9= NAND(NEXT_BIT_REG_0__9, U554_9)
U599_9= NAND(U559_9, U422_9)
U600_9= NAND(S2_REG_1__9, U560_9, U441_9)
U601_9= NAND(S2_REG_0__9, U436_9)
U602_9= NAND(S1_REG_2__9, U427_9)
U603_9= NAND(S1_REG_0__9, U564_9)
U604_9= NAND(EOC_9, S1_REG_2__9, U428_9)
U605_9= NAND(U429_9, U430_9, S1_REG_1__9)
GT_255_U7_9= AND(TX_CONTA_REG_3__9, GT_255_U9_9)
ADD_291_U5_9= NOT(TX_CONTA_REG_0__9)
ADD_291_U6_9= NOT(TX_CONTA_REG_1__9)
ADD_291_U7_9= NAND(TX_CONTA_REG_1__9, TX_CONTA_REG_0__9)
ADD_291_U8_9= NOT(TX_CONTA_REG_2__9)
ADD_291_U9_9= NAND(TX_CONTA_REG_2__9, ADD_291_U32_9)
ADD_291_U10_9= NOT(TX_CONTA_REG_3__9)
ADD_291_U11_9= NAND(TX_CONTA_REG_3__9, ADD_291_U33_9)
ADD_291_U12_9= NOT(TX_CONTA_REG_4__9)
ADD_291_U13_9= NAND(TX_CONTA_REG_4__9, ADD_291_U34_9)
ADD_291_U14_9= NOT(TX_CONTA_REG_5__9)
ADD_291_U15_9= NAND(TX_CONTA_REG_5__9, ADD_291_U35_9)
ADD_291_U16_9= NOT(TX_CONTA_REG_6__9)
ADD_291_U17_9= NAND(TX_CONTA_REG_6__9, ADD_291_U36_9)
ADD_291_U18_9= NOT(TX_CONTA_REG_7__9)
ADD_291_U19_9= NAND(TX_CONTA_REG_7__9, ADD_291_U37_9)
ADD_291_U20_9= NOT(TX_CONTA_REG_8__9)
ADD_291_U21_9= NAND(ADD_291_U41_9, ADD_291_U40_9)
ADD_291_U22_9= NAND(ADD_291_U43_9, ADD_291_U42_9)
ADD_291_U23_9= NAND(ADD_291_U45_9, ADD_291_U44_9)
ADD_291_U24_9= NAND(ADD_291_U47_9, ADD_291_U46_9)
ADD_291_U25_9= NAND(ADD_291_U49_9, ADD_291_U48_9)
ADD_291_U26_9= NAND(ADD_291_U51_9, ADD_291_U50_9)
ADD_291_U27_9= NAND(ADD_291_U53_9, ADD_291_U52_9)
ADD_291_U28_9= NAND(ADD_291_U55_9, ADD_291_U54_9)
ADD_291_U29_9= NAND(ADD_291_U57_9, ADD_291_U56_9)
ADD_291_U30_9= NOT(TX_CONTA_REG_9__9)
ADD_291_U31_9= NAND(TX_CONTA_REG_8__9, ADD_291_U38_9)
ADD_291_U32_9= NOT(ADD_291_U7_9)
ADD_291_U33_9= NOT(ADD_291_U9_9)
ADD_291_U34_9= NOT(ADD_291_U11_9)
ADD_291_U35_9= NOT(ADD_291_U13_9)
ADD_291_U36_9= NOT(ADD_291_U15_9)
ADD_291_U37_9= NOT(ADD_291_U17_9)
ADD_291_U38_9= NOT(ADD_291_U19_9)
ADD_291_U39_9= NOT(ADD_291_U31_9)
ADD_291_U40_9= NAND(TX_CONTA_REG_9__9, ADD_291_U31_9)
ADD_291_U41_9= NAND(ADD_291_U39_9, ADD_291_U30_9)
ADD_291_U42_9= NAND(TX_CONTA_REG_8__9, ADD_291_U19_9)
ADD_291_U43_9= NAND(ADD_291_U38_9, ADD_291_U20_9)
ADD_291_U44_9= NAND(TX_CONTA_REG_7__9, ADD_291_U17_9)
ADD_291_U45_9= NAND(ADD_291_U37_9, ADD_291_U18_9)
ADD_291_U46_9= NAND(TX_CONTA_REG_6__9, ADD_291_U15_9)
ADD_291_U47_9= NAND(ADD_291_U36_9, ADD_291_U16_9)
ADD_291_U48_9= NAND(TX_CONTA_REG_5__9, ADD_291_U13_9)
ADD_291_U49_9= NAND(ADD_291_U35_9, ADD_291_U14_9)
ADD_291_U50_9= NAND(TX_CONTA_REG_4__9, ADD_291_U11_9)
ADD_291_U51_9= NAND(ADD_291_U34_9, ADD_291_U12_9)
ADD_291_U52_9= NAND(TX_CONTA_REG_3__9, ADD_291_U9_9)
ADD_291_U53_9= NAND(ADD_291_U33_9, ADD_291_U10_9)
ADD_291_U54_9= NAND(TX_CONTA_REG_2__9, ADD_291_U7_9)
ADD_291_U55_9= NAND(ADD_291_U32_9, ADD_291_U8_9)
ADD_291_U56_9= NAND(TX_CONTA_REG_1__9, ADD_291_U5_9)
ADD_291_U57_9= NAND(TX_CONTA_REG_0__9, ADD_291_U6_9)
GT_255_U6_9= OR(TX_CONTA_REG_7__9, TX_CONTA_REG_9__9, TX_CONTA_REG_8__9, GT_255_U8_9)

##################################Unroll 10
CANALE_REG_3__11 = BUF(U416_10)
CANALE_REG_2__11 = BUF(U415_10)
CANALE_REG_1__11 = BUF(U414_10)
CANALE_REG_0__11 = BUF(U413_10)
CONTA_TMP_REG_3__11 = BUF(U417_10)
CONTA_TMP_REG_2__11 = BUF(U412_10)
CONTA_TMP_REG_1__11 = BUF(U411_10)
CONTA_TMP_REG_0__11 = BUF(U410_10)
ITFC_STATE_REG_1__11 = BUF(U452_10)
ITFC_STATE_REG_0__11 = BUF(U409_10)
OUT_REG_REG_7__11 = BUF(U453_10)
OUT_REG_REG_6__11 = BUF(U454_10)
OUT_REG_REG_5__11 = BUF(U455_10)
OUT_REG_REG_4__11 = BUF(U456_10)
OUT_REG_REG_3__11 = BUF(U457_10)
OUT_REG_REG_2__11 = BUF(U458_10)
OUT_REG_REG_1__11 = BUF(U459_10)
OUT_REG_REG_0__11 = BUF(U460_10)
NEXT_BIT_REG_3__11 = BUF(U461_10)
NEXT_BIT_REG_2__11 = BUF(U408_10)
NEXT_BIT_REG_1__11 = BUF(U407_10)
NEXT_BIT_REG_0__11 = BUF(U462_10)
TX_CONTA_REG_9__11 = BUF(U406_10)
TX_CONTA_REG_8__11 = BUF(U405_10)
TX_CONTA_REG_7__11 = BUF(U404_10)
TX_CONTA_REG_6__11 = BUF(U403_10)
TX_CONTA_REG_5__11 = BUF(U402_10)
TX_CONTA_REG_4__11 = BUF(U401_10)
TX_CONTA_REG_3__11 = BUF(U400_10)
TX_CONTA_REG_2__11 = BUF(U399_10)
TX_CONTA_REG_1__11 = BUF(U398_10)
TX_CONTA_REG_0__11 = BUF(U397_10)
LOAD_REG_11 = BUF(U396_10)
SEND_DATA_REG_11 = BUF(U395_10)
SEND_EN_REG_11 = BUF(U394_10)
MUX_EN_REG_11 = BUF(U393_10)
TRE_REG_11 = BUF(U392_10)
LOAD_DATO_REG_11 = BUF(U391_10)
SOC_REG_11 = BUF(U450_10)
SEND_REG_11 = BUF(U390_10)
MPX_REG_11 = BUF(U389_10)
CONFIRM_REG_11 = BUF(U388_10)
SHOT_REG_11 = BUF(U387_10)
ADD_MPX2_REG_11 = BUF(U386_10)
RDY_REG_11 = BUF(U385_10)
ERROR_REG_11 = BUF(U451_10)
S1_REG_2__11 = BUF(U383_10)
S1_REG_1__11 = BUF(U464_10)
S1_REG_0__11 = BUF(U384_10)
S2_REG_1__11 = BUF(U463_10)
S2_REG_0__11 = BUF(U382_10)
TX_END_REG_11 = BUF(U381_10)
DATA_OUT_REG_11 = BUF(U380_10)





GT_255_U10_10= OR(TX_CONTA_REG_4__10, GT_255_U7_10)
GT_255_U9_10= OR(TX_CONTA_REG_2__10, TX_CONTA_REG_0__10, TX_CONTA_REG_1__10)
GT_255_U8_10= AND(TX_CONTA_REG_5__10, TX_CONTA_REG_6__10, GT_255_U10_10)
U375_10= AND(SEND_EN_REG_10, U420_10)
U376_10= AND(U493_10, U509_10)
U377_10= AND(NEXT_BIT_REG_2__10, NEXT_BIT_REG_1__10)
U378_10= AND(NEXT_BIT_REG_1__10, U446_10)
U379_10= AND(CONTA_TMP_REG_1__10, CONTA_TMP_REG_0__10)
U380_10= NAND(U599_10, U598_10, U474_10)
U381_10= AND(U473_10, U445_10, U475_10)
U382_10= NAND(U439_10, U472_10)
U383_10= NAND(U434_10, U561_10)
U384_10= NAND(U605_10, U604_10, S1_REG_0__10)
U385_10= NAND(U472_10, U507_10)
U386_10= OR(U467_10, ADD_MPX2_REG_10)
U387_10= NAND(U505_10, U504_10)
U388_10= NAND(U502_10, U501_10)
U389_10= NAND(U466_10, U499_10)
U390_10= NAND(U497_10, U496_10)
U391_10= NAND(U489_10, U494_10)
U392_10= OR(TRE_REG_10, TX_END_REG_10, LOAD_REG_10)
U393_10= NAND(U491_10, U490_10)
U394_10= NAND(U488_10, U487_10)
U395_10= NAND(U486_10, U485_10)
U396_10= NAND(U482_10, U481_10)
U397_10= NAND(U479_10, U478_10)
U398_10= NAND(U477_10, U476_10)
U399_10= NAND(U548_10, U547_10)
U400_10= NAND(U546_10, U545_10)
U401_10= NAND(U544_10, U543_10)
U402_10= NAND(U542_10, U541_10)
U403_10= NAND(U540_10, U539_10)
U404_10= NAND(U538_10, U537_10)
U405_10= NAND(U536_10, U535_10)
U406_10= NAND(U534_10, U533_10)
U407_10= NAND(U529_10, U528_10)
U408_10= NAND(U593_10, U592_10, U448_10)
U409_10= NAND(U526_10, U525_10)
U410_10= NAND(U444_10, U522_10)
U411_10= NAND(U468_10, U521_10)
U412_10= NAND(U469_10, U519_10)
U413_10= NAND(U444_10, U516_10)
U414_10= NAND(U515_10, U468_10, U514_10)
U415_10= NAND(U512_10, U469_10, U513_10)
U416_10= NAND(U511_10, U510_10)
U417_10= AND(CONTA_TMP_REG_3__10, U517_10)
U418_10= NOT(CONTA_TMP_REG_0__10)
U419_10= NOT(SEND_EN_REG_10)
U420_10= NOT(GT_255_U6_10)
U421_10= NAND(GT_255_U6_10, SEND_EN_REG_10)
U422_10= NOT(NEXT_BIT_REG_0__10)
U423_10= NAND(NEXT_BIT_REG_0__10, U474_10)
U424_10= OR(NEXT_BIT_REG_3__10, NEXT_BIT_REG_2__10)
U425_10= NOT(ITFC_STATE_REG_0__10)
U426_10= NOT(LOAD_REG_10)
U427_10= NOT(S1_REG_0__10)
U428_10= NOT(S1_REG_1__10)
U429_10= NOT(S1_REG_2__10)
U430_10= NOT(RDY_REG_10)
U431_10= NAND(RDY_REG_10, S1_REG_1__10)
U432_10= NOT(SEND_REG_10)
U433_10= NOT(TRE_REG_10)
U434_10= NAND(S1_REG_1__10, U427_10)
U435_10= NOT(ITFC_STATE_REG_1__10)
U436_10= NOT(S2_REG_1__10)
U437_10= NOT(CONFIRM_REG_10)
U438_10= NOT(MPX_REG_10)
U439_10= NAND(S2_REG_1__10, U441_10, CONFIRM_REG_10)
U440_10= NOT(TX_END_REG_10)
U441_10= NOT(S2_REG_0__10)
U442_10= NOT(CONTA_TMP_REG_1__10)
U443_10= NAND(U492_10, S1_REG_2__10)
U444_10= NAND(U376_10, U418_10)
U445_10= NOT(NEXT_BIT_REG_1__10)
U446_10= NOT(NEXT_BIT_REG_2__10)
U447_10= NOT(NEXT_BIT_REG_3__10)
U448_10= NAND(NEXT_BIT_REG_2__10, U445_10)
U449_10= NOT(EOC_10)
U450_10= NAND(U566_10, U565_10)
U451_10= NAND(U571_10, U570_10)
U452_10= NAND(U573_10, U572_10)
U453_10= NAND(U575_10, U574_10)
U454_10= NAND(U577_10, U576_10)
U455_10= NAND(U579_10, U578_10)
U456_10= NAND(U581_10, U580_10)
U457_10= NAND(U583_10, U582_10)
U458_10= NAND(U585_10, U584_10)
U459_10= NAND(U587_10, U586_10)
U460_10= NAND(U589_10, U588_10)
U461_10= NAND(U591_10, U590_10)
U462_10= NAND(U597_10, U596_10)
U463_10= NAND(U601_10, U600_10)
U464_10= NAND(U603_10, U602_10)
U465_10= NAND(LOAD_REG_10, U433_10)
U466_10= NAND(U498_10, U438_10)
U467_10= NOT(U466_10)
U468_10= NAND(CONTA_TMP_REG_0__10, U442_10, U376_10)
U469_10= NAND(U376_10, U379_10)
U470_10= NOT(U444_10)
U471_10= NOT(U448_10)
U472_10= NAND(U441_10, U436_10, SEND_DATA_REG_10)
U473_10= NOT(U424_10)
U474_10= NOT(U421_10)
U475_10= NOT(U423_10)
U476_10= NAND(ADD_291_U29_10, U375_10)
U477_10= NAND(TX_CONTA_REG_1__10, U419_10)
U478_10= NAND(ADD_291_U5_10, U375_10)
U479_10= NAND(TX_CONTA_REG_0__10, U419_10)
U480_10= NAND(ITFC_STATE_REG_0__10, U435_10)
U481_10= NAND(U425_10, U435_10, SHOT_REG_10)
U482_10= NAND(LOAD_REG_10, U480_10)
U483_10= NOT(U431_10)
U484_10= NAND(U483_10, S1_REG_0__10)
U485_10= NAND(S1_REG_1__10, S1_REG_0__10, S1_REG_2__10)
U486_10= NAND(SEND_DATA_REG_10, U484_10)
U487_10= NAND(TRE_REG_10, SEND_REG_10, DSR_10)
U488_10= NAND(SEND_EN_REG_10, U440_10)
U489_10= NAND(S1_REG_2__10, S1_REG_0__10, U428_10, U449_10)
U490_10= OR(S1_REG_2__10, S1_REG_1__10, S1_REG_0__10)
U491_10= NAND(MUX_EN_REG_10, U489_10)
U492_10= NOT(U434_10)
U493_10= NOT(U443_10)
U494_10= NAND(LOAD_DATO_REG_10, U443_10)
U495_10= NAND(ITFC_STATE_REG_1__10, U425_10)
U496_10= NAND(SEND_REG_10, U495_10)
U497_10= NAND(ITFC_STATE_REG_0__10, U435_10)
U498_10= NOT(U439_10)
U499_10= NAND(MPX_REG_10, U439_10)
U500_10= OR(ITFC_STATE_REG_0__10, ITFC_STATE_REG_1__10)
U501_10= NAND(ITFC_STATE_REG_1__10, ITFC_STATE_REG_0__10, TX_END_REG_10)
U502_10= NAND(CONFIRM_REG_10, U500_10)
U503_10= NAND(U441_10, U437_10, S2_REG_1__10)
U504_10= NAND(SHOT_REG_10, U503_10)
U505_10= NAND(S2_REG_0__10, U436_10)
U506_10= NAND(U498_10, MPX_REG_10)
U507_10= NAND(RDY_REG_10, U506_10)
U508_10= NAND(DSR_10, TRE_REG_10)
U509_10= NAND(U379_10, CONTA_TMP_REG_2__10)
U510_10= NAND(CONTA_TMP_REG_3__10, U376_10)
U511_10= NAND(CANALE_REG_3__10, U443_10)
U512_10= NAND(U376_10, CONTA_TMP_REG_2__10)
U513_10= NAND(CANALE_REG_2__10, U443_10)
U514_10= NAND(U470_10, CONTA_TMP_REG_1__10)
U515_10= NAND(CANALE_REG_1__10, U443_10)
U516_10= NAND(CANALE_REG_0__10, U443_10)
U517_10= NAND(U379_10, CONTA_TMP_REG_2__10, U493_10)
U518_10= NAND(U493_10, U379_10)
U519_10= NAND(U518_10, CONTA_TMP_REG_2__10)
U520_10= NAND(U493_10, CONTA_TMP_REG_0__10)
U521_10= NAND(CONTA_TMP_REG_1__10, U520_10)
U522_10= NAND(CONTA_TMP_REG_0__10, U443_10)
U523_10= NAND(TX_END_REG_10, ITFC_STATE_REG_1__10)
U524_10= NAND(TX_END_REG_10, ITFC_STATE_REG_0__10)
U525_10= NAND(ITFC_STATE_REG_1__10, U524_10)
U526_10= NAND(SHOT_REG_10, U425_10)
U527_10= NOT(U465_10)
U528_10= NAND(U595_10, U594_10, U474_10)
U529_10= NAND(NEXT_BIT_REG_1__10, U423_10)
U530_10= OR(NEXT_BIT_REG_1__10, NEXT_BIT_REG_2__10)
U531_10= NAND(U530_10, U422_10)
U532_10= NAND(U447_10, U531_10)
U533_10= NAND(ADD_291_U21_10, U375_10)
U534_10= NAND(TX_CONTA_REG_9__10, U419_10)
U535_10= NAND(ADD_291_U22_10, U375_10)
U536_10= NAND(TX_CONTA_REG_8__10, U419_10)
U537_10= NAND(ADD_291_U23_10, U375_10)
U538_10= NAND(TX_CONTA_REG_7__10, U419_10)
U539_10= NAND(ADD_291_U24_10, U375_10)
U540_10= NAND(TX_CONTA_REG_6__10, U419_10)
U541_10= NAND(ADD_291_U25_10, U375_10)
U542_10= NAND(TX_CONTA_REG_5__10, U419_10)
U543_10= NAND(ADD_291_U26_10, U375_10)
U544_10= NAND(TX_CONTA_REG_4__10, U419_10)
U545_10= NAND(ADD_291_U27_10, U375_10)
U546_10= NAND(TX_CONTA_REG_3__10, U419_10)
U547_10= NAND(ADD_291_U28_10, U375_10)
U548_10= NAND(TX_CONTA_REG_2__10, U419_10)
U549_10= NAND(U378_10, OUT_REG_REG_6__10)
U550_10= NAND(U377_10, OUT_REG_REG_2__10)
U551_10= NAND(U473_10, U445_10)
U552_10= NAND(U471_10, OUT_REG_REG_4__10)
U553_10= NAND(NEXT_BIT_REG_3__10, OUT_REG_REG_0__10)
U554_10= NAND(U550_10, U549_10, U551_10, U553_10, U552_10)
U555_10= NAND(U378_10, OUT_REG_REG_7__10)
U556_10= NAND(U377_10, OUT_REG_REG_3__10)
U557_10= NAND(U471_10, OUT_REG_REG_5__10)
U558_10= NAND(NEXT_BIT_REG_3__10, OUT_REG_REG_1__10)
U559_10= NAND(U558_10, U557_10, U556_10, U555_10)
U560_10= NAND(CONFIRM_REG_10, U438_10)
U561_10= NAND(S1_REG_2__10, S1_REG_0__10)
U562_10= NAND(U431_10, U429_10)
U563_10= OR(EOC_10, S1_REG_1__10)
U564_10= NAND(U563_10, U562_10)
U565_10= NAND(U492_10, U429_10)
U566_10= NAND(SOC_REG_10, U434_10)
U567_10= NAND(ERROR_REG_10, U426_10)
U568_10= NAND(TRE_REG_10, LOAD_REG_10)
U569_10= NAND(U568_10, U567_10)
U570_10= NAND(SEND_REG_10, U508_10)
U571_10= NAND(U569_10, U432_10)
U572_10= NAND(ITFC_STATE_REG_1__10, U425_10)
U573_10= NAND(ITFC_STATE_REG_0__10, U523_10)
U574_10= NAND(OUT_REG_REG_7__10, U465_10)
U575_10= NAND(DATA_IN_7__10, U527_10)
U576_10= NAND(OUT_REG_REG_6__10, U465_10)
U577_10= NAND(DATA_IN_6__10, U527_10)
U578_10= NAND(OUT_REG_REG_5__10, U465_10)
U579_10= NAND(DATA_IN_5__10, U527_10)
U580_10= NAND(OUT_REG_REG_4__10, U465_10)
U581_10= NAND(DATA_IN_4__10, U527_10)
U582_10= NAND(OUT_REG_REG_3__10, U465_10)
U583_10= NAND(DATA_IN_3__10, U527_10)
U584_10= NAND(OUT_REG_REG_2__10, U465_10)
U585_10= NAND(DATA_IN_2__10, U527_10)
U586_10= NAND(OUT_REG_REG_1__10, U465_10)
U587_10= NAND(DATA_IN_1__10, U527_10)
U588_10= NAND(OUT_REG_REG_0__10, U465_10)
U589_10= NAND(DATA_IN_0__10, U527_10)
U590_10= NAND(NEXT_BIT_REG_3__10, U423_10)
U591_10= NAND(U377_10, U475_10)
U592_10= NAND(NEXT_BIT_REG_2__10, U423_10)
U593_10= NAND(U378_10, U475_10)
U594_10= NAND(NEXT_BIT_REG_0__10, U448_10)
U595_10= NAND(U424_10, U422_10)
U596_10= NAND(NEXT_BIT_REG_0__10, U421_10)
U597_10= NAND(U474_10, U532_10)
U598_10= NAND(NEXT_BIT_REG_0__10, U554_10)
U599_10= NAND(U559_10, U422_10)
U600_10= NAND(S2_REG_1__10, U560_10, U441_10)
U601_10= NAND(S2_REG_0__10, U436_10)
U602_10= NAND(S1_REG_2__10, U427_10)
U603_10= NAND(S1_REG_0__10, U564_10)
U604_10= NAND(EOC_10, S1_REG_2__10, U428_10)
U605_10= NAND(U429_10, U430_10, S1_REG_1__10)
GT_255_U7_10= AND(TX_CONTA_REG_3__10, GT_255_U9_10)
ADD_291_U5_10= NOT(TX_CONTA_REG_0__10)
ADD_291_U6_10= NOT(TX_CONTA_REG_1__10)
ADD_291_U7_10= NAND(TX_CONTA_REG_1__10, TX_CONTA_REG_0__10)
ADD_291_U8_10= NOT(TX_CONTA_REG_2__10)
ADD_291_U9_10= NAND(TX_CONTA_REG_2__10, ADD_291_U32_10)
ADD_291_U10_10= NOT(TX_CONTA_REG_3__10)
ADD_291_U11_10= NAND(TX_CONTA_REG_3__10, ADD_291_U33_10)
ADD_291_U12_10= NOT(TX_CONTA_REG_4__10)
ADD_291_U13_10= NAND(TX_CONTA_REG_4__10, ADD_291_U34_10)
ADD_291_U14_10= NOT(TX_CONTA_REG_5__10)
ADD_291_U15_10= NAND(TX_CONTA_REG_5__10, ADD_291_U35_10)
ADD_291_U16_10= NOT(TX_CONTA_REG_6__10)
ADD_291_U17_10= NAND(TX_CONTA_REG_6__10, ADD_291_U36_10)
ADD_291_U18_10= NOT(TX_CONTA_REG_7__10)
ADD_291_U19_10= NAND(TX_CONTA_REG_7__10, ADD_291_U37_10)
ADD_291_U20_10= NOT(TX_CONTA_REG_8__10)
ADD_291_U21_10= NAND(ADD_291_U41_10, ADD_291_U40_10)
ADD_291_U22_10= NAND(ADD_291_U43_10, ADD_291_U42_10)
ADD_291_U23_10= NAND(ADD_291_U45_10, ADD_291_U44_10)
ADD_291_U24_10= NAND(ADD_291_U47_10, ADD_291_U46_10)
ADD_291_U25_10= NAND(ADD_291_U49_10, ADD_291_U48_10)
ADD_291_U26_10= NAND(ADD_291_U51_10, ADD_291_U50_10)
ADD_291_U27_10= NAND(ADD_291_U53_10, ADD_291_U52_10)
ADD_291_U28_10= NAND(ADD_291_U55_10, ADD_291_U54_10)
ADD_291_U29_10= NAND(ADD_291_U57_10, ADD_291_U56_10)
ADD_291_U30_10= NOT(TX_CONTA_REG_9__10)
ADD_291_U31_10= NAND(TX_CONTA_REG_8__10, ADD_291_U38_10)
ADD_291_U32_10= NOT(ADD_291_U7_10)
ADD_291_U33_10= NOT(ADD_291_U9_10)
ADD_291_U34_10= NOT(ADD_291_U11_10)
ADD_291_U35_10= NOT(ADD_291_U13_10)
ADD_291_U36_10= NOT(ADD_291_U15_10)
ADD_291_U37_10= NOT(ADD_291_U17_10)
ADD_291_U38_10= NOT(ADD_291_U19_10)
ADD_291_U39_10= NOT(ADD_291_U31_10)
ADD_291_U40_10= NAND(TX_CONTA_REG_9__10, ADD_291_U31_10)
ADD_291_U41_10= NAND(ADD_291_U39_10, ADD_291_U30_10)
ADD_291_U42_10= NAND(TX_CONTA_REG_8__10, ADD_291_U19_10)
ADD_291_U43_10= NAND(ADD_291_U38_10, ADD_291_U20_10)
ADD_291_U44_10= NAND(TX_CONTA_REG_7__10, ADD_291_U17_10)
ADD_291_U45_10= NAND(ADD_291_U37_10, ADD_291_U18_10)
ADD_291_U46_10= NAND(TX_CONTA_REG_6__10, ADD_291_U15_10)
ADD_291_U47_10= NAND(ADD_291_U36_10, ADD_291_U16_10)
ADD_291_U48_10= NAND(TX_CONTA_REG_5__10, ADD_291_U13_10)
ADD_291_U49_10= NAND(ADD_291_U35_10, ADD_291_U14_10)
ADD_291_U50_10= NAND(TX_CONTA_REG_4__10, ADD_291_U11_10)
ADD_291_U51_10= NAND(ADD_291_U34_10, ADD_291_U12_10)
ADD_291_U52_10= NAND(TX_CONTA_REG_3__10, ADD_291_U9_10)
ADD_291_U53_10= NAND(ADD_291_U33_10, ADD_291_U10_10)
ADD_291_U54_10= NAND(TX_CONTA_REG_2__10, ADD_291_U7_10)
ADD_291_U55_10= NAND(ADD_291_U32_10, ADD_291_U8_10)
ADD_291_U56_10= NAND(TX_CONTA_REG_1__10, ADD_291_U5_10)
ADD_291_U57_10= NAND(TX_CONTA_REG_0__10, ADD_291_U6_10)
GT_255_U6_10= OR(TX_CONTA_REG_7__10, TX_CONTA_REG_9__10, TX_CONTA_REG_8__10, GT_255_U8_10)

