// Seed: 4098613629
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_4 = {id_3, 1 | id_2, -1};
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  output wire id_1;
  tri [id_2 : {  1 'b0 ,  1  +  1 'b0 }] id_6 = -1;
  logic [-1  -  id_2 : -1] id_7;
  ;
  integer id_8;
  ;
endmodule
