Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: bypass.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bypass.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bypass"
Output Format                      : NGC
Target Device                      : xc3s500e-4-ft256

---- Source Options
Top Module Name                    : bypass
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/clk_prescaler.vhd" in Library work.
Entity <clk_prescaler> compiled.
Entity <clk_prescaler> (Architecture <presc_a>) compiled.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/DAC_Control.vhd" in Library work.
Entity <DAC_Control> compiled.
Entity <DAC_Control> (Architecture <DAC_Control>) compiled.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ADC_control.vhd" in Library work.
Entity <ADC_control> compiled.
Entity <ADC_control> (Architecture <adcca>) compiled.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ADC_TOP.vhd" in Library work.
Entity <ADC_TOP> compiled.
Entity <ADC_TOP> (Architecture <adc_top_a>) compiled.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/DAC_TOP.vhd" in Library work.
Entity <DAC_TOP> compiled.
Entity <DAC_TOP> (Architecture <DAC>) compiled.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/bypass.vhd" in Library work.
Entity <bypass> compiled.
Entity <bypass> (Architecture <bypass_a>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <bypass> in library <work> (architecture <bypass_a>) with generics.
	Nbit_data = 12

Analyzing hierarchy for entity <ADC_TOP> in library <work> (architecture <adc_top_a>) with generics.
	ADC_speed = 2
	Nbit = 12

Analyzing hierarchy for entity <DAC_TOP> in library <work> (architecture <DAC>).

Analyzing hierarchy for entity <ADC_control> in library <work> (architecture <adcca>) with generics.
	Nbit_data = 12
	Ncycles_strobe = 1

Analyzing hierarchy for entity <clk_prescaler> in library <work> (architecture <presc_a>) with generics.
	Nbit = 3

Analyzing hierarchy for entity <clk_prescaler> in library <work> (architecture <presc_a>) with generics.
	Nbit = 1

Analyzing hierarchy for entity <DAC_Control> in library <work> (architecture <DAC_Control>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <bypass> in library <work> (Architecture <bypass_a>).
	Nbit_data = 12
WARNING:Xst:753 - "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/bypass.vhd" line 85: Unconnected output port 'DAC_CLR' of component 'DAC_TOP'.
Entity <bypass> analyzed. Unit <bypass> generated.

Analyzing generic Entity <ADC_TOP> in library <work> (Architecture <adc_top_a>).
	ADC_speed = 2
	Nbit = 12
Entity <ADC_TOP> analyzed. Unit <ADC_TOP> generated.

Analyzing generic Entity <ADC_control> in library <work> (Architecture <adcca>).
	Nbit_data = 12
	Ncycles_strobe = 1
INFO:Xst:1433 - Contents of array <temp_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <ADC_control> analyzed. Unit <ADC_control> generated.

Analyzing generic Entity <clk_prescaler.1> in library <work> (Architecture <presc_a>).
	Nbit = 3
Entity <clk_prescaler.1> analyzed. Unit <clk_prescaler.1> generated.

Analyzing Entity <DAC_TOP> in library <work> (Architecture <DAC>).
INFO:Xst:2679 - Register <command> in unit <DAC_TOP> has a constant value of 0011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <address> in unit <DAC_TOP> has a constant value of 1111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<31>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<30>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<29>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<28>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<27>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<26>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<25>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<24>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<3>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<2>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<1>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<0>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <DAC_TOP> analyzed. Unit <DAC_TOP> generated.

Analyzing generic Entity <clk_prescaler.2> in library <work> (Architecture <presc_a>).
	Nbit = 1
Entity <clk_prescaler.2> analyzed. Unit <clk_prescaler.2> generated.

Analyzing Entity <DAC_Control> in library <work> (Architecture <DAC_Control>).
INFO:Xst:1433 - Contents of array <DAC_SEND> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <DAC_Control> analyzed. Unit <DAC_Control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <dacdata<20>> in unit <DAC_TOP> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<16>> in unit <DAC_TOP> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<21>> in unit <DAC_TOP> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<22>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<17>> in unit <DAC_TOP> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<23>> in unit <DAC_TOP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<18>> in unit <DAC_TOP> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dacdata<19>> in unit <DAC_TOP> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ADC_control>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ADC_control.vhd".
WARNING:Xst:646 - Signal <temp_data<12:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | sck_internal              (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 24-bit latch for signal <ADC_Dataout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit register for signal <sck_ctr>.
    Found 6-bit adder for signal <state$add0000> created at line 88.
    Found 6-bit comparator greatequal for signal <state$cmp_ge0000> created at line 80.
    Found 6-bit comparator greatequal for signal <state$cmp_ge0001> created at line 90.
    Found 26-bit register for signal <temp_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ADC_control> synthesized.


Synthesizing Unit <clk_prescaler_1>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/clk_prescaler.vhd".
    Found 1-bit register for signal <clk_internal>.
    Found 3-bit up counter for signal <ctr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_prescaler_1> synthesized.


Synthesizing Unit <clk_prescaler_2>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/clk_prescaler.vhd".
    Found 1-bit register for signal <clk_internal>.
    Found 1-bit register for signal <ctr<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clk_prescaler_2> synthesized.


Synthesizing Unit <DAC_Control>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/DAC_Control.vhd".
    Register <RDY> equivalent to <DAC_CS> has been removed
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | RST                       (positive)           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <DAC_SCK>.
    Found 1-bit register for signal <DAC_MOSI>.
    Found 1-bit register for signal <DAC_CS>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 54.
    Found 6-bit register for signal <index>.
    Found 6-bit adder for signal <index$addsub0000> created at line 59.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <DAC_Control> synthesized.


Synthesizing Unit <ADC_TOP>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/ADC_TOP.vhd".
Unit <ADC_TOP> synthesized.


Synthesizing Unit <DAC_TOP>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/DAC_TOP.vhd".
WARNING:Xst:646 - Signal <command> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <DAC_CLR>.
    Found 12-bit register for signal <dacdata<15:4>>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <DAC_TOP> synthesized.


Synthesizing Unit <bypass>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/bypass.vhd".
WARNING:Xst:646 - Signal <concatenated_data<23:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bypass> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 47
 1-bit register                                        : 45
 6-bit register                                        : 2
# Latches                                              : 1
 24-bit latch                                          : 1
# Comparators                                          : 2
 6-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <dac/U1/state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 idle  | 0001
 ready | 0010
 send  | 0100
 check | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <adc/adc_ctrl/state/FSM> on signal <state[1:2]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 00
 start_conversion       | 01
 wait_for_sample        | 11
 conversion_in_progress | 10
------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Latches                                              : 1
 24-bit latch                                          : 1
# Comparators                                          : 2
 6-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bypass> ...

Optimizing unit <DAC_Control> ...

Optimizing unit <ADC_control> ...
WARNING:Xst:1293 - FF/Latch <sck_ctr_5> has a constant value of 0 in block <ADC_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sck_ctr_5> has a constant value of 0 in block <ADC_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sck_ctr_5> has a constant value of 0 in block <ADC_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sck_ctr_5> has a constant value of 0 in block <ADC_control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DAC_TOP> ...
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_23> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_22> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_21> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_20> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_19> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_18> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_17> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_16> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_15> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_14> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_13> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/ADC_Dataout_12> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_10> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_9> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_11> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_8> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_7> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_6> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_5> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_4> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_3> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_2> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_1> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <adc/adc_ctrl/temp_data_0> of sequential type is unconnected in block <bypass>.
WARNING:Xst:2677 - Node <dac/DAC_CLR> of sequential type is unconnected in block <bypass>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bypass, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bypass.ngr
Top Level Output File Name         : bypass
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 95
#      INV                         : 5
#      LUT2                        : 7
#      LUT2_D                      : 5
#      LUT2_L                      : 6
#      LUT3                        : 14
#      LUT3_D                      : 3
#      LUT3_L                      : 5
#      LUT4                        : 37
#      LUT4_D                      : 1
#      LUT4_L                      : 7
#      MUXF5                       : 4
#      MUXF6                       : 1
# FlipFlops/Latches                : 62
#      FDC                         : 17
#      FDCE                        : 2
#      FDE                         : 31
#      LD                          : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-4 

 Number of Slices:                       59  out of   4656     1%  
 Number of Slice Flip Flops:             62  out of   9312     0%  
 Number of 4 input LUTs:                 90  out of   9312     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    190     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)               | Load  |
-------------------------------------------------------------+-------------------------------------+-------+
clk                                                          | BUFGP                               | 18    |
adc/adc_ctrl/state_cmp_eq0000(adc/adc_ctrl/state_FSM_Out01:O)| NONE(*)(adc/adc_ctrl/ADC_Dataout_11)| 12    |
adc/sck_prescaler/clk_internal                               | NONE(adc/adc_ctrl/state_FSM_FFd2)   | 19    |
dac/prescal/clk_internal                                     | NONE(dac/U1/DAC_MOSI)               | 13    |
-------------------------------------------------------------+-------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+-----------------------------+-------+
Control Signal                               | Buffer(FF name)             | Load  |
---------------------------------------------+-----------------------------+-------+
adc/adc_ctrl/rst_inv(dac/U1/RST_inv1_INV_0:O)| NONE(adc/adc_ctrl/sck_ctr_0)| 19    |
---------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.464ns (Maximum Frequency: 183.016MHz)
   Minimum input arrival time before clock: 5.421ns
   Maximum output required time after clock: 6.290ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.151ns (frequency: 317.360MHz)
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Delay:               3.151ns (Levels of Logic = 1)
  Source:            adc/sck_prescaler/clk_internal (FF)
  Destination:       adc/sck_prescaler/clk_internal (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: adc/sck_prescaler/clk_internal to adc/sck_prescaler/clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.591   1.128  adc/sck_prescaler/clk_internal (adc/sck_prescaler/clk_internal)
     INV:I->O              1   0.704   0.420  adc/sck_prescaler/clk_internal_not00011_INV_0 (adc/sck_prescaler/clk_internal_not0001)
     FDCE:D                    0.308          adc/sck_prescaler/clk_internal
    ----------------------------------------
    Total                      3.151ns (1.603ns logic, 1.548ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc/sck_prescaler/clk_internal'
  Clock period: 4.823ns (frequency: 207.340MHz)
  Total number of paths / destination ports: 152 / 19
-------------------------------------------------------------------------
Delay:               4.823ns (Levels of Logic = 3)
  Source:            adc/adc_ctrl/sck_ctr_0 (FF)
  Destination:       adc/adc_ctrl/sck_ctr_3 (FF)
  Source Clock:      adc/sck_prescaler/clk_internal rising
  Destination Clock: adc/sck_prescaler/clk_internal rising

  Data Path: adc/adc_ctrl/sck_ctr_0 to adc/adc_ctrl/sck_ctr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.591   1.209  adc/adc_ctrl/sck_ctr_0 (adc/adc_ctrl/sck_ctr_0)
     LUT4:I0->O            1   0.704   0.499  adc/adc_ctrl/sck_ctr_mux0000<3>36_SW0 (N38)
     LUT2_L:I1->LO         1   0.704   0.104  adc/adc_ctrl/sck_ctr_mux0000<3>36 (adc/adc_ctrl/sck_ctr_mux0000<3>36)
     LUT4:I3->O            1   0.704   0.000  adc/adc_ctrl/sck_ctr_mux0000<3>92 (adc/adc_ctrl/sck_ctr_mux0000<3>)
     FDC:D                     0.308          adc/adc_ctrl/sck_ctr_3
    ----------------------------------------
    Total                      4.823ns (3.011ns logic, 1.812ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dac/prescal/clk_internal'
  Clock period: 5.464ns (frequency: 183.016MHz)
  Total number of paths / destination ports: 96 / 13
-------------------------------------------------------------------------
Delay:               5.464ns (Levels of Logic = 5)
  Source:            dac/U1/index_0 (FF)
  Destination:       dac/U1/DAC_MOSI (FF)
  Source Clock:      dac/prescal/clk_internal rising
  Destination Clock: dac/prescal/clk_internal rising

  Data Path: dac/U1/index_0 to dac/U1/DAC_MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.052  dac/U1/index_0 (dac/U1/index_0)
     LUT3:I2->O            1   0.704   0.000  dac/U1/Mmux__varindex0000_10 (dac/U1/Mmux__varindex0000_10)
     MUXF5:I0->O           1   0.321   0.000  dac/U1/Mmux__varindex0000_8_f5 (dac/U1/Mmux__varindex0000_8_f5)
     MUXF6:I0->O           1   0.521   0.424  dac/U1/Mmux__varindex0000_6_f6 (dac/U1/Mmux__varindex0000_6_f6)
     LUT4_L:I3->LO         1   0.704   0.135  dac/U1/Mmux__varindex0000_3 (dac/U1/Mmux__varindex0000_3)
     LUT3:I2->O            1   0.704   0.000  dac/U1/DAC_MOSI_mux00001 (dac/U1/DAC_MOSI_mux0000)
     FDE:D                     0.308          dac/U1/DAC_MOSI
    ----------------------------------------
    Total                      5.464ns (3.853ns logic, 1.611ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc/sck_prescaler/clk_internal'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.421ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       adc/adc_ctrl/temp_data_23 (FF)
  Destination Clock: adc/sck_prescaler/clk_internal rising

  Data Path: rst to adc/adc_ctrl/temp_data_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  rst_IBUF (rst_IBUF)
     LUT4_D:I0->O          7   0.704   0.712  adc/adc_ctrl/temp_data_0_and000021 (adc/adc_ctrl/N7)
     LUT4:I3->O            1   0.704   0.420  adc/adc_ctrl/temp_data_22_and00001 (adc/adc_ctrl/temp_data_22_and0000)
     FDE:CE                    0.555          adc/adc_ctrl/temp_data_22
    ----------------------------------------
    Total                      5.421ns (3.181ns logic, 2.240ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dac/prescal/clk_internal'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.706ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       dac/U1/DAC_MOSI (FF)
  Destination Clock: dac/prescal/clk_internal rising

  Data Path: rst to dac/U1/DAC_MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   0.933  rst_IBUF (rst_IBUF)
     FDE:CE                    0.555          dac/U1/DAC_MOSI
    ----------------------------------------
    Total                      2.706ns (1.773ns logic, 0.933ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.546ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dac/dacdata_14 (FF)
  Destination Clock: clk rising

  Data Path: rst to dac/dacdata_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  rst_IBUF (rst_IBUF)
     LUT2:I0->O           12   0.704   0.961  dac/dacdata_4_and00001 (dac/dacdata_4_and0000)
     FDE:CE                    0.555          dac/dacdata_4
    ----------------------------------------
    Total                      4.546ns (2.477ns logic, 2.069ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dac/prescal/clk_internal'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            dac/U1/DAC_CS (FF)
  Destination:       SPI1_SS (PAD)
  Source Clock:      dac/prescal/clk_internal rising

  Data Path: dac/U1/DAC_CS to SPI1_SS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  dac/U1/DAC_CS (dac/U1/DAC_CS)
     OBUF:I->O                 3.272          SPI1_SS_OBUF (SPI1_SS)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adc/sck_prescaler/clk_internal'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              6.179ns (Levels of Logic = 2)
  Source:            adc/adc_ctrl/state_FSM_FFd2 (FF)
  Destination:       AD_CONV (PAD)
  Source Clock:      adc/sck_prescaler/clk_internal rising

  Data Path: adc/adc_ctrl/state_FSM_FFd2 to AD_CONV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  adc/adc_ctrl/state_FSM_FFd2 (adc/adc_ctrl/state_FSM_FFd2)
     LUT2:I0->O            1   0.704   0.420  adc/adc_ctrl/state_FSM_Out11 (AD_CONV_OBUF)
     OBUF:I->O                 3.272          AD_CONV_OBUF (AD_CONV)
    ----------------------------------------
    Total                      6.179ns (4.567ns logic, 1.612ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.290ns (Levels of Logic = 2)
  Source:            adc/sck_prescaler/clk_internal (FF)
  Destination:       SPI0_SCK (PAD)
  Source Clock:      clk rising

  Data Path: adc/sck_prescaler/clk_internal to SPI0_SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.591   1.303  adc/sck_prescaler/clk_internal (adc/sck_prescaler/clk_internal)
     LUT3:I0->O            1   0.704   0.420  adc/SPI_SCK1 (SPI0_SCK_OBUF)
     OBUF:I->O                 3.272          SPI0_SCK_OBUF (SPI0_SCK)
    ----------------------------------------
    Total                      6.290ns (4.567ns logic, 1.723ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.45 secs
 
--> 


Total memory usage is 522256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   25 (   0 filtered)

