Voltageboard settings: [1.125, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 274877906941, 'ColConfig1': 68719476734, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	0	 4	 0	Row	99	 5	135 	 1415 	 14.15	1656205128.3325279 
0	0	 4	 1	Row	175	 2	40 	 552 	 5.52	1656205128.3325279 
0	0	 4	 2	Row	175	 9	251 	 2555 	 25.55	1656205128.3325279 
0	0	 4	 3	Row	175	 8	160 	 2208 	 22.08	1656205128.3325279 
0	0	 4	 4	Row	251	 4	3 	 1027 	 10.27	1656205128.3325279 
0	[0;31;40m21[0m	 [0;31;40m7[0m	 8	Row	160	 4	4 	 1028 	 10.28	1656205128.3325279 
1	0	 [0;31;40m7[0m	 4	Row	0	 6	14 	 1550 	 15.5	1656205128.877026 
1	[0;31;40m27[0m	 [0;31;40m7[0m	 4	Row	128	 6	14 	 1550 	 15.5	1656205128.877026 
1	[0;31;40m14[0m	 [0;31;40m2[0m	 4	Row	132	 15	9 	 3849 	 38.49	1656205128.877026 
1	0	 4	 4	Row	133	 15	13 	 3853 	 38.53	1656205128.877026 
1	0	 [0;31;40m6[0m	 4	Row	134	 15	14 	 3854 	 38.54	1656205128.877026 
1	[0;31;40m21[0m	 [0;31;40m3[0m	 4	Row	7	 15	11 	 3851 	 38.51	1656205128.877026 
1	[0;31;40m21[0m	 [0;31;40m3[0m	 4	Row	136	 15	6 	 3846 	 38.46	1656205128.877026 
1	0	 [0;31;40m2[0m	 4	Row	137	 7	4 	 1796 	 17.96	1656205128.877026 
1	[0;31;40m24[0m	 [0;31;40m5[0m	 4	Row	138	 15	14 	 3854 	 38.54	1656205128.877026 
1	[0;31;40m12[0m	 [0;31;40m0[0m	 4	Row	139	 15	14 	 3854 	 38.54	1656205128.877026 
1	[0;31;40m28[0m	 [0;31;40m1[0m	 4	Row	140	 15	14 	 3854 	 38.54	1656205128.877026 
1	[0;31;40m18[0m	 [0;31;40m3[0m	 4	Row	141	 5	2 	 1282 	 12.82	1656205128.877026 
1	[0;31;40m8[0m	 [0;31;40m1[0m	 4	Row	142	 15	12 	 3852 	 38.52	1656205128.877026 
1	[0;31;40m18[0m	 [0;31;40m1[0m	 4	Row	143	 5	1 	 1281 	 12.81	1656205128.877026 
1	[0;31;40m5[0m	 [0;31;40m2[0m	 4	Row	144	 15	11 	 3851 	 38.51	1656205128.877026 
1	[0;31;40m17[0m	 [0;31;40m1[0m	 4	Row	145	 15	3 	 3843 	 38.43	1656205128.877026 
1	0	 [0;31;40m7[0m	 4	Row	146	 5	5 	 1285 	 12.85	1656205128.877026 
1	[0;31;40m28[0m	 4	 4	Row	147	 15	5 	 3845 	 38.45	1656205128.877026 
1	[0;31;40m22[0m	 4	 4	Row	148	 15	15 	 3855 	 38.55	1656205128.877026 
1	[0;31;40m23[0m	 [0;31;40m6[0m	 4	Row	149	 5	15 	 1295 	 12.95	1656205128.877026 
1	[0;31;40m31[0m	 [0;31;40m5[0m	 4	Row	150	 5	5 	 1285 	 12.85	1656205128.877026 
1	[0;31;40m2[0m	 [0;31;40m6[0m	 4	Row	151	 15	6 	 3846 	 38.46	1656205128.877026 
1	[0;31;40m6[0m	 [0;31;40m2[0m	 4	Row	152	 15	12 	 3852 	 38.52	1656205128.877026 
1	[0;31;40m22[0m	 [0;31;40m0[0m	 4	Row	153	 5	1 	 1281 	 12.81	1656205128.877026 
1	[0;31;40m9[0m	 [0;31;40m7[0m	 4	Row	154	 15	4 	 3844 	 38.44	1656205128.877026 
1	[0;31;40m16[0m	 [0;31;40m3[0m	 4	Row	155	 5	4 	 1284 	 12.84	1656205128.877026 
1	[0;31;40m9[0m	 [0;31;40m6[0m	 4	Row	156	 5	4 	 1284 	 12.84	1656205128.877026 
1	[0;31;40m8[0m	 [0;31;40m6[0m	 4	Row	157	 5	1 	 1281 	 12.81	1656205128.877026 
1	0	 [0;31;40m0[0m	 4	Row	158	 15	9 	 3849 	 38.49	1656205128.877026 
1	[0;31;40m3[0m	 4	 4	Row	159	 5	6 	 1286 	 12.86	1656205128.877026 
1	[0;31;40m9[0m	 [0;31;40m5[0m	 4	Row	160	 15	2 	 3842 	 38.42	1656205128.877026 
1	[0;31;40m10[0m	 [0;31;40m6[0m	 4	Row	161	 5	9 	 1289 	 12.89	1656205128.877026 
1	[0;31;40m13[0m	 [0;31;40m7[0m	 4	Row	162	 15	10 	 3850 	 38.5	1656205128.877026 
