Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 16:07:39 2022
| Host         : LAPTOP-58SCFF8G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             168 |           50 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal           |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                   | alarmcompare_i/alarm_i/Dposition_i/s_pst_reg[0]_0                     |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                   | alarmcompare_i/alarm_i/Dposition_i/s_pst_reg[1]_0                     |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                   | alarmcompare_i/alarm_i/Dposition_i/s_pst_reg[1]_2                     |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                   |                                                                       |                4 |              4 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/clk_en_i/s_S1             | Clock_i/clk_en_i/s_S2_reg[2][0]                                       |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/clk_en_i/s_H1             | Clock_i/clk_en_i/s_H2_reg[3][0]                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/clk_en_i/s_H1_reg[2][0]   | Clock_i/clk_en_i/s_H1_reg[3][0]                                       |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/clk_en_i/E[0]             | Clock_i/clk_en_i/SR[0]                                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/clk_en_i/s_S2_reg[3][0]   | Clock_i/clk_en_i/s_M1_reg[3][0]                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/clk_en_i/s_S2_reg[2]_0[0] | Clock_i/clk_en_i/s_M2_reg[2][0]                                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                   | BTNC_IBUF                                                             |                9 |             17 |         1.89 |
|  CLK100MHZ_IBUF_BUFG |                                   | SW_IBUF                                                               |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                   | Clock_i/clk_en_i/s_cnt_local[0]_i_1_n_0                               |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                   | alarmcompare_i/alarm_i/Dposition_i/clk_en_i/s_cnt_local[0]_i_1__2_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                   | alarmcompare_i/alarm_i/clk_en_i/s_cnt_local[0]_i_1__1_n_0             |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                   | driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1__0_n_0                      |                8 |             31 |         3.88 |
+----------------------+-----------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


