// Seed: 367884384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output tri id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_8 - id_9;
  parameter id_16 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_2 = 32'd2,
    parameter id_4 = 32'd94
) (
    input  wand  _id_0,
    output logic id_1,
    output tri   _id_2
);
  initial begin : LABEL_0
    id_1 <= {-1'b0, -1, id_0 !== 1};
  end
  logic [  id_2 : -1] _id_4;
  wire  [id_0 : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = -1;
endmodule
