EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 6
Title "Payload Controller - Top Level"
Date ""
Rev "A"
Comp "Advanced eXperimental Payloads | UNL Aerospace Club"
Comment1 "Copyright (c) 2022"
Comment2 "Designer: WSA"
Comment3 "Reviewer:"
Comment4 "Approved: "
$EndDescr
$Sheet
S 9100 6100 1700 1350
U 635FEB2F
F0 "Resistor Ladder" 50
F1 "resistor_ladder.sch" 50
F2 "V_PANEL" I R 10800 6750 50 
F3 "~LADDER_EN" I L 9100 6450 50 
F4 "LADDER_CLOCK" I L 9100 6600 50 
F5 "~LADDER_RESET" I L 9100 6750 50 
F6 "LADDER_LATCH" I L 9100 6900 50 
F7 "SCL" I L 9100 7100 50 
F8 "SDA" I L 9100 7200 50 
$EndSheet
$Sheet
S 9100 4500 1700 1400
U 63C503EE
F0 "Curve Tracer" 50
F1 "curve_tracer.sch" 50
F2 "PANEL_VOLTAGE" I R 10800 5100 50 
F3 "LADDER_VOLTAGE" I R 10800 5350 50 
F4 "SCLK" I L 9100 4750 50 
F5 "MOSI" I L 9100 4900 50 
F6 "MISO" I L 9100 5050 50 
F7 "ADC_CS" I L 9100 5200 50 
F8 "ADC_CLK" I L 9100 5350 50 
F9 "ADC_DRDY" I L 9100 5500 50 
F10 "ADC_SYNC" I L 9100 5650 50 
$EndSheet
$Sheet
S 9100 2550 1700 1750
U 635FE71D
F0 "Perovskite Switches" 50
F1 "switcher.sch" 50
F2 "ENABLE_TEST_SOURCE" I L 9100 3700 50 
F3 "RESET_PANEL_SWITCH" I L 9100 2850 50 
F4 "ENABLE_PANEL_SWITCH" I L 9100 3000 50 
F5 "10-19_CLOCK" I L 9100 3150 50 
F6 "0-9_CLOCK" I L 9100 3300 50 
F7 "PANEL_POSITIVE" O R 10800 3250 50 
F8 "REVERSE_BIAS" I L 9100 3550 50 
F9 "SDA" I L 9100 4000 50 
F10 "SCL" I L 9100 3900 50 
$EndSheet
$Sheet
S 5950 2550 1700 5950
U 63D21EEE
F0 "Payload Controller" 50
F1 "mission_payload.sch" 50
F2 "RESET_PANEL_SWITCH" I R 7650 2850 50 
F3 "ENABLE_PANEL_SWITCH" I R 7650 3000 50 
F4 "10-19_CLOCK" I R 7650 3150 50 
F5 "0-9_CLOCK" I R 7650 3300 50 
F6 "ENABLE_TEST_SOURCE" I R 7650 3700 50 
F7 "SCL" I R 7650 7100 50 
F8 "SDA" I R 7650 7200 50 
F9 "~LADDER_EN" I R 7650 6450 50 
F10 "LADDER_CLOCK" I R 7650 6600 50 
F11 "~LADDER_RESET" I R 7650 6750 50 
F12 "LADDER_LATCH" I R 7650 6900 50 
F13 "SCLK" I R 7650 4750 50 
F14 "MOSI" I R 7650 4900 50 
F15 "MISO" I R 7650 5050 50 
F16 "ADC_CLK" I R 7650 5350 50 
F17 "ADC_CS" I R 7650 5200 50 
F18 "ADC_DRDY" I R 7650 5500 50 
F19 "ADC_SYNC" I R 7650 5650 50 
F20 "REVERSE_BIAS" I R 7650 3550 50 
$EndSheet
$Sheet
S 9100 7650 1700 850 
U 63D2A1C8
F0 "Sun Sensor" 50
F1 "sun_sensor.sch" 50
F2 "SCL" I L 9100 8250 50 
F3 "SDA" I L 9100 7950 50 
$EndSheet
Wire Wire Line
	7650 7100 8050 7100
Connection ~ 8050 7100
Wire Wire Line
	8050 7100 9100 7100
Wire Wire Line
	9100 3900 8050 3900
Wire Wire Line
	8050 3900 8050 7100
Wire Wire Line
	8150 4000 8150 7200
Wire Wire Line
	7650 2850 9100 2850
Wire Wire Line
	7650 3000 9100 3000
Wire Wire Line
	7650 3150 9100 3150
Wire Wire Line
	7650 3300 9100 3300
Wire Wire Line
	7650 3550 9100 3550
Wire Wire Line
	7650 3700 9100 3700
Wire Wire Line
	7650 4750 9100 4750
Wire Wire Line
	7650 4900 9100 4900
Wire Wire Line
	7650 5050 9100 5050
Wire Wire Line
	7650 5200 9100 5200
Wire Wire Line
	7650 5350 9100 5350
Wire Wire Line
	7650 5500 9100 5500
Wire Wire Line
	7650 5650 9100 5650
Wire Wire Line
	7650 6450 9100 6450
Wire Wire Line
	7650 6600 9100 6600
Wire Wire Line
	7650 6750 9100 6750
Wire Wire Line
	7650 6900 9100 6900
Wire Wire Line
	10800 3250 10900 3250
Wire Wire Line
	10900 3250 10900 5100
Wire Wire Line
	10900 5100 10800 5100
Wire Wire Line
	10800 5350 10900 5350
Wire Wire Line
	10900 5350 10900 6750
Wire Wire Line
	10900 6750 10800 6750
Wire Wire Line
	8150 7950 8150 7200
Wire Wire Line
	9100 8250 8050 8250
Wire Wire Line
	8050 8250 8050 7100
Connection ~ 8150 7200
Wire Wire Line
	8150 7200 7650 7200
Wire Wire Line
	8150 7200 9100 7200
Wire Wire Line
	8150 7950 9100 7950
Wire Wire Line
	8150 4000 9100 4000
$EndSCHEMATC
