module top_module(
	output one);

	// Assign logic high to the output
	assign one = 1'b1;

endmodule
