msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2023-12-13 12:07+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdlexamplessimple-onescounter_with_clear/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.3-rc\n"

#: ../../source/SpinalHDL/Examples/Simple ones/counter_with_clear.rst:2
msgid "Counter with clear"
msgstr "带清零的计数器"

#: ../../source/SpinalHDL/Examples/Simple ones/counter_with_clear.rst:4
msgid ""
"This example defines a component with a ``clear`` input and a ``value`` "
"output. Each clock cycle, the ``value`` output is incrementing, but when "
"``clear`` is high, ``value`` is cleared."
msgstr ""
"此示例定义了一个具有 ``clear`` 输入和 ``value`` 输出的组件。每个时钟周期 "
"``value`` 输出都会递增，但是当 ``clear`` 为高电平时，``value`` 被清零。"
