$date
	Sun Jan 26 11:27:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 2 ( S3 $end
$var reg 2 ) NS [1:0] $end
$var reg 2 * PS [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
0$
1#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
0#
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#47000
b1 )
1$
#50000
0"
#55000
b10 )
b1 *
1"
#60000
0"
#65000
b11 )
b10 *
1"
#67000
b0 )
0$
#70000
0"
#75000
b0 *
1"
#77000
b1 )
1$
#80000
0"
#85000
b10 )
b1 *
1"
#90000
0"
#95000
b11 )
b10 *
1"
#97000
b0 )
0$
#100000
0"
#105000
b0 *
1"
#110000
0"
#115000
1"
#117000
b1 )
1$
#120000
0"
#125000
b10 )
b1 *
1"
#130000
0"
#135000
b11 )
b10 *
1"
#137000
b0 )
0$
#140000
0"
#145000
b0 *
1"
#147000
