<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral__declaration" xml:lang="en-US">
<title>Peripheral_declaration</title>
<indexterm><primary>Peripheral_declaration</primary></indexterm>
Collaboration diagram for Peripheral_declaration:<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___peripheral__declaration.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9">TIM3</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM3_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM4_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM5_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314">TIM6</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM6_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394">TIM7</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM7_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM12_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5a959a833074d59bf6cc7fb437c65b18">TIM13</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM13_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM14_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5359a088f5d8b20ce74d920e46059304">RTC</link>&#160;&#160;&#160;((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *) RTC_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9821fd01757986612ddb8982e2fe27f1">WWDG</link>&#160;&#160;&#160;((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *) WWDG_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad16b79dd94ee85d261d08a8ee94187e7">IWDG</link>&#160;&#160;&#160;((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *) IWDG_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9efe6de71871a01dd38abcb229f30c02">I2S2ext</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S2ext_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gab2339cbf25502bf562b19208b1b257fc">SPI3</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI3_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga15b3a03302ed53911099c5216da0b1cf">I2S3ext</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S3ext_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf114a9eab03ca08a6fb720e511595930">USART2</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART3_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga7c035f6f443c999fc043b2b7fb598800">UART4</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART4_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART5_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gab45d257574da6fe1f091cc45b7eda6cc">I2C1</link>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</link>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga1489b37ed2bca9d9c659119590583bda">I2C3</link>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C3_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4964ecb6a5c689aaf8ee2832b8093aac">CAN1</link>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac5e4c86ed487dc91418b156e24808033">CAN2</link>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e">PWR</link>&#160;&#160;&#160;((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *) PWR_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaffb5ff8779fa698f3c7165a617d56e4f">DAC1</link>&#160;&#160;&#160;((<link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</link>&#160;&#160;&#160;((<link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>) /* Kept for legacy purpose */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e">TIM8</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM8_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga92871691058ff7ccffd7635930cb08da">USART1</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART6_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac5503ae96c26b4475226f96715a1bf1e">ADC2</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae917784606daf6b04c9b7b96b40c2f74">ADC3</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC3_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga813de18391e45c0854aafd470c2d547f">ADC123_COMMON</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *) ADC123_COMMON_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga54d148b91f3d356713f7e367a2243bea">ADC</link>&#160;&#160;&#160;ADC123_COMMON</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga8149aa2760fffac16bc75216d5fd9331">SDIO</link>&#160;&#160;&#160;((<link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link> *) SDIO_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad483be344a28ac800be8f03654a9612f">SPI1</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</link>&#160;&#160;&#160;((<link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link> *) SYSCFG_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac">EXTI</link>&#160;&#160;&#160;((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *) EXTI_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e">TIM9</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM9_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM10_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac485358099728ddae050db37924dd6b7">GPIOA</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOA_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOB_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08">GPIOC</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOC_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOD_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOE_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOF_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414">GPIOG</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOG_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285">GPIOH</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOH_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOI_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1">CRC</link>&#160;&#160;&#160;((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *) CRC_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>&#160;&#160;&#160;((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *) RCC_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</link>&#160;&#160;&#160;((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *) FLASH_R_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9">DMA1</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream0_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream3_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream4_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream5_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac95127480470900755953f1cfe68567d">DMA1_Stream6</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream6_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream7_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d">DMA2</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream0_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream1_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream2_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream3_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream4_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac40f58718761251875b5a897287efd83">DMA2_Stream5</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream5_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream6_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream7_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3a3f60de4318afbd0b3318e7a416aadc">ETH</link>&#160;&#160;&#160;((<link linkend="_struct_e_t_h___type_def">ETH_TypeDef</link> *) ETH_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga049d9f61cb078d642e68f3c22bb6d90c">DCMI</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_m_i___type_def">DCMI_TypeDef</link> *) DCMI_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5b0885b8b55bbc13691092b704d9309f">RNG</link>&#160;&#160;&#160;((<link linkend="_struct_r_n_g___type_def">RNG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</link>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1___type_def">FSMC_Bank1_TypeDef</link> *) FSMC_Bank1_R_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</link>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1_e___type_def">FSMC_Bank1E_TypeDef</link> *) FSMC_Bank1E_R_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga37d7365ac249959b103d7b91d74e776d">FSMC_Bank2_3</link>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank2__3___type_def">FSMC_Bank2_3_TypeDef</link> *) FSMC_Bank2_3_R_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</link>&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank4___type_def">FSMC_Bank4_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</link>&#160;&#160;&#160;((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9ebb053ee138fb47cdfede0e3371123d">USB_OTG_FS</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_b___o_t_g___global_type_def">USB_OTG_GlobalTypeDef</link> *) USB_OTG_FS_PERIPH_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga820f5f7cb0a7af72a2444a1903fd83bc">USB_OTG_HS</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_b___o_t_g___global_type_def">USB_OTG_GlobalTypeDef</link> *) USB_OTG_HS_PERIPH_BASE)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___peripheral__declaration_1ga54d148b91f3d356713f7e367a2243bea"/><section>
    <title>ADC</title>
<indexterm><primary>ADC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ADC</secondary></indexterm>
<para><computeroutput>#define ADC&#160;&#160;&#160;ADC123_COMMON</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01094">1094</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga90d2d5c526ce5c0a551f533eccbee71a"/><section>
    <title>ADC1</title>
<indexterm><primary>ADC1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ADC1</secondary></indexterm>
<para><computeroutput>#define ADC1&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01089">1089</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga813de18391e45c0854aafd470c2d547f"/><section>
    <title>ADC123_COMMON</title>
<indexterm><primary>ADC123_COMMON</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ADC123_COMMON</secondary></indexterm>
<para><computeroutput>#define ADC123_COMMON&#160;&#160;&#160;((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *) ADC123_COMMON_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01092">1092</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac5503ae96c26b4475226f96715a1bf1e"/><section>
    <title>ADC2</title>
<indexterm><primary>ADC2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ADC2</secondary></indexterm>
<para><computeroutput>#define ADC2&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01090">1090</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gae917784606daf6b04c9b7b96b40c2f74"/><section>
    <title>ADC3</title>
<indexterm><primary>ADC3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ADC3</secondary></indexterm>
<para><computeroutput>#define ADC3&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) ADC3_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01091">1091</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga4964ecb6a5c689aaf8ee2832b8093aac"/><section>
    <title>CAN1</title>
<indexterm><primary>CAN1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>CAN1</secondary></indexterm>
<para><computeroutput>#define CAN1&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01080">1080</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac5e4c86ed487dc91418b156e24808033"/><section>
    <title>CAN2</title>
<indexterm><primary>CAN2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>CAN2</secondary></indexterm>
<para><computeroutput>#define CAN2&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) CAN2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01081">1081</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1"/><section>
    <title>CRC</title>
<indexterm><primary>CRC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>CRC</secondary></indexterm>
<para><computeroutput>#define CRC&#160;&#160;&#160;((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *) CRC_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01111">1111</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga4aa2a4ab86ce00c23035e5cee2e7fc7e"/><section>
    <title>DAC</title>
<indexterm><primary>DAC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DAC</secondary></indexterm>
<para><computeroutput>#define DAC&#160;&#160;&#160;((<link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>) /* Kept for legacy purpose */</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01084">1084</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaffb5ff8779fa698f3c7165a617d56e4f"/><section>
    <title>DAC1</title>
<indexterm><primary>DAC1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DAC1</secondary></indexterm>
<para><computeroutput>#define DAC1&#160;&#160;&#160;((<link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01083">1083</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga92ec6d9ec2251fda7d4ce09748cd74b4"/><section>
    <title>DBGMCU</title>
<indexterm><primary>DBGMCU</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DBGMCU</secondary></indexterm>
<para><computeroutput>#define DBGMCU&#160;&#160;&#160;((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01139">1139</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga049d9f61cb078d642e68f3c22bb6d90c"/><section>
    <title>DCMI</title>
<indexterm><primary>DCMI</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DCMI</secondary></indexterm>
<para><computeroutput>#define DCMI&#160;&#160;&#160;((<link linkend="_struct_d_c_m_i___type_def">DCMI_TypeDef</link> *) DCMI_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01133">1133</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9"/><section>
    <title>DMA1</title>
<indexterm><primary>DMA1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1</secondary></indexterm>
<para><computeroutput>#define DMA1&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01114">1114</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga61247dd5d594289c404dd8774202dfd8"/><section>
    <title>DMA1_Stream0</title>
<indexterm><primary>DMA1_Stream0</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream0</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream0&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream0_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01115">1115</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf7d82f110f19982d483eebc465d222b2"/><section>
    <title>DMA1_Stream1</title>
<indexterm><primary>DMA1_Stream1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream1</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream1&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01116">1116</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gad0e2140b8eeec3594035f1a7bf2a7250"/><section>
    <title>DMA1_Stream2</title>
<indexterm><primary>DMA1_Stream2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream2</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream2&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01117">1117</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga96ac1af7a92469fe86a9fbdec091f25d"/><section>
    <title>DMA1_Stream3</title>
<indexterm><primary>DMA1_Stream3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream3</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream3&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream3_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01118">1118</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga87df45f4b82e0b3a8c1b17f1a77aecdb"/><section>
    <title>DMA1_Stream4</title>
<indexterm><primary>DMA1_Stream4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream4</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream4&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream4_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01119">1119</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac3abc20f80e25c19b02104ad34eae652"/><section>
    <title>DMA1_Stream5</title>
<indexterm><primary>DMA1_Stream5</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream5</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream5&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream5_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01120">1120</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac95127480470900755953f1cfe68567d"/><section>
    <title>DMA1_Stream6</title>
<indexterm><primary>DMA1_Stream6</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream6</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream6&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream6_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01121">1121</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"/><section>
    <title>DMA1_Stream7</title>
<indexterm><primary>DMA1_Stream7</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA1_Stream7</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream7&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA1_Stream7_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01122">1122</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d"/><section>
    <title>DMA2</title>
<indexterm><primary>DMA2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2</secondary></indexterm>
<para><computeroutput>#define DMA2&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) DMA2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01123">1123</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga3a2efe5fd7a7a79be3b08a1670bbd016"/><section>
    <title>DMA2_Stream0</title>
<indexterm><primary>DMA2_Stream0</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream0</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream0&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream0_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01124">1124</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gae96f15d34d3c41c16fce69bc2878151a"/><section>
    <title>DMA2_Stream1</title>
<indexterm><primary>DMA2_Stream1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream1</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream1&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01125">1125</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga71bb410664b861ff0520f08976e24ee1"/><section>
    <title>DMA2_Stream2</title>
<indexterm><primary>DMA2_Stream2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream2</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream2&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01126">1126</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaa6ead6a5ca6b8df70b5505aaeec6fd2e"/><section>
    <title>DMA2_Stream3</title>
<indexterm><primary>DMA2_Stream3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream3</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream3&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream3_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01127">1127</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gae32674772021620800275dd3b6d62c2f"/><section>
    <title>DMA2_Stream4</title>
<indexterm><primary>DMA2_Stream4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream4</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream4&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream4_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01128">1128</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac40f58718761251875b5a897287efd83"/><section>
    <title>DMA2_Stream5</title>
<indexterm><primary>DMA2_Stream5</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream5</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream5&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream5_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01129">1129</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga11a00b283e0911cd427e277e5a314ccc"/><section>
    <title>DMA2_Stream6</title>
<indexterm><primary>DMA2_Stream6</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream6</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream6&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream6_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01130">1130</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gacc135dbca0eca67d5aa0abc555f053ce"/><section>
    <title>DMA2_Stream7</title>
<indexterm><primary>DMA2_Stream7</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>DMA2_Stream7</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream7&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) DMA2_Stream7_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01131">1131</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga3a3f60de4318afbd0b3318e7a416aadc"/><section>
    <title>ETH</title>
<indexterm><primary>ETH</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>ETH</secondary></indexterm>
<para><computeroutput>#define ETH&#160;&#160;&#160;((<link linkend="_struct_e_t_h___type_def">ETH_TypeDef</link> *) ETH_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01132">1132</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac"/><section>
    <title>EXTI</title>
<indexterm><primary>EXTI</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>EXTI</secondary></indexterm>
<para><computeroutput>#define EXTI&#160;&#160;&#160;((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *) EXTI_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01098">1098</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b"/><section>
    <title>FLASH</title>
<indexterm><primary>FLASH</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>FLASH</secondary></indexterm>
<para><computeroutput>#define FLASH&#160;&#160;&#160;((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *) FLASH_R_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01113">1113</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2a759bad07fe730c99f9e1490e646220"/><section>
    <title>FSMC_Bank1</title>
<indexterm><primary>FSMC_Bank1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>FSMC_Bank1</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank1&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1___type_def">FSMC_Bank1_TypeDef</link> *) FSMC_Bank1_R_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01135">1135</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga422986101f42a8811ae89ac69deb2759"/><section>
    <title>FSMC_Bank1E</title>
<indexterm><primary>FSMC_Bank1E</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>FSMC_Bank1E</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank1E&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank1_e___type_def">FSMC_Bank1E_TypeDef</link> *) FSMC_Bank1E_R_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01136">1136</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga37d7365ac249959b103d7b91d74e776d"/><section>
    <title>FSMC_Bank2_3</title>
<indexterm><primary>FSMC_Bank2_3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>FSMC_Bank2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank2_3&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank2__3___type_def">FSMC_Bank2_3_TypeDef</link> *) FSMC_Bank2_3_R_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01137">1137</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga5aa00e4ac522693c6a21bc23ef5a96df"/><section>
    <title>FSMC_Bank4</title>
<indexterm><primary>FSMC_Bank4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>FSMC_Bank4</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank4&#160;&#160;&#160;((<link linkend="_struct_f_s_m_c___bank4___type_def">FSMC_Bank4_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01138">1138</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac485358099728ddae050db37924dd6b7"/><section>
    <title>GPIOA</title>
<indexterm><primary>GPIOA</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOA</secondary></indexterm>
<para><computeroutput>#define GPIOA&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOA_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01102">1102</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga68b66ac73be4c836db878a42e1fea3cd"/><section>
    <title>GPIOB</title>
<indexterm><primary>GPIOB</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOB</secondary></indexterm>
<para><computeroutput>#define GPIOB&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOB_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01103">1103</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08"/><section>
    <title>GPIOC</title>
<indexterm><primary>GPIOC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOC</secondary></indexterm>
<para><computeroutput>#define GPIOC&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOC_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01104">1104</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac"/><section>
    <title>GPIOD</title>
<indexterm><primary>GPIOD</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOD</secondary></indexterm>
<para><computeroutput>#define GPIOD&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOD_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01105">1105</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763"/><section>
    <title>GPIOE</title>
<indexterm><primary>GPIOE</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOE</secondary></indexterm>
<para><computeroutput>#define GPIOE&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOE_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01106">1106</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d"/><section>
    <title>GPIOF</title>
<indexterm><primary>GPIOF</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOF</secondary></indexterm>
<para><computeroutput>#define GPIOF&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOF_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01107">1107</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414"/><section>
    <title>GPIOG</title>
<indexterm><primary>GPIOG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOG</secondary></indexterm>
<para><computeroutput>#define GPIOG&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOG_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01108">1108</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285"/><section>
    <title>GPIOH</title>
<indexterm><primary>GPIOH</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOH</secondary></indexterm>
<para><computeroutput>#define GPIOH&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOH_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01109">1109</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade"/><section>
    <title>GPIOI</title>
<indexterm><primary>GPIOI</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>GPIOI</secondary></indexterm>
<para><computeroutput>#define GPIOI&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) GPIOI_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01110">1110</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gab45d257574da6fe1f091cc45b7eda6cc"/><section>
    <title>I2C1</title>
<indexterm><primary>I2C1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2C1</secondary></indexterm>
<para><computeroutput>#define I2C1&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01077">1077</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gafa60ac20c1921ef1002083bb3e1f5d16"/><section>
    <title>I2C2</title>
<indexterm><primary>I2C2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2C2</secondary></indexterm>
<para><computeroutput>#define I2C2&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01078">1078</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga1489b37ed2bca9d9c659119590583bda"/><section>
    <title>I2C3</title>
<indexterm><primary>I2C3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2C3</secondary></indexterm>
<para><computeroutput>#define I2C3&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) I2C3_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01079">1079</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9efe6de71871a01dd38abcb229f30c02"/><section>
    <title>I2S2ext</title>
<indexterm><primary>I2S2ext</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2S2ext</secondary></indexterm>
<para><computeroutput>#define I2S2ext&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S2ext_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01069">1069</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga15b3a03302ed53911099c5216da0b1cf"/><section>
    <title>I2S3ext</title>
<indexterm><primary>I2S3ext</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>I2S3ext</secondary></indexterm>
<para><computeroutput>#define I2S3ext&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) I2S3ext_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01072">1072</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gad16b79dd94ee85d261d08a8ee94187e7"/><section>
    <title>IWDG</title>
<indexterm><primary>IWDG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>IWDG</secondary></indexterm>
<para><computeroutput>#define IWDG&#160;&#160;&#160;((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *) IWDG_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01068">1068</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e"/><section>
    <title>PWR</title>
<indexterm><primary>PWR</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>PWR</secondary></indexterm>
<para><computeroutput>#define PWR&#160;&#160;&#160;((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *) PWR_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01082">1082</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4"/><section>
    <title>RCC</title>
<indexterm><primary>RCC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>RCC</secondary></indexterm>
<para><computeroutput>#define RCC&#160;&#160;&#160;((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *) RCC_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01112">1112</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga5b0885b8b55bbc13691092b704d9309f"/><section>
    <title>RNG</title>
<indexterm><primary>RNG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>RNG</secondary></indexterm>
<para><computeroutput>#define RNG&#160;&#160;&#160;((<link linkend="_struct_r_n_g___type_def">RNG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01134">1134</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga5359a088f5d8b20ce74d920e46059304"/><section>
    <title>RTC</title>
<indexterm><primary>RTC</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>RTC</secondary></indexterm>
<para><computeroutput>#define RTC&#160;&#160;&#160;((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *) RTC_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01066">1066</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga8149aa2760fffac16bc75216d5fd9331"/><section>
    <title>SDIO</title>
<indexterm><primary>SDIO</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SDIO</secondary></indexterm>
<para><computeroutput>#define SDIO&#160;&#160;&#160;((<link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link> *) SDIO_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01095">1095</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gad483be344a28ac800be8f03654a9612f"/><section>
    <title>SPI1</title>
<indexterm><primary>SPI1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SPI1</secondary></indexterm>
<para><computeroutput>#define SPI1&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01096">1096</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf2c3d8ce359dcfbb2261e07ed42af72b"/><section>
    <title>SPI2</title>
<indexterm><primary>SPI2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SPI2</secondary></indexterm>
<para><computeroutput>#define SPI2&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01070">1070</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gab2339cbf25502bf562b19208b1b257fc"/><section>
    <title>SPI3</title>
<indexterm><primary>SPI3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SPI3</secondary></indexterm>
<para><computeroutput>#define SPI3&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) SPI3_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01071">1071</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga3c833fe1c486cb62250ccbca32899cb8"/><section>
    <title>SYSCFG</title>
<indexterm><primary>SYSCFG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>SYSCFG</secondary></indexterm>
<para><computeroutput>#define SYSCFG&#160;&#160;&#160;((<link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link> *) SYSCFG_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01097">1097</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb"/><section>
    <title>TIM1</title>
<indexterm><primary>TIM1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM1</secondary></indexterm>
<para><computeroutput>#define TIM1&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01085">1085</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267"/><section>
    <title>TIM10</title>
<indexterm><primary>TIM10</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM10</secondary></indexterm>
<para><computeroutput>#define TIM10&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM10_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01100">1100</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad"/><section>
    <title>TIM11</title>
<indexterm><primary>TIM11</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM11</secondary></indexterm>
<para><computeroutput>#define TIM11&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01101">1101</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2397f8a0f8e7aa10cf8e8c049e431e53"/><section>
    <title>TIM12</title>
<indexterm><primary>TIM12</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM12</secondary></indexterm>
<para><computeroutput>#define TIM12&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM12_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01063">1063</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga5a959a833074d59bf6cc7fb437c65b18"/><section>
    <title>TIM13</title>
<indexterm><primary>TIM13</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM13</secondary></indexterm>
<para><computeroutput>#define TIM13&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM13_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01064">1064</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2dd30f46fad69dd73e1d8941a43daffe"/><section>
    <title>TIM14</title>
<indexterm><primary>TIM14</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM14</secondary></indexterm>
<para><computeroutput>#define TIM14&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM14_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01065">1065</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b"/><section>
    <title>TIM2</title>
<indexterm><primary>TIM2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM2</secondary></indexterm>
<para><computeroutput>#define TIM2&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01057">1057</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9"/><section>
    <title>TIM3</title>
<indexterm><primary>TIM3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM3</secondary></indexterm>
<para><computeroutput>#define TIM3&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM3_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01058">1058</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec"/><section>
    <title>TIM4</title>
<indexterm><primary>TIM4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM4</secondary></indexterm>
<para><computeroutput>#define TIM4&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM4_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01059">1059</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14"/><section>
    <title>TIM5</title>
<indexterm><primary>TIM5</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM5</secondary></indexterm>
<para><computeroutput>#define TIM5&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM5_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01060">1060</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314"/><section>
    <title>TIM6</title>
<indexterm><primary>TIM6</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM6</secondary></indexterm>
<para><computeroutput>#define TIM6&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM6_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01061">1061</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394"/><section>
    <title>TIM7</title>
<indexterm><primary>TIM7</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM7</secondary></indexterm>
<para><computeroutput>#define TIM7&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM7_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01062">1062</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e"/><section>
    <title>TIM8</title>
<indexterm><primary>TIM8</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM8</secondary></indexterm>
<para><computeroutput>#define TIM8&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM8_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01086">1086</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e"/><section>
    <title>TIM9</title>
<indexterm><primary>TIM9</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>TIM9</secondary></indexterm>
<para><computeroutput>#define TIM9&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) TIM9_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01099">1099</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga7c035f6f443c999fc043b2b7fb598800"/><section>
    <title>UART4</title>
<indexterm><primary>UART4</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>UART4</secondary></indexterm>
<para><computeroutput>#define UART4&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART4_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01075">1075</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9274e37cf5e8a174fc5dd627b98ec0fe"/><section>
    <title>UART5</title>
<indexterm><primary>UART5</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>UART5</secondary></indexterm>
<para><computeroutput>#define UART5&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) UART5_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01076">1076</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga92871691058ff7ccffd7635930cb08da"/><section>
    <title>USART1</title>
<indexterm><primary>USART1</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USART1</secondary></indexterm>
<para><computeroutput>#define USART1&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART1_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01087">1087</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1gaf114a9eab03ca08a6fb720e511595930"/><section>
    <title>USART2</title>
<indexterm><primary>USART2</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USART2</secondary></indexterm>
<para><computeroutput>#define USART2&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART2_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01073">1073</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2350115553c1fe0a7bc14e6a7ec6a225"/><section>
    <title>USART3</title>
<indexterm><primary>USART3</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USART3</secondary></indexterm>
<para><computeroutput>#define USART3&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART3_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01074">1074</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga2dab39a19ce3dd05fe360dcbb7b5dc84"/><section>
    <title>USART6</title>
<indexterm><primary>USART6</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USART6</secondary></indexterm>
<para><computeroutput>#define USART6&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) USART6_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01088">1088</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9ebb053ee138fb47cdfede0e3371123d"/><section>
    <title>USB_OTG_FS</title>
<indexterm><primary>USB_OTG_FS</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USB_OTG_FS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FS&#160;&#160;&#160;((<link linkend="_struct_u_s_b___o_t_g___global_type_def">USB_OTG_GlobalTypeDef</link> *) USB_OTG_FS_PERIPH_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01140">1140</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga820f5f7cb0a7af72a2444a1903fd83bc"/><section>
    <title>USB_OTG_HS</title>
<indexterm><primary>USB_OTG_HS</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>USB_OTG_HS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HS&#160;&#160;&#160;((<link linkend="_struct_u_s_b___o_t_g___global_type_def">USB_OTG_GlobalTypeDef</link> *) USB_OTG_HS_PERIPH_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01141">1141</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__declaration_1ga9821fd01757986612ddb8982e2fe27f1"/><section>
    <title>WWDG</title>
<indexterm><primary>WWDG</primary><secondary>Peripheral_declaration</secondary></indexterm>
<indexterm><primary>Peripheral_declaration</primary><secondary>WWDG</secondary></indexterm>
<para><computeroutput>#define WWDG&#160;&#160;&#160;((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *) WWDG_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01067">1067</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
</section>
</section>
