
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-96-generic) on Mon Apr 20 17:36:59 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/vivado/ready/Kmeans'
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd P[16C[2Kvivado_hls> cd Po[17C
No match found.
[2Kvivado_hls> cd Po[17C[2Kvivado_hls> cd Po[17C[2Kvivado_hls> cd P[16C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd P[16C[2Kvivado_hls> cd Po[17C[2Kvivado_hls> cd Poly[19C[2Kvivado_hls> cd Poly5[20C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
CMakeLists.txt
poly5.cpp
poly5.h
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_r[17C[2Kvivado_hls> set_ro[18C[2Kvivado_hls> set_rop[19C[2Kvivado_hls> set_ro[18C[2Kvivado_hls> set_r[17C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top p[21C[2Kvivado_hls> set_top pl[22C[2Kvivado_hls> set_top plo[23C[2Kvivado_hls> set_top pl[22C[2Kvivado_hls> set_top p[21C[2Kvivado_hls> set_top po[22C[2Kvivado_hls> set_top pol[23C[2Kvivado_hls> set_top poly[24C[2Kvivado_hls> set_top poly5[25C
ERROR: [HLS 200-70] You must open a project first
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> cs[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proc[29C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Poly5/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> ope[15C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
CMakeLists.txt
poly5.cpp
poly5.h
proj
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/Poly5/proj/sol'.
/home/vivado/HLStools/vivado/ready/Poly5/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> ls[14C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_projec[23C[2Kvivado_hls> open_proje[22C[2Kvivado_hls> open_proj[21C[2Kvivado_hls> open_pro[20C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open[16C[2Kvivado_hls> ope[15C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_f[17C[2Kvivado_hls> set_fo[18C[2Kvivado_hls> set_fop[19C[2Kvivado_hls> set_fop [20C[2Kvivado_hls> set_fop[19C[2Kvivado_hls> set_fo[18C[2Kvivado_hls> set_f[17C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_tp[18C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top p[21C[2Kvivado_hls> set_top po[22C[2Kvivado_hls> set_top pol[23C[2Kvivado_hls> set_top poly[24C[2Kvivado_hls> set_top poly5[25C
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files c[23C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files p[23C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files P[23C[2Kvivado_hls> add_files P[23C[2Kvivado_hls> add_files Po[24C[2Kvivado_hls> add_files Po[24C[2Kvivado_hls> add_files P[23C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_file[20C[2Kvivado_hls> add_fil[19C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_[16C[2Kvivado_hls> add[15C[2Kvivado_hls> ad[14C[2Kvivado_hls> a[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
CMakeLists.txt
poly5.cpp
poly5.h
proj
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files p[23C[2K
[35mpragma_formats 
pragma_names_hidden 
[0m[0mpoly5.cpp 
poly5.h 
proj 
[0m
[2Kvivado_hls> add_files p[23C[2Kvivado_hls> add_files po[24C[2Kvivado_hls> add_files poly5.[28C[2Kvivado_hls> add_files poly5.c[29C[2Kvivado_hls> add_files poly5.cpp[31C
INFO: [HLS 200-10] Adding design file 'poly5.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files poly5.cpp[31C[2Kvivado_hls> add_files poly5.cp[30C[2Kvivado_hls> add_files poly5.c[29C[2Kvivado_hls> add_files poly5.[28C[2Kvivado_hls> add_files poly5.h[29C
INFO: [HLS 200-10] Adding design file 'poly5.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> create_clock -period 5 -name default][49C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2K
[1;32mcsim_design 
csynth_design 
[0m[32mcsh 
csplit 
csplit.exe 
cspmonitor 
[0m
[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34367 ; free virtual = 44808
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34367 ; free virtual = 44808
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34366 ; free virtual = 44807
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34365 ; free virtual = 44807
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34347 ; free virtual = 44789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34347 ; free virtual = 44788
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.66 seconds; current allocated memory: 97.188 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 97.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly5/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'poly5_mul_mul_8ns_25ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly5'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 98.525 MB.
INFO: [RTMG 210-278] Implementing memory 'poly5_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly5_b_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly5_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:53 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34342 ; free virtual = 44786
INFO: [VHDL 208-304] Generating VHDL RTL for poly5.
INFO: [VLOG 209-307] Generating Verilog RTL for poly5.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd P[16C[2Kvivado_hls> cd Po[17C[2Kvivado_hls> cd Poly[19C[2Kvivado_hls> cd Poly6[20C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
CMakeLists.txt
poly6.cpp
poly6.h
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cr[14C[2Kvivado_hls> cre[15C[2Kvivado_hls> cr[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Poly6/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ao[14C[2Kvivado_hls> aop[15C[2Kvivado_hls> aope[16C[2Kvivado_hls> aopen[17C[2Kvivado_hls> aope[16C[2Kvivado_hls> aop[15C[2Kvivado_hls> ao[14C[2Kvivado_hls> a[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/Poly6/proj/sol'.
/home/vivado/HLStools/vivado/ready/Poly6/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add)[16C[2Kvivado_hls> add)f[17C[2Kvivado_hls> add)[16C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files p[23C[2Kvivado_hls> add_files po[24C[2Kvivado_hls> add_files poly6.[28C[2Kvivado_hls> add_files poly6.c[29C[2Kvivado_hls> add_files poly6.cpp[31C
INFO: [HLS 200-10] Adding design file 'poly6.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files poly6.cpp[31C[2Kvivado_hls> add_files poly6.cp[30C[2Kvivado_hls> add_files poly6.c[29C[2Kvivado_hls> add_files poly6.[28C[2Kvivado_hls> add_files poly6.h[29C
INFO: [HLS 200-10] Adding design file 'poly6.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files poly6.h[29C[2Kvivado_hls> add_files poly6.cpp[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> add_files poly6.h[29C[2Kvivado_hls> add_files poly6.cpp[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> add_files poly6.h[29C[2Kvivado_hls> add_files poly6.cpp[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit p[19C[2Kvivado_hls> gedit po[20C[2Kvivado_hls> gedit poly6.[24C[2Kvivado_hls> gedit poly6.c[25C[2Kvivado_hls> gedit poly6.[24C[2Kvivado_hls> gedit poly6.h[25C[2Kvivado_hls> gedit poly6.h[25C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit poly6.h[25C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C[2Kvivado_hls> gedit poly6.h[25C[2Kvivado_hls> gedit poly6.[24C[2Kvivado_hls> gedit poly6.c[25C[2Kvivado_hls> gedit poly6.cpp[27C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> v[13C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> cs[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
CMakeLists.txt
poly6.cpp
poly6.h
proj
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly6.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:04:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:04:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function '-deadargelim' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top p[21C[2Kvivado_hls> set_top po[22C[2Kvivado_hls> set_top pol[23C[2Kvivado_hls> set_top poly[24C[2Kvivado_hls> set_top poly6[25C
[2Kvivado_hls> [12C[2Kvivado_hls> set_top poly6[25C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly6.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:05:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34337 ; free virtual = 44781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:05:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34337 ; free virtual = 44781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:05:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:05:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:05:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34330 ; free virtual = 44774
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:05:10 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34330 ; free virtual = 44774
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly6' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 198.06 seconds; current allocated memory: 107.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 107.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly6/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly6' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'poly6_mac_muladd_24ns_10ns_16s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mac_muladd_24ns_13ns_22s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mac_muladd_24ns_8ns_13ns_31_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_24ns_24ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_25s_24ns_32_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_28ns_24ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_29s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_32s_24ns_32_5_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly6'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 108.902 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_25s_24ns_32_4_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_24ns_24ns_32_4_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_28ns_24ns_32_5_1_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_29s_32s_32_5_1_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_32s_32s_32_5_1_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_32s_24ns_32_5_1_MulnS_5'
INFO: [RTMG 210-278] Implementing memory 'poly6_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly6_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:05:12 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34327 ; free virtual = 44773
INFO: [VHDL 208-304] Generating VHDL RTL for poly6.
INFO: [VLOG 209-307] Generating Verilog RTL for poly6.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
Chebyshev
Fir
Kmeans
Loopback
Mibench
Paeth
Poly5
Poly6
Poly8
Qspline
results.txt
run.sh
Sgfilter
SobelFilter
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd P[16C[2Kvivado_hls> cd Po[17C[2Kvivado_hls> cd Poly[19C[2Kvivado_hls> cd Poly6[20C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> cd Poly[19C[2Kvivado_hls> cd Poly8[20C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Poly8/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/Poly8/proj/sol'.
/home/vivado/HLStools/vivado/ready/Poly8/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files p[23C[2Kvivado_hls> add_files po[24C[2Kvivado_hls> add_files poly8.[28C[2Kvivado_hls> add_files poly8.c[29C[2Kvivado_hls> add_files poly8.cpp[31C
INFO: [HLS 200-10] Adding design file 'poly8.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files poly8.cpp[31C[2Kvivado_hls> add_files poly8.cp[30C[2Kvivado_hls> add_files poly8.c[29C[2Kvivado_hls> add_files poly8.[28C[2Kvivado_hls> add_files poly8.h[29C
INFO: [HLS 200-10] Adding design file 'poly8.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files poly8.h[29C[2Kvivado_hls> add_files poly8.cpp[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd Poly8[20C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> set_top poly6[25C[2Kvivado_hls> set_top poly[24C[2Kvivado_hls> set_top poly8[25C
[2Kvivado_hls> [12C[2Kvivado_hls> set_top poly8[25C[2Kvivado_hls> add_files poly8.h[29C[2Kvivado_hls> add_files poly8.cpp[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd Poly8[20C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> set_top poly6[25C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> ls[14C[2Kvivado_hls> gedit poly6.cpp[27C[2Kvivado_hls> gedit poly6.h[25C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> set_top poly8[25C[2Kvivado_hls> add_files poly8.h[29C[2Kvivado_hls> add_files poly8.cpp[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd Poly8[20C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> set_top poly6[25C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> ls[14C[2Kvivado_hls> gedit poly6.cpp[27C[2Kvivado_hls> gedit poly6.h[25C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C[2Kvivado_hls> create_clock -period 5 -name default[48C
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> set_top poly8[25C[2Kvivado_hls> add_files poly8.h[29C[2Kvivado_hls> add_files poly8.cpp[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> cd Poly8[20C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> cd Poly6[20C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> set_top poly6[25C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> ls[14C[2Kvivado_hls> gedit poly6.cpp[27C[2Kvivado_hls> gedit poly6.h[25C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C[2Kvivado_hls> create_clock -period 5 -name default[48CERROR: [Common 17-156] Event "23" is too far in the past.

    while executing
"rdi::HistEvent -event $event"
    (procedure "history" line 64)
    invoked from within
"history event $id "
    (procedure "handleHistory" line 16)
    invoked from within
"handleHistory -1"
    ("[A" arm line 2)
    invoked from within
"switch -exact -- $seq {
            "\[A" { ;# Cursor Up (cuu1,up)
                handleHistory -1
                set found 1; break
            }
 ..."
    (procedure "handleEscapes" line 12)
    invoked from within
"handleEscapes"
    ("" arm line 2)
    invoked from within
"switch -exact -- $char {
        \u0001 { ;# ^a
            set CMDLINE_CURSOR 0
        }
        \u0002 { ;# ^b
            if { $CMDLINE_CURSOR > 0..."
    (procedure "handleControls" line 10)
    invoked from within
"handleControls"
    (procedure "TclReadLine::tclline" line 105)
    invoked from within
"TclReadLine::tclline"
