//===- decode.cpp - Transpiler --------------------------------------------===//
//
// Part of Comgr, under the Apache License v2.0 with LLVM Exceptions. See
// amd/comgr/LICENSE.TXT in this repository for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#include "decode.h"

#include "amdgpu-formats.h"
#include "amdgpu-mc-tables.h"
#include "canonical-op.h"
#include "decoded-inst.h"
#include "mc-state.h"
#include "opcode-map.h"
#include "transpiler/common/transpiler-error.h"

#include "MCTargetDesc/AMDGPUMCTargetDesc.h"
#include "SIDefines.h"
#include "Utils/AMDGPUBaseInfo.h"

#include "llvm/ADT/DenseSet.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/StringExtras.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/MC/MCDisassembler/MCDisassembler.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrDesc.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegister.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"

#include <cassert>
#include <climits>
#include <optional>
#include <string>
#include <utility>

#define DEBUG_TYPE "transpiler-decode"

using namespace llvm;

namespace COMGR::transpiler {

namespace {

// Operand index of `Name` in `Opc`, or nullopt when the opcode has no such
// operand.
std::optional<unsigned> namedOperandIdx(unsigned Opc, AMDGPU::OpName Name) {
  int Idx = COMGR::transpiler::getNamedOperandIdx(Opc, Name);
  return Idx >= 0 ? std::optional<unsigned>(Idx) : std::nullopt;
}

// Fill Di.SrcMap with the operand indices that are real sources, and Di.ModMap
// with the source modifier paired with each (UINT_MAX when none); a modifier
// operand precedes its source. The "old"/"vdst_in" operand is never read in the
// all-lanes-active model and is skipped; other tied inputs are kept.
void buildSrcMap(DecodedInst &Di, const MCInstrDesc &Desc) {
  const MCInst &Inst = Di.Inst;
  unsigned Opc = Inst.getOpcode();
  std::optional<unsigned> OldIdx = namedOperandIdx(Opc, AMDGPU::OpName::old);
  std::optional<unsigned> VdstInIdx =
      namedOperandIdx(Opc, AMDGPU::OpName::vdst_in);
  std::optional<unsigned> ClampIdx =
      namedOperandIdx(Opc, AMDGPU::OpName::clamp);
  std::optional<unsigned> OmodIdx = namedOperandIdx(Opc, AMDGPU::OpName::omod);
  std::optional<unsigned> Src0ModIdx =
      namedOperandIdx(Opc, AMDGPU::OpName::src0_modifiers);
  std::optional<unsigned> Src1ModIdx =
      namedOperandIdx(Opc, AMDGPU::OpName::src1_modifiers);
  std::optional<unsigned> Src2ModIdx =
      namedOperandIdx(Opc, AMDGPU::OpName::src2_modifiers);
  auto OpInfos = Desc.operands();
  unsigned NumOps = Inst.getNumOperands();
  unsigned PendingModIdx = UINT_MAX;
  for (unsigned I = Di.FirstSrcIdx; I < NumOps; ++I) {
    if ((I < OpInfos.size() &&
         OpInfos[I].OperandType == AMDGPU::OPERAND_INPUT_MODS) ||
        Src0ModIdx == I || Src1ModIdx == I || Src2ModIdx == I) {
      PendingModIdx = I;
      continue;
    }
    if (OldIdx == I || VdstInIdx == I || ClampIdx == I || OmodIdx == I) {
      PendingModIdx = UINT_MAX;
      continue;
    }
    Di.SrcMap.push_back(I);
    Di.ModMap.push_back(PendingModIdx);
    PendingModIdx = UINT_MAX;
  }
}

// Assert that every operand tied to a def carries an OpName buildSrcMap
// classifies. An unrecognised one means a tied input this code does not
// account for.
void driftCheckTiedIn(const DecodedInst &Di, const MCInstrDesc &Desc) {
  static constexpr AMDGPU::OpName KKnownTiedIn[] = {
      AMDGPU::OpName::old,     AMDGPU::OpName::vdst_in,
      AMDGPU::OpName::sdst_in, AMDGPU::OpName::vdata_in,
      AMDGPU::OpName::addr_in, AMDGPU::OpName::srcTiedDef,
      AMDGPU::OpName::src0,    AMDGPU::OpName::src1,
      AMDGPU::OpName::src2,    AMDGPU::OpName::src0X,
      AMDGPU::OpName::src0Y,   AMDGPU::OpName::src2X,
      AMDGPU::OpName::src2Y,   AMDGPU::OpName::vsrc2X,
      AMDGPU::OpName::vsrc2Y,
  };
  unsigned Opc = Di.Inst.getOpcode();
  unsigned NumOps = Di.Inst.getNumOperands();
  for (unsigned I = 0; I < NumOps; ++I) {
    int Tied = Desc.getOperandConstraint(I, MCOI::TIED_TO);
    // Only defs matter here: use-to-use ties exist but are not fallbacks or
    // accumulators.
    if (Tied < 0 || static_cast<unsigned>(Tied) >= Desc.getNumDefs())
      continue;
    [[maybe_unused]] bool Known =
        llvm::any_of(KKnownTiedIn, [&](AMDGPU::OpName N) {
          return namedOperandIdx(Opc, N) == I;
        });
    assert(Known && "tied-to-def operand has an unclassified OpName");
  }
}

// Assert that Di's leading sources and their modifiers agree with the
// named-operand table, catching operand-layout changes for opcodes using srcN
// naming. MFMA appends its source modifiers after the sources rather than
// interleaving them, so Di.ModMap is repaired from the table instead.
void driftCheckSrcN([[maybe_unused]] const MCState &Mc, DecodedInst &Di,
                    const MCInstrDesc &Desc) {
  static constexpr AMDGPU::OpName KSrcNames[] = {
      AMDGPU::OpName::src0, AMDGPU::OpName::src1, AMDGPU::OpName::src2};
  static constexpr AMDGPU::OpName KModNames[] = {
      AMDGPU::OpName::src0_modifiers, AMDGPU::OpName::src1_modifiers,
      AMDGPU::OpName::src2_modifiers};

  unsigned Opc = Di.Inst.getOpcode();

  // MADMK/FMAMK place the literal between src0 and src1, so SrcMap[1] cannot
  // be checked against the named src1 operand.
  std::optional<unsigned> ImmIdx = namedOperandIdx(Opc, AMDGPU::OpName::imm);
  std::optional<unsigned> Src0Idx = namedOperandIdx(Opc, AMDGPU::OpName::src0);
  std::optional<unsigned> Src1Idx = namedOperandIdx(Opc, AMDGPU::OpName::src1);
  bool IsMadmk =
      ImmIdx && Src0Idx && Src1Idx && *Src0Idx < *ImmIdx && *ImmIdx < *Src1Idx;

  // Scalar MOVRELD and vector MOVREL forms place their destination at operand
  // 0 as an input, so SrcMap[0] cannot be checked against named src0.
  bool IsVectorMovrel = Desc.getNumDefs() == 0 &&
                        namedOperandIdx(Opc, AMDGPU::OpName::vdst) == 0u;
  assert((!IsVectorMovrel ||
          StringRef(getMnemonic(Mc, Di.Inst)).starts_with("v_movrel")) &&
         "vdst-at-0/no-defs signature matched a non-movrel opcode");
  bool IsScalarMovreld =
      Desc.getNumDefs() == 0 &&
      namedOperandIdx(Opc, AMDGPU::OpName::sdst) == 0u &&
      StringRef(getMnemonic(Mc, Di.Inst)).starts_with("s_movreld");

  for (unsigned K = 0; K < 3; ++K) {
    std::optional<unsigned> NamedSrc = namedOperandIdx(Opc, KSrcNames[K]);
    if (!NamedSrc)
      break;
    std::optional<unsigned> OurSrc = K < Di.SrcMap.size()
                                         ? std::optional<unsigned>(Di.SrcMap[K])
                                         : std::nullopt;
    bool SkipThis =
        (IsMadmk && K == 1) || ((IsVectorMovrel || IsScalarMovreld) && K == 0);
    assert((SkipThis || OurSrc == NamedSrc) &&
           "srcMap disagrees with OpName::srcN table");

    std::optional<unsigned> NamedMod = namedOperandIdx(Opc, KModNames[K]);
    std::optional<unsigned> OurMod =
        Di.ModMap[K] == UINT_MAX ? std::nullopt
                                 : std::optional<unsigned>(Di.ModMap[K]);
    if (OurMod != NamedMod) {
      bool IsMai = SIInstrFlags::isMAI(Desc);
      assert(IsMai && NamedMod && !OurMod &&
             "modMap disagrees with OpName::srcN_modifiers table");
      if (IsMai && NamedMod)
        Di.ModMap[K] = *NamedMod;
    }
  }
}

// Record implicit defs of SCC / VCC / EXEC, normalising subtarget-suffixed
// register ids to their canonical pseudo first.
void classifyImplicitDefs(DecodedInst &Di, const MCInstrDesc &Desc) {
  for (MCPhysReg R : Desc.implicit_defs()) {
    llvm::MCRegister Reg = stripRegEncoding(R);
    switch (Reg) {
    case AMDGPU::SCC:
      Di.setDefsScc(true);
      break;
    case AMDGPU::VCC:
    case AMDGPU::VCC_LO:
    case AMDGPU::VCC_HI:
      Di.setDefsVcc(true);
      break;
    case AMDGPU::EXEC:
    case AMDGPU::EXEC_LO:
    case AMDGPU::EXEC_HI:
      Di.setDefsExec(true);
      break;
    default:
      break;
    }
  }
}

// Report a malformed VOPD packet at its source offset.
Error failVOPDDecode(const DecodedInst &Di, const Twine &Detail) {
  return createStringError("decodeKernel: malformed VOPD instruction at " +
                           Twine(Di.Offset) + ": " + Detail);
}

// Record one component source or its bitop truth-table index. V_BITOP3 uses
// each immediate bit as the result for one of the eight src0/src1/src2 input
// combinations, with the input values forming that bit's three-bit index.
Error decodeVOPDSource(DecodedInst &Di, DecodedInst::VOPDHalf &Half,
                       const VOPDComponentInfo &Info, unsigned ComponentSrcIdx,
                       bool IsVOPD3) {
  unsigned OperandIdx = Info.getSrcOperandIdx(ComponentSrcIdx, IsVOPD3);
  if (OperandIdx >= Di.numOperands())
    return failVOPDDecode(Di, "component source operand is out of range");

  if (static_cast<int>(OperandIdx) == Info.getBitOp3OperandIdx()) {
    if (!Di.isImm(OperandIdx))
      return failVOPDDecode(Di, "bitop3 operand is not an immediate");
    int64_t TruthTableIdx = Di.getImm(OperandIdx);
    if (TruthTableIdx < 0 || TruthTableIdx > UINT8_MAX)
      return failVOPDDecode(Di, "bitop3 immediate is out of range");
    Half.setBitOp3(static_cast<uint8_t>(TruthTableIdx));
    return Error::success();
  }

  if (Half.numSources() == 3)
    return failVOPDDecode(Di, "component source count exceeds storage");
  unsigned LogicalSrc = Half.appendSource(OperandIdx);

  if (IsVOPD3 && ComponentSrcIdx < Info.getVOPD3ModsNum()) {
    if (OperandIdx == 0 || !Di.isImm(OperandIdx - 1))
      return failVOPDDecode(Di, "component source modifier is missing");
    int64_t Mods = Di.getImm(OperandIdx - 1);
    if (Mods < 0 || Mods > UINT8_MAX)
      return failVOPDDecode(Di, "component source modifier is out of range");
    Half.setSourceModifier(LogicalSrc, static_cast<uint8_t>(Mods));
  }
  return Error::success();
}

// Decode one component of a VOPD packet.
Error decodeVOPDHalf(DecodedInst &Di, DecodedInst::VOPDHalf &Half,
                     const VOPDComponentInfo &Info, unsigned ComponentOpcode,
                     const OpcodeMap &OpcMap, bool IsVOPD3) {
  Half.CanonOp = OpcMap.lookup(ComponentOpcode);
  if (Half.CanonOp == CanonicalOp::Unknown)
    return failVOPDDecode(Di, "component opcode has no canonical operation");

  unsigned DstIdx = Info.getDstOperandIdx();
  if (DstIdx >= Di.numOperands() || !Di.isReg(DstIdx))
    return failVOPDDecode(Di,
                          "component destination is missing or not a register");
  Half.setDestinationIndex(DstIdx);

  const unsigned NumParsedSrcs = Info.getParsedSrcOperandsNum();
  for (unsigned I = 0; I != NumParsedSrcs; ++I)
    if (Error Err = decodeVOPDSource(Di, Half, Info, I, IsVOPD3))
      return Err;

  int BitOpIdx = Info.getBitOp3OperandIdx();
  if (BitOpIdx < 0 && (Half.CanonOp == CanonicalOp::V_AND_B32 ||
                       Half.CanonOp == CanonicalOp::V_OR_B32 ||
                       Half.CanonOp == CanonicalOp::V_XOR_B32 ||
                       Half.CanonOp == CanonicalOp::V_BITOP3_B32))
    BitOpIdx = COMGR::transpiler::getNamedOperandIdx(Di.Inst.getOpcode(),
                                                     AMDGPU::OpName::bitop3);

  if (!Half.hasBitOp3() && BitOpIdx >= 0) {
    unsigned OperandIdx = static_cast<unsigned>(BitOpIdx);
    if (OperandIdx >= Di.numOperands() || !Di.isImm(OperandIdx))
      return failVOPDDecode(Di, "bitop3 operand is missing or not immediate");
    int64_t TruthTableIdx = Di.getImm(OperandIdx);
    if (TruthTableIdx < 0 || TruthTableIdx > UINT8_MAX)
      return failVOPDDecode(Di, "bitop3 immediate is out of range");
    Half.setBitOp3(static_cast<uint8_t>(TruthTableIdx));
  }
  return Error::success();
}

// Populate the component views of a VOPD instruction.
Error decodeVOPD(DecodedInst &Di, const MCInstrInfo &MCII,
                 const OpcodeMap &OpcMap) {
  if (!COMGR::transpiler::isVOPD(Di.Inst.getOpcode()))
    return Error::success();

  Di.VOPD.emplace();
  const bool IsVOPD3 = (Di.TargetSpecificFlags & AmdgpuFormat::VOPD3) != 0;
  auto [OpX, OpY] = COMGR::transpiler::getVOPDComponents(Di.Inst.getOpcode());
  const MCInstrDesc &OpXDesc = MCII.get(OpX);
  const MCInstrDesc &OpYDesc = MCII.get(OpY);
  VOPDComponentInfo XInfo(OpXDesc, IsVOPD3);
  VOPDComponentInfo YInfo(OpYDesc, XInfo, IsVOPD3);
  if (Error Err =
          decodeVOPDHalf(Di, (*Di.VOPD)[AMDGPU::VOPD::ComponentIndex::X], XInfo,
                         OpX, OpcMap, IsVOPD3))
    return Err;
  return decodeVOPDHalf(Di, (*Di.VOPD)[AMDGPU::VOPD::ComponentIndex::Y], YInfo,
                        OpY, OpcMap, IsVOPD3);
}

// Byte length of the unit a SOPP branch displacement counts in.
constexpr uint64_t BranchDisplacementUnit = 4;

} // namespace

static bool isSoppBranch(const DecodedInst &Di) {
  return Di.CanonOp == CanonicalOp::S_BRANCH || isSoppConditionalBranch(Di);
}

bool isSoppConditionalBranch(const DecodedInst &Di) {
  switch (Di.CanonOp) {
  case CanonicalOp::S_CBRANCH_SCC0:
  case CanonicalOp::S_CBRANCH_SCC1:
  case CanonicalOp::S_CBRANCH_VCCZ:
  case CanonicalOp::S_CBRANCH_VCCNZ:
  case CanonicalOp::S_CBRANCH_EXECZ:
  case CanonicalOp::S_CBRANCH_EXECNZ:
    return true;
  default:
    return false;
  }
}

Expected<uint64_t> soppBranchTarget(const DecodedInst &Di) {
  assert(isSoppBranch(Di) && "instruction is not a SOPP branch");
  std::optional<int64_t> Imm = evalOperandAsConst(Di.Inst, 0);
  if (!Imm)
    return makeTranspilerError("soppBranchTarget: branch at .text offset 0x" +
                               Twine::utohexstr(Di.Offset) +
                               " carries no constant displacement");

  // The ISA reads the program counter as the address of the instruction that
  // follows the branch, and counts the displacement in dwords from there.
  const uint64_t Base = Di.Offset + Di.sizeInBytes();
  const int64_t Displacement =
      SignExtend64<16>(static_cast<uint64_t>(*Imm)) * BranchDisplacementUnit;
  // A branch reaching backwards is ordinary; one reaching back past the start
  // of .text is not, and the unsigned target it would produce names an offset
  // near the end of the section rather than reading as the error it is.
  if (Displacement < 0 && static_cast<uint64_t>(-Displacement) > Base)
    return makeTranspilerError("soppBranchTarget: branch at .text offset 0x" +
                               Twine::utohexstr(Di.Offset) +
                               " reaches back past the start of .text");
  return Base + static_cast<uint64_t>(Displacement);
}

bool hasStaticBranchTarget(const DecodedInst &Di) {
  if (isSoppBranch(Di))
    return true;
  return Di.CanonOp == CanonicalOp::S_ADD_PC_I64 &&
         evalOperandAsConst(Di.Inst, 0).has_value();
}

Expected<uint64_t> staticBranchTarget(const DecodedInst &Di) {
  assert(hasStaticBranchTarget(Di) &&
         "instruction has no static branch target");
  if (isSoppBranch(Di))
    return soppBranchTarget(Di);

  // The displacement operand is already as wide as the addition the hardware
  // performs, whether it is an inline constant, a 32-bit literal or a 64-bit
  // one, so nothing is extended here.
  uint64_t Base = Di.Offset + Di.sizeInBytes();
  int64_t Displacement = *evalOperandAsConst(Di.Inst, 0);
  uint64_t Target = Base + static_cast<uint64_t>(Displacement);
  // The sum is not expected to overflow or underflow; a target that did wrap
  // names something other than where the hardware would go.
  if (Displacement >= 0 ? Target < Base : Target > Base)
    return makeTranspilerError(
        "staticBranchTarget: s_add_pc_i64 at .text offset 0x" +
        Twine::utohexstr(Di.Offset) +
        " targets an offset outside the address space");
  return Target;
}

Expected<SmallVector<uint64_t>>
computeDecodedBlockSuccessors(const DecodedInst &LastInst,
                              std::optional<uint64_t> NextBlockOffset) {
  SmallVector<uint64_t> Result;
  if (LastInst.CanonOp == CanonicalOp::S_ENDPGM)
    return Result;
  if (hasStaticBranchTarget(LastInst)) {
    Expected<uint64_t> Target = staticBranchTarget(LastInst);
    if (!Target)
      return Target.takeError();
    Result.push_back(*Target);
    // An unconditional branch leaves for its target whatever follows it, so a
    // block that may follow is not its successor. A conditional one falls
    // through to that block, and a conditional branch with nothing to fall
    // through to is refused when the kernel is decoded.
    if (isSoppConditionalBranch(LastInst)) {
      assert(NextBlockOffset && "conditional branch has no fall-through block");
      Result.push_back(*NextBlockOffset);
    }
    return Result;
  }
  if (NextBlockOffset)
    Result.push_back(*NextBlockOffset);
  return Result;
}

bool decodedInstEndsBlock(const DecodedInst &LastInst) {
  return LastInst.CanonOp == CanonicalOp::S_ENDPGM ||
         hasStaticBranchTarget(LastInst);
}

Expected<DecodeResult> decodeKernel(const MCState &Mc, const OpcodeMap &OpcMap,
                                    ArrayRef<uint8_t> TextBytes,
                                    uint64_t KernelOffset,
                                    std::optional<uint64_t> KernelEndOffset,
                                    std::optional<uint64_t> KernelStartOffset) {
  DecodeResult Out;
  Out.BlockStarts.insert(KernelOffset);
  const uint64_t KernelStart = KernelStartOffset.value_or(KernelOffset);

  LLVM_DEBUG(if (KernelOffset > 0) dbgs()
             << "transpiler: starting disassembly at kernel offset 0x"
             << utohexstr(KernelOffset) << "\n");

  assert(KernelOffset <= TextBytes.size() &&
         "kernel decode offset is outside .text");
  assert(KernelStart <= KernelOffset && "kernel decode start follows scan");
  assert((!KernelEndOffset || *KernelEndOffset >= KernelOffset) &&
         "kernel decode end precedes start");
  assert((!KernelEndOffset || *KernelEndOffset <= TextBytes.size()) &&
         "kernel decode end is outside .text");

  const uint64_t TotalSize = KernelEndOffset.value_or(TextBytes.size());
  uint64_t Off = KernelOffset;
  while (Off < TotalSize) {
    MCInst Inst;
    uint64_t InstSize = 0;
    MCDisassembler::DecodeStatus Status = Mc.Disasm->getInstruction(
        Inst, InstSize, TextBytes.slice(Off, TotalSize - Off), Off, nulls());
    // A failed decode leaves the next instruction boundary unknown, so the
    // rest of the range cannot be scanned.
    if (Status != MCDisassembler::Success)
      return makeTranspilerError(
          "decodeKernel: cannot decode instruction at .text offset 0x" +
          utohexstr(Off) + " (" +
          (Status == MCDisassembler::SoftFail ? "soft fail" : "fail") + ")");
    const MCInstrDesc &Desc = Mc.InstrInfo->get(Inst.getOpcode());
    DecodedInst Di;
    Di.Inst = Inst;
    Di.CanonOp = OpcMap.lookup(Inst.getOpcode());
    Di.NumDefs = Desc.getNumDefs();
    Di.Offset = Off;
    Di.setSizeInBytes(InstSize);
    Di.TargetSpecificFlags = Desc.TSFlags;
    Di.FirstSrcIdx = Desc.getNumDefs();

    buildSrcMap(Di, Desc);
    driftCheckTiedIn(Di, Desc);
    driftCheckSrcN(Mc, Di, Desc);
    classifyImplicitDefs(Di, Desc);
    if (Error Err = decodeVOPD(Di, *Mc.InstrInfo, OpcMap))
      return std::move(Err);

    // A branch leads somewhere the scan would otherwise not reach and leaves
    // its fall-through leading a block of its own, so both start blocks.
    if (hasStaticBranchTarget(Di)) {
      Expected<uint64_t> Target = staticBranchTarget(Di);
      if (!Target)
        return Target.takeError();
      if (*Target < KernelStart || *Target >= TotalSize)
        return makeTranspilerError(
            "decodeKernel: branch at .text offset 0x" + Twine::utohexstr(Off) +
            " targets 0x" + Twine::utohexstr(*Target) +
            ", outside the kernel extent [0x" + Twine::utohexstr(KernelStart) +
            ", 0x" + Twine::utohexstr(TotalSize) + ")");
      Out.BlockStarts.insert(*Target);
      if (isSoppConditionalBranch(Di)) {
        if (Off + InstSize >= TotalSize)
          return makeTranspilerError(
              "decodeKernel: conditional branch at .text offset 0x" +
              Twine::utohexstr(Off) +
              " ends the kernel extent, so it has no "
              "fall-through successor");
        Out.BlockStarts.insert(Off + InstSize);
      }
    }

    bool IsEndPgm = Di.CanonOp == CanonicalOp::S_ENDPGM;
    Out.Insts.push_back(std::move(Di));
    if (IsEndPgm) {
      // `s_endpgm` may appear mid-binary (early-return path); if there are
      // known block starts at later offsets, keep disassembling.
      uint64_t NextOff = Off + InstSize;
      std::set<uint64_t>::const_iterator It = Out.BlockStarts.upper_bound(Off);
      if (It != Out.BlockStarts.end() && *It < TotalSize) {
        Off = NextOff;
        continue;
      }
      break;
    }
    Off += InstSize;
  }

  // Instructions are not uniformly four bytes wide, so a displacement that is
  // well formed on its own can still name an offset inside one, or one the
  // scan never reached. Every branch target has to be the offset of one of the
  // instructions decoded above; the kernel entry is where the scan began and
  // needs no such check.
  DenseSet<uint64_t> DecodedOffsets;
  DecodedOffsets.reserve(Out.Insts.size());
  for (const DecodedInst &Di : Out.Insts)
    DecodedOffsets.insert(Di.Offset);
  for (uint64_t Start : Out.BlockStarts)
    if (Start != KernelOffset && !DecodedOffsets.contains(Start))
      return makeTranspilerError("decodeKernel: branch target 0x" +
                                 Twine::utohexstr(Start) +
                                 " is not the offset of a decoded instruction");

  return Out;
}

} // namespace COMGR::transpiler
