Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
             0.0000    0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock network delay (ideal)
             0.0000    0.0000    0.0000 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0042    0.1631    1.0514    1.0514 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.1631    0.0000    1.0514 ^ _07425_/A (sky130_fd_sc_hd__buf_6)
   0.0206    0.1726    0.3348    1.3862 ^ _07425_/X (sky130_fd_sc_hd__buf_6)
             0.1726    0.0000    1.3862 ^ _07580_/S (sky130_fd_sc_hd__mux2i_1)
   0.0175    1.5797    1.5378    2.9239 ^ _07580_/Y (sky130_fd_sc_hd__mux2i_1)
             1.5797    0.0000    2.9239 ^ _07652_/A (sky130_fd_sc_hd__buf_2)
   0.0293    0.4708    1.2426    4.1666 ^ _07652_/X (sky130_fd_sc_hd__buf_2)
             0.4708    0.0000    4.1666 ^ _07653_/S1 (sky130_fd_sc_hd__mux4_2)
   0.0054    0.2506    1.6430    5.8096 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.2506    0.0000    5.8096 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0013    0.2187    2.1599    7.9695 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.2187    0.0000    7.9695 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0020    0.0829    0.5627    8.5322 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0829    0.0000    8.5322 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0038    0.1421    1.2561    9.7882 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.1421    0.0000    9.7882 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0037    0.4106    0.5742   10.3625 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.4106    0.0000   10.3625 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0015    0.0696    0.2494   10.6119 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0696    0.0000   10.6119 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0085    0.1396    0.9110   11.5229 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.1396    0.0000   11.5229 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0150    0.5985    0.6463   12.1692 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.5985    0.0000   12.1692 ^ _08746_/A (sky130_fd_sc_hd__buf_6)
   0.0245    0.1987    0.5738   12.7430 ^ _08746_/X (sky130_fd_sc_hd__buf_6)
             0.1987    0.0000   12.7430 ^ _09039_/A1 (sky130_fd_sc_hd__a21oi_2)
   0.0014    0.0913    0.1416   12.8845 v _09039_/Y (sky130_fd_sc_hd__a21oi_2)
             0.0913    0.0000   12.8845 v core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                12.8845   data arrival time

             0.0000   11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock network delay (ideal)
                       0.0000   11.0000   clock reconvergence pessimism
                                11.0000 ^ core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                      -0.6965   10.3035   library setup time
                                10.3035   data required time
-------------------------------------------------------------------------------
                                10.3035   data required time
                               -12.8845   data arrival time
-------------------------------------------------------------------------------
                                -2.5811   slack (VIOLATED)


