library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity bitadder  is
  port(A,B: in std_logic_vector(3 downto 0); M: in std_logic;
         S: out std_logic_vector(3 downto 0); Cout: out std_logic;
end entity bitadder;