/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az220-460
+ date
Sat Mar  6 21:22:08 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615065728
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[6961,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az220-460

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 06 2021 (21:14:41)
Run date:          Mar 06 2021 (21:22:08+0000)
Run host:          fv-az220-460.ewuftiiq1vzenpdueq1bhbohuf.cx.internal.cloudapp.net (pid=6057)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az220-460
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121288KB, total=7121288KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=bef3b20e-76e5-3243-92c5-be77c7c13114, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az220-460, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
  Memory has type "local" depth 0
    size 7292198912 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0029271 sec
      iterations=10000000... time=0.0294558 sec
      iterations=100000000... time=0.295387 sec
      iterations=400000000... time=1.17247 sec
      iterations=400000000... time=0.910491 sec
      result: 3.05365 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0029982 sec
      iterations=10000000... time=0.0311892 sec
      iterations=100000000... time=0.313546 sec
      iterations=400000000... time=1.25764 sec
      result: 10.1778 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0017788 sec
      iterations=10000000... time=0.0190569 sec
      iterations=100000000... time=0.19498 sec
      iterations=600000000... time=1.12456 sec
      result: 8.53668 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.412774 sec
      iterations=3... time=1.22116 sec
      result: 2.63785 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001225 sec
      iterations=10000... time=0.0013376 sec
      iterations=100000... time=0.0151785 sec
      iterations=1000000... time=0.149619 sec
      iterations=7000000... time=1.04012 sec
      result: 1.48588 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000458 sec
      iterations=10000... time=0.0065898 sec
      iterations=100000... time=0.0478871 sec
      iterations=1000000... time=0.436475 sec
      iterations=3000000... time=1.33494 sec
      result: 4.4498 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.0054202 sec
      iterations=10000... time=0.0647179 sec
      iterations=100000... time=0.818633 sec
      iterations=200000... time=1.65347 sec
      result: 82.6737 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0101925 sec
      iterations=10000... time=0.0988685 sec
      iterations=100000... time=1.04059 sec
      result: 104.059 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=5.08e-05 sec
      iterations=1000... time=0.0003604 sec
      iterations=10000... time=0.0028459 sec
      iterations=100000... time=0.0282155 sec
      iterations=1000000... time=0.307444 sec
      iterations=4000000... time=1.22037 sec
      result: 80.5524 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.8e-06 sec
      iterations=10... time=4.63e-05 sec
      iterations=100... time=0.0005416 sec
      iterations=1000... time=0.0045973 sec
      iterations=10000... time=0.0421522 sec
      iterations=100000... time=0.436898 sec
      iterations=300000... time=1.33227 sec
      result: 44.2721 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.0025653 sec
      iterations=10... time=0.0224723 sec
      iterations=100... time=0.180741 sec
      iterations=600... time=0.985194 sec
      iterations=1200... time=2.41098 sec
      result: 19.5713 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.108234 sec
      iterations=10... time=1.07018 sec
      result: 10.0333 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=2.86e-05 sec
      iterations=100000... time=0.0002718 sec
      iterations=1000000... time=0.0031813 sec
      iterations=10000000... time=0.0299107 sec
      iterations=100000000... time=0.292778 sec
      iterations=400000000... time=1.2048 sec
      result: 0.376501 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.88e-05 sec
      iterations=10000... time=0.0001739 sec
      iterations=100000... time=0.0022132 sec
      iterations=1000000... time=0.0193236 sec
      iterations=10000000... time=0.178413 sec
      iterations=60000000... time=1.07374 sec
      result: 2.23696 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=7.28e-05 sec
      iterations=10000... time=0.0004919 sec
      iterations=100000... time=0.0040626 sec
      iterations=1000000... time=0.0413256 sec
      iterations=10000000... time=0.434366 sec
      iterations=30000000... time=1.40805 sec
      result: 5.86686 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0001502 sec
      iterations=10000... time=0.0011149 sec
      iterations=100000... time=0.0124472 sec
      iterations=1000000... time=0.130588 sec
      iterations=8000000... time=1.04831 sec
      result: 16.3798 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=5.8e-06 sec
      iterations=100... time=7.39e-05 sec
      iterations=1000... time=0.0005325 sec
      iterations=10000... time=0.0057631 sec
      iterations=100000... time=0.0633901 sec
      iterations=1000000... time=0.61634 sec
      iterations=2000000... time=1.183 sec
      result: 41.5488 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=8.36e-05 sec
      iterations=100... time=0.0010019 sec
      iterations=1000... time=0.0093783 sec
      iterations=10000... time=0.0902673 sec
      iterations=100000... time=0.914123 sec
      iterations=200000... time=1.78874 sec
      result: 21.9828 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.0034808 sec
      iterations=10... time=0.0196495 sec
      iterations=100... time=0.216951 sec
      iterations=500... time=1.26763 sec
      result: 15.5099 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.208429 sec
      iterations=5... time=1.00249 sec
      result: 5.35538 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0705383 sec
      iterations=10... time=0.685767 sec
      iterations=20... time=1.38074 sec
      result: 15.5532 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=6.9e-05 sec
      iterations=10... time=0.000238901 sec
      iterations=100... time=0.0021989 sec
      iterations=1000... time=0.0233685 sec
      iterations=10000... time=0.231011 sec
      iterations=50000... time=1.16201 sec
      result: 0.074354 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000145201 sec
      iterations=10... time=0.0008267 sec
      iterations=100... time=0.008382 sec
      iterations=1000... time=0.0814627 sec
      iterations=10000... time=0.86431 sec
      iterations=20000... time=1.70226 sec
      result: 0.142951 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0054491 sec
      iterations=10... time=0.0606539 sec
      iterations=100... time=0.627116 sec
      iterations=200... time=1.24334 sec
      result: 0.395768 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.190571 sec
      iterations=6... time=1.12393 sec
      result: 0.357265 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0033446 sec
      iterations=10000000... time=0.0315207 sec
      iterations=100000000... time=0.305867 sec
      iterations=400000000... time=1.22035 sec
      iterations=400000000... time=0.905725 sec
      result: 2.54273 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0033676 sec
      iterations=10000000... time=0.0353014 sec
      iterations=100000000... time=0.320845 sec
      iterations=300000000... time=0.954886 sec
      iterations=600000000... time=1.91672 sec
      result: 10.0171 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018162 sec
      iterations=10000000... time=0.0194997 sec
      iterations=100000000... time=0.203142 sec
      iterations=500000000... time=0.956647 sec
      iterations=1000000000... time=1.90679 sec
      result: 8.39108 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.200848 sec
      iterations=5... time=1.02981 sec
      result: 5.21328 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00015525 sec
      iterations=10000... time=0.00186705 sec
      iterations=100000... time=0.0144673 sec
      iterations=1000000... time=0.150928 sec
      iterations=7000000... time=1.08132 sec
      result: 1.54474 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.00048265 sec
      iterations=10000... time=0.0044467 sec
      iterations=100000... time=0.0464969 sec
      iterations=1000000... time=0.460399 sec
      iterations=2000000... time=0.933582 sec
      iterations=4000000... time=1.81321 sec
      result: 4.53303 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.005891 sec
      iterations=10000... time=0.0597736 sec
      iterations=100000... time=0.685625 sec
      iterations=200000... time=1.01571 sec
      result: 50.7857 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0106231 sec
      iterations=10000... time=0.095597 sec
      iterations=100000... time=1.03238 sec
      result: 103.238 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=2.75e-06 sec
      iterations=100... time=2.515e-05 sec
      iterations=1000... time=0.00027335 sec
      iterations=10000... time=0.00284415 sec
      iterations=100000... time=0.0328835 sec
      iterations=1000000... time=0.30435 sec
      iterations=4000000... time=1.18295 sec
      result: 83.1009 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.45e-06 sec
      iterations=10... time=4.1e-05 sec
      iterations=100... time=0.0004019 sec
      iterations=1000... time=0.00408865 sec
      iterations=10000... time=0.0438793 sec
      iterations=100000... time=0.43774 sec
      iterations=300000... time=1.31482 sec
      result: 44.8596 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00217265 sec
      iterations=10... time=0.0144832 sec
      iterations=100... time=0.154497 sec
      iterations=700... time=0.989058 sec
      iterations=1400... time=2.08669 sec
      result: 26.3817 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.11097 sec
      iterations=10... time=1.13512 sec
      result: 9.4593 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.85e-06 sec
      iterations=10000... time=2.56e-05 sec
      iterations=100000... time=0.00027495 sec
      iterations=1000000... time=0.0030082 sec
      iterations=10000000... time=0.029993 sec
      iterations=100000000... time=0.298738 sec
      iterations=400000000... time=1.18218 sec
      result: 0.369432 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.845e-05 sec
      iterations=10000... time=0.0001535 sec
      iterations=100000... time=0.00249135 sec
      iterations=1000000... time=0.0186023 sec
      iterations=10000000... time=0.179025 sec
      iterations=60000000... time=1.11209 sec
      result: 2.31686 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=8.775e-05 sec
      iterations=10000... time=0.00043255 sec
      iterations=100000... time=0.0046981 sec
      iterations=1000000... time=0.0491957 sec
      iterations=10000000... time=0.444027 sec
      iterations=20000000... time=0.815836 sec
      iterations=40000000... time=1.65257 sec
      result: 5.16428 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.00022035 sec
      iterations=10000... time=0.00182765 sec
      iterations=100000... time=0.0196212 sec
      iterations=1000000... time=0.218674 sec
      iterations=5000000... time=0.959181 sec
      iterations=10000000... time=2.04175 sec
      result: 25.5219 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=4.8e-06 sec
      iterations=100... time=4.255e-05 sec
      iterations=1000... time=0.0005962 sec
      iterations=10000... time=0.00424995 sec
      iterations=100000... time=0.0445127 sec
      iterations=1000000... time=0.450239 sec
      iterations=2000000... time=0.884378 sec
      iterations=4000000... time=1.84022 sec
      result: 53.4197 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.65e-06 sec
      iterations=10... time=0.0001164 sec
      iterations=100... time=0.000949901 sec
      iterations=1000... time=0.0106546 sec
      iterations=10000... time=0.0893372 sec
      iterations=100000... time=0.904252 sec
      iterations=200000... time=1.77336 sec
      result: 22.1735 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.0053285 sec
      iterations=10... time=0.0338673 sec
      iterations=100... time=0.341242 sec
      iterations=300... time=1.14247 sec
      result: 10.3254 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.194606 sec
      iterations=6... time=1.18861 sec
      result: 5.42013 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0717433 sec
      iterations=10... time=0.70247 sec
      iterations=20... time=1.52478 sec
      result: 14.0839 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.15e-06 sec
      iterations=10... time=3.73e-05 sec
      iterations=100... time=0.00027625 sec
      iterations=1000... time=0.00270535 sec
      iterations=10000... time=0.0274511 sec
      iterations=100000... time=0.280057 sec
      iterations=400000... time=1.11615 sec
      result: 0.261256 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.58e-05 sec
      iterations=10... time=0.00015655 sec
      iterations=100... time=0.00130875 sec
      iterations=1000... time=0.0134712 sec
      iterations=10000... time=0.129189 sec
      iterations=90000... time=1.20348 sec
      result: 0.436136 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0015591 sec
      iterations=10... time=0.0183077 sec
      iterations=100... time=0.191427 sec
      iterations=600... time=1.15534 sec
      result: 1.27774 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0474616 sec
      iterations=10... time=0.498592 sec
      iterations=20... time=0.983497 sec
      iterations=40... time=1.94336 sec
      result: 1.37748 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Mar  6 21:24:21 UTC 2021
+ echo Done.
Done.
  Elapsed time: 133.1 s
