--------------------------------------------------------------------------------
Release 12.3 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_ex to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
clk_signal     |    9.751(R)|clk_50m           |   0.000|
               |    7.812(R)|clk_80m           |   0.000|
               |    9.592(R)|clk_90m           |   0.000|
lcd_en         |    7.032(F)|clk_50m           |   0.000|
signal         |   10.993(R)|clk_50m           |   0.000|
               |    9.054(R)|clk_80m           |   0.000|
               |   10.834(R)|clk_90m           |   0.000|
signal_mout_m  |    9.661(R)|clk_50m           |   0.000|
               |    7.585(R)|clk_80m           |   0.000|
               |    9.502(R)|clk_90m           |   0.000|
signal_mout_m_2|    9.661(R)|clk_50m           |   0.000|
               |    7.585(R)|clk_80m           |   0.000|
               |    9.502(R)|clk_90m           |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ex
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ex         |    8.389|    4.852|    5.256|    3.842|
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep  8 22:09:15 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 99 MB



