{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543018930440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543018930440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 19:22:09 2018 " "Processing started: Fri Nov 23 19:22:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543018930440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543018930440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543018930440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543018932202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output1-compor " "Found design unit 1: output1-compor" {  } { { "output1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/output1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933810 ""} { "Info" "ISGN_ENTITY_NAME" "1 output1 " "Found entity 1: output1" {  } { { "output1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/output1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input1-compor " "Found design unit 1: input1-compor" {  } { { "input1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/input1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933825 ""} { "Info" "ISGN_ENTITY_NAME" "1 input1 " "Found entity 1: input1" {  } { { "input1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/input1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressDecoder-compor " "Found design unit 1: addressDecoder-compor" {  } { { "addressDecoder.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/addressDecoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933825 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressDecoder " "Found entity 1: addressDecoder" {  } { { "addressDecoder.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/addressDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933841 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933841 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933856 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933872 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933872 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933872 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1543018933888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933888 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933888 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933903 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933919 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_1-behavior " "Found design unit 1: ShiftLeft2_1-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_1 " "Found entity 1: ShiftLeft2_1" {  } { { "ShiftLeft2_1.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933935 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933950 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-behavior " "Found design unit 1: ALUControl-behavior" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ALUControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933950 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933966 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newstate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewState-behavioral " "Found design unit 1: NewState-behavioral" {  } { { "NewState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/NewState.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933981 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewState " "Found entity 1: NewState" {  } { { "NewState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/NewState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-behavior " "Found design unit 1: reg32bit-behavior" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/reg32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933981 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_2-behavior " "Found design unit 1: ShiftLeft2_2-behavior" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ShiftLeft2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_2 " "Found entity 1: ShiftLeft2_2" {  } { { "ShiftLeft2_2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/ShiftLeft2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3jump-case_arch2 " "Found design unit 1: mux3jump-case_arch2" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933997 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3jump " "Found entity 1: mux3jump" {  } { { "mux3jump.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/mux3jump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018933997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018933997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestCU-behavior " "Found design unit 1: TestCU-behavior" {  } { { "TestCU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/TestCU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934013 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestCU " "Found entity 1: TestCU" {  } { { "TestCU.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/TestCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018934013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryV2-behavior " "Found design unit 1: memoryV2-behavior" {  } { { "memoryV2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/memoryV2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934028 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryV2 " "Found entity 1: memoryV2" {  } { { "memoryV2.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/memoryV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018934028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32biten.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32biten.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bitEN-behavior " "Found design unit 1: reg32bitEN-behavior" {  } { { "reg32bitEN.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/reg32bitEN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934028 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bitEN " "Found entity 1: reg32bitEN" {  } { { "reg32bitEN.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/reg32bitEN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018934028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputTest-compor " "Found design unit 1: outputTest-compor" {  } { { "outputTest.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/outputTest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934044 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputTest " "Found entity 1: outputTest" {  } { { "outputTest.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/outputTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543018934044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543018934044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543018934247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALUCOMP " "Elaborating entity \"alu\" for hierarchy \"alu:ALUCOMP\"" {  } { { "MultiCycle.vhd" "ALUCOMP" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934263 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543018934263 "|MultiCycle|alu:ALUCOMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUXB " "Elaborating entity \"mux\" for hierarchy \"mux:MUXB\"" {  } { { "MultiCycle.vhd" "MUXB" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXA " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXA\"" {  } { { "MultiCycle.vhd" "MUXA" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:REGFILE\"" {  } { { "MultiCycle.vhd" "REGFILE" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:MUXRegDst " "Elaborating entity \"mux3\" for hierarchy \"mux3:MUXRegDst\"" {  } { { "MultiCycle.vhd" "MUXRegDst" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:INSTREG " "Elaborating entity \"IR\" for hierarchy \"IR:INSTREG\"" {  } { { "MultiCycle.vhd" "INSTREG" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryV2 memoryV2:MEM " "Elaborating entity \"memoryV2\" for hierarchy \"memoryV2:MEM\"" {  } { { "MultiCycle.vhd" "MEM" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PROGCOUNT " "Elaborating entity \"PC\" for hierarchy \"PC:PROGCOUNT\"" {  } { { "MultiCycle.vhd" "PROGCOUNT" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CONTROLU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CONTROLU\"" {  } { { "MultiCycle.vhd" "CONTROLU" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934403 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(99) " "VHDL Process Statement warning at controlUnit.vhd(99): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543018934403 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(125) " "VHDL Process Statement warning at controlUnit.vhd(125): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543018934403 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_st controlUnit.vhd(31) " "VHDL Process Statement warning at controlUnit.vhd(31): inferring latch(es) for signal or variable \"nxt_st\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543018934403 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[0\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[0\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543018934403 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[1\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[1\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543018934403 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[2\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[2\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543018934403 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[3\] controlUnit.vhd(31) " "Inferred latch for \"nxt_st\[3\]\" at controlUnit.vhd(31)" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543018934403 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCONTRL " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCONTRL\"" {  } { { "MultiCycle.vhd" "ALUCONTRL" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewState NewState:NEWST " "Elaborating entity \"NewState\" for hierarchy \"NewState:NEWST\"" {  } { { "MultiCycle.vhd" "NEWST" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit reg32bit:MDR " "Elaborating entity \"reg32bit\" for hierarchy \"reg32bit:MDR\"" {  } { { "MultiCycle.vhd" "MDR" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SNGEXT " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SNGEXT\"" {  } { { "MultiCycle.vhd" "SNGEXT" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_1 ShiftLeft2_1:UPSLF " "Elaborating entity \"ShiftLeft2_1\" for hierarchy \"ShiftLeft2_1:UPSLF\"" {  } { { "MultiCycle.vhd" "UPSLF" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_2 ShiftLeft2_2:DOWNSLF " "Elaborating entity \"ShiftLeft2_2\" for hierarchy \"ShiftLeft2_2:DOWNSLF\"" {  } { { "MultiCycle.vhd" "DOWNSLF" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3jump mux3jump:JUMPMUX " "Elaborating entity \"mux3jump\" for hierarchy \"mux3jump:JUMPMUX\"" {  } { { "MultiCycle.vhd" "JUMPMUX" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressDecoder addressDecoder:ADDRDEC " "Elaborating entity \"addressDecoder\" for hierarchy \"addressDecoder:ADDRDEC\"" {  } { { "MultiCycle.vhd" "ADDRDEC" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bitEN reg32bitEN:REG7SEG " "Elaborating entity \"reg32bitEN\" for hierarchy \"reg32bitEN:REG7SEG\"" {  } { { "MultiCycle.vhd" "REG7SEG" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output1 output1:SEG7WR " "Elaborating entity \"output1\" for hierarchy \"output1:SEG7WR\"" {  } { { "MultiCycle.vhd" "SEG7WR" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input1 input1:KEYBOARD " "Elaborating entity \"input1\" for hierarchy \"input1:KEYBOARD\"" {  } { { "MultiCycle.vhd" "KEYBOARD" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/MultiCycle.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543018934528 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registerFile:REGFILE\|MEM " "RAM logic \"registerFile:REGFILE\|MEM\" is uninferred due to inappropriate RAM size" {  } { { "registerFile.vhd" "MEM" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/registerFile.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1543018935339 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoryV2:MEM\|MEM " "RAM logic \"memoryV2:MEM\|MEM\" is uninferred due to inappropriate RAM size" {  } { { "memoryV2.vhd" "MEM" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/memoryV2.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1543018935339 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1543018935339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[3\] " "Latch controlUnit:CONTROLU\|nxt_st\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543018937884 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543018937884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[2\] " "Latch controlUnit:CONTROLU\|nxt_st\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543018937884 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543018937884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[0\] " "Latch controlUnit:CONTROLU\|nxt_st\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543018937884 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543018937884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|nxt_st\[1\] " "Latch controlUnit:CONTROLU\|nxt_st\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543018937884 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Usuario/Documents/GitHub/MultiCycle_Lab/controlUnit.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543018937884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543018944001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543018944001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1627 " "Implemented 1627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543018944501 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543018944501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1609 " "Implemented 1609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543018944501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543018944501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543018944579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 19:22:24 2018 " "Processing ended: Fri Nov 23 19:22:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543018944579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543018944579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543018944579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543018944579 ""}
