# maybe-riscv
This project is a very easy implementation in Verilog HDL,which is a homework of Computer Architecture Experiment.

## tool-chain
https://github.com/riscv/riscv-gnu-toolchain

## five-stage version
| feature | maybe-riscv |
| :-----: | :---------: |
| ISA | Risc32I |
| Pipelining | five |
| Data forwarding | Yes |
| Branch prediction | BTB |

## tomasulo version
The tomasulo version still has some bugs.

# References
* https://gitee.com/liangkangnan/tinyriscv
* https://github.com/cla7aye15I4nd/trivial-riscv-cpu
* https://github.com/Evensgn/RISC-V-CPU
* https://github.com/dreamATD/TomRiVer-CPU
* [<<从零开始写RISC-V处理器>>](https://liangkangnan.gitee.io/2020/04/29/%E4%BB%8E%E9%9B%B6%E5%BC%80%E5%A7%8B%E5%86%99RISC-V%E5%A4%84%E7%90%86%E5%99%A8/)


