INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalDesign2023/lab08/lab08.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalDesign2023/lab08/lab08.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalDesign2023/lab08/lab08.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalDesign2023/lab08/lab08.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalDesign2023/lab08/lab08.srcs/sources_1/new/lab08.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab08
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DigitalDesign2023/lab08/lab08.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
