============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 15 2023  05:34:09 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (14 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[18]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[1]                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8021/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7879/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7861/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7814/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     709    (-,-) 
  g7785/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  g7712/z                       (u)     in_1->z F     unmapped_complex2      5 11.5     0    25     749    (-,-) 
  g7702/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     764    (-,-) 
  g7606/z                       (u)     in_0->z F     unmapped_nand2         2  4.6     0    18     782    (-,-) 
  g7523/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     798    (-,-) 
  g7524/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     813    (-,-) 
  g7487/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     828    (-,-) 
  g7402/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     844    (-,-) 
  g7396/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     859    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[18]/d -       -       R     unmapped_d_flop        1    -     -     0     859    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (14 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[17]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[1]                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8021/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7879/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7861/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7814/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     709    (-,-) 
  g7785/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  g7712/z                       (u)     in_1->z F     unmapped_complex2      5 11.5     0    25     749    (-,-) 
  g7644/z                       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     764    (-,-) 
  g7619/z                       (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     782    (-,-) 
  g7546/z                       (u)     in_0->z F     unmapped_or2           1  2.3     0    15     798    (-,-) 
  g7547/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     813    (-,-) 
  g7483/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     828    (-,-) 
  g7410/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     844    (-,-) 
  g7394/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     859    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[17]/d -       -       R     unmapped_d_flop        1    -     -     0     859    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (14 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[15]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[1]                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8021/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7879/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7861/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7814/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     709    (-,-) 
  g7780/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  g7715/z                       (u)     in_0->z F     unmapped_complex2      5 11.5     0    25     749    (-,-) 
  g7688/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     764    (-,-) 
  g7613/z                       (u)     in_0->z F     unmapped_complex2      2  4.6     0    18     782    (-,-) 
  g7527/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     798    (-,-) 
  g7528/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     813    (-,-) 
  g7473/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     828    (-,-) 
  g7411/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     844    (-,-) 
  g7392/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     859    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0     859    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (14 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[14]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[1]                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8021/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7879/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7861/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7814/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     709    (-,-) 
  g7780/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  g7715/z                       (u)     in_0->z F     unmapped_complex2      5 11.5     0    25     749    (-,-) 
  g7659/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     764    (-,-) 
  g7622/z                       (u)     in_0->z F     unmapped_complex2      2  4.6     0    18     782    (-,-) 
  g7564/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     798    (-,-) 
  g7565/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     813    (-,-) 
  g7485/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     828    (-,-) 
  g7415/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     844    (-,-) 
  g7386/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     859    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[14]/d -       -       R     unmapped_d_flop        1    -     -     0     859    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (14 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[13]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[1]                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8021/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7879/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7861/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7814/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     709    (-,-) 
  g7780/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  g7715/z                       (u)     in_0->z F     unmapped_complex2      5 11.5     0    25     749    (-,-) 
  g7675/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     764    (-,-) 
  g7614/z                       (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     782    (-,-) 
  g7554/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     798    (-,-) 
  g7555/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     813    (-,-) 
  g7435/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     828    (-,-) 
  g7422/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     844    (-,-) 
  g7378/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     859    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0     859    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (15 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[14]/clk->d
          Group: I2C
     Startpoint: (F) Yi[0]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=      15                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_32_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[0]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g8218/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8060/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8015/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7922/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7844/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7834/z                       (u)     in_0->z F     unmapped_complex2      7 16.1     0    28     710    (-,-) 
  g7758/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     726    (-,-) 
  g7729/z                       (u)     in_0->z F     unmapped_complex2      4  9.2     0    23     748    (-,-) 
  g7679/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     764    (-,-) 
  g7615/z                       (u)     in_0->z F     unmapped_complex2      2  4.6     0    18     782    (-,-) 
  g7516/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     797    (-,-) 
  g7517/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     813    (-,-) 
  g7452/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     828    (-,-) 
  g7413/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     843    (-,-) 
  g7391/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     859    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[14]/d -       -       R     unmapped_d_flop        1    -     -     0     859    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (15 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[13]/clk->d
          Group: I2C
     Startpoint: (F) Yi[0]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=      15                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_32_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[0]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g8218/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8060/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8015/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7922/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7844/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7834/z                       (u)     in_0->z F     unmapped_complex2      7 16.1     0    28     710    (-,-) 
  g7758/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     726    (-,-) 
  g7729/z                       (u)     in_0->z F     unmapped_complex2      4  9.2     0    23     748    (-,-) 
  g7711/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     764    (-,-) 
  g7602/z                       (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     782    (-,-) 
  g7531/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     797    (-,-) 
  g7532/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     813    (-,-) 
  g7439/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     828    (-,-) 
  g7421/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     843    (-,-) 
  g7380/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     859    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0     859    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (16 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[19]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     257                  
             Slack:=      16                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  Yi[1]                                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  gen_pipe[1].Pipe_AddSub_92_16:add_66_27_g13/z (u)     in_1->z F     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8111/z                                       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7950/z                                       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7882/z                                       (u)     in_0->z F     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7851/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7830/z                                       (u)     in_0->z R     unmapped_nand2         6 13.8     0    27     719    (-,-) 
  g7750/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7690/z                                       (u)     in_1->z R     unmapped_complex2      5 11.5     0    25     759    (-,-) 
  g7605/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     775    (-,-) 
  g7541/z                                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     796    (-,-) 
  g7474/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     811    (-,-) 
  g7401/z                                       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     826    (-,-) 
  g7397/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     842    (-,-) 
  g7367/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     857    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[19]/d                 -       -       R     unmapped_d_flop        1    -     -     0     857    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (17 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[11]/clk->d
          Group: I2C
     Startpoint: (F) Yi[0]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     257                  
             Slack:=      17                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_32_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[0]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g8218/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8060/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8015/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7922/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7844/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7834/z                       (u)     in_0->z F     unmapped_complex2      7 16.1     0    28     710    (-,-) 
  g7781/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     726    (-,-) 
  g7713/z                       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     746    (-,-) 
  g7658/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     762    (-,-) 
  g7618/z                       (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     780    (-,-) 
  g7505/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     795    (-,-) 
  g7506/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     811    (-,-) 
  g7450/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     826    (-,-) 
  g7420/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     841    (-,-) 
  g7382/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     857    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0     857    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (18 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[11]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=      18                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[1]                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8021/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7879/z                       (u)     in_1->z R     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7861/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7814/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     709    (-,-) 
  g7748/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  g7727/z                       (u)     in_0->z F     unmapped_complex2      3  6.9     0    21     745    (-,-) 
  g7654/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     760    (-,-) 
  g7581/z                       (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     778    (-,-) 
  g7501/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     794    (-,-) 
  g7502/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     809    (-,-) 
  g7471/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     824    (-,-) 
  g7419/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     840    (-,-) 
  g7384/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     855    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0     855    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (18 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[18]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=      18                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Xi[1]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                       (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7768/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7697/z                       (u)     in_1->z F     unmapped_complex2      4  9.2     0    23     758    (-,-) 
  g7607/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     773    (-,-) 
  g7491/z                       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     794    (-,-) 
  g7469/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     809    (-,-) 
  g7432/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     824    (-,-) 
  g7387/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     840    (-,-) 
  g7376/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     855    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[18]/d -       -       R     unmapped_d_flop        1    -     -     0     855    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (19 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[15]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=      19                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Xi[1]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                       (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7751/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7741/z                       (u)     in_0->z F     unmapped_complex2      5 11.5     0    25     759    (-,-) 
  g7674/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     775    (-,-) 
  g7616/z                       (u)     in_0->z F     unmapped_complex2      2  4.6     0    18     793    (-,-) 
  g7571/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     808    (-,-) 
  g7572/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     824    (-,-) 
  g7446/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     839    (-,-) 
  g7414/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     854    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0     854    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (21 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[17]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=      21                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Xi[1]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                       (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7768/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7697/z                       (u)     in_1->z F     unmapped_complex2      4  9.2     0    23     758    (-,-) 
  g7574/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     773    (-,-) 
  g7492/z                       (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     791    (-,-) 
  g7448/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     806    (-,-) 
  g7412/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     822    (-,-) 
  g7393/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     837    (-,-) 
  g7368/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     852    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[17]/d -       -       R     unmapped_d_flop        1    -     -     0     852    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (34 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[19]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     240                  
             Slack:=      34                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Xi[1]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                       (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7768/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7697/z                       (u)     in_1->z F     unmapped_complex2      4  9.2     0    23     758    (-,-) 
  g7607/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     773    (-,-) 
  g7491/z                       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     794    (-,-) 
  g7447/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     809    (-,-) 
  g7403/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     824    (-,-) 
  g7395/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     840    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[19]/d -       -       R     unmapped_d_flop        1    -     -     0     840    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (37 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[12]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     236                  
             Slack:=      37                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Xi[1]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                       (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7751/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7741/z                       (u)     in_0->z F     unmapped_complex2      5 11.5     0    25     759    (-,-) 
  g7677/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     775    (-,-) 
  g7678/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     790    (-,-) 
  g7630/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     805    (-,-) 
  g7558/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     821    (-,-) 
  g7458/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     836    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0     836    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (37 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[16]/clk->d
          Group: I2C
     Startpoint: (F) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     236                  
             Slack:=      37                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  Yi[1]                                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  gen_pipe[1].Pipe_AddSub_92_16:add_66_27_g13/z (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8111/z                                       (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7950/z                                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7882/z                                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7851/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7830/z                                       (u)     in_0->z F     unmapped_nand2         6 13.8     0    27     719    (-,-) 
  g7750/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7690/z                                       (u)     in_1->z F     unmapped_complex2      5 11.5     0    25     759    (-,-) 
  g7593/z                                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     775    (-,-) 
  g7594/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     790    (-,-) 
  g7562/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     805    (-,-) 
  g7433/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     821    (-,-) 
  g7426/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     836    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[16]/d                 -       -       R     unmapped_d_flop        1    -     -     0     836    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (37 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[12]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     236                  
             Slack:=      37                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  Yi[1]                                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  gen_pipe[1].Pipe_AddSub_92_16:add_66_27_g13/z (u)     in_1->z F     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8111/z                                       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7950/z                                       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7882/z                                       (u)     in_0->z F     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7851/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7830/z                                       (u)     in_0->z R     unmapped_nand2         6 13.8     0    27     719    (-,-) 
  g7746/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7744/z                                       (u)     in_0->z R     unmapped_complex2      5 11.5     0    25     759    (-,-) 
  g7646/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     775    (-,-) 
  g7647/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     790    (-,-) 
  g7628/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     805    (-,-) 
  g7543/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     821    (-,-) 
  g7459/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     836    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[12]/d                 -       -       R     unmapped_d_flop        1    -     -     0     836    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (39 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[16]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     234                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Xi[1]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                       (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                       (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7768/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7697/z                       (u)     in_1->z F     unmapped_complex2      4  9.2     0    23     758    (-,-) 
  g7633/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     773    (-,-) 
  g7634/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     788    (-,-) 
  g7557/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     803    (-,-) 
  g7484/z                       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     819    (-,-) 
  g7430/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     834    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[16]/d -       -       R     unmapped_d_flop        1    -     -     0     834    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (41 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[10]/clk->d
          Group: I2C
     Startpoint: (R) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     232                  
             Slack:=      41                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Xi[1]                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                       (u)     in_1->z F     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                       (u)     in_0->z F     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                       (u)     in_0->z R     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7762/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7743/z                       (u)     in_1->z R     unmapped_nand2         3  6.9     0    21     756    (-,-) 
  g7642/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     771    (-,-) 
  g7643/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     786    (-,-) 
  g7629/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     801    (-,-) 
  g7493/z                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     817    (-,-) 
  g7457/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     832    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[10]/d -       -       R     unmapped_d_flop        1    -     -     0     832    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (41 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[10]/clk->d
          Group: I2C
     Startpoint: (F) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     232                  
             Slack:=      41                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  Yi[1]                                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  gen_pipe[1].Pipe_AddSub_92_16:add_66_27_g13/z (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8111/z                                       (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7950/z                                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7882/z                                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7851/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7830/z                                       (u)     in_0->z F     unmapped_nand2         6 13.8     0    27     719    (-,-) 
  g7749/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     735    (-,-) 
  g7721/z                                       (u)     in_0->z F     unmapped_complex2      3  6.9     0    21     756    (-,-) 
  g7667/z                                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     771    (-,-) 
  g7668/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     786    (-,-) 
  g7626/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     801    (-,-) 
  g7514/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     817    (-,-) 
  g7456/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     832    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[10]/d                 -       -       R     unmapped_d_flop        1    -     -     0     832    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (42 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[20]/clk->d
          Group: I2C
     Startpoint: (F) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     231                  
             Slack:=      42                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  Yi[1]                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                       (u)     in_0->z F     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g8021/z                       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     652    (-,-) 
  g7879/z                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     667    (-,-) 
  g7861/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     682    (-,-) 
  g7814/z                       (u)     in_0->z R     unmapped_complex2      6 13.8     0    27     709    (-,-) 
  g7785/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  g7712/z                       (u)     in_1->z R     unmapped_complex2      5 11.5     0    25     749    (-,-) 
  g7691/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     764    (-,-) 
  g7609/z                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     785    (-,-) 
  g7569/z                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     800    (-,-) 
  g7440/z                       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     816    (-,-) 
  g7424/z                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     831    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[20]/d -       -       R     unmapped_d_flop        1    -     -     0     831    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (44 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[9]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     229                  
             Slack:=      44                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Xi[1]                        (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                      (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                      (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                      (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                      (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                      (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7772/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     735    (-,-) 
  g7734/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     753    (-,-) 
  g7683/z                      (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     768    (-,-) 
  g7684/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     784    (-,-) 
  g7621/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     799    (-,-) 
  g7521/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     814    (-,-) 
  g7461/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     829    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[9]/d -       -       R     unmapped_d_flop        1    -     -     0     829    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (44 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[9]/clk->d
          Group: I2C
     Startpoint: (F) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     229                  
             Slack:=      44                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  Yi[1]                                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  gen_pipe[1].Pipe_AddSub_92_16:add_66_27_g13/z (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8111/z                                       (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7950/z                                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7882/z                                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7851/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7830/z                                       (u)     in_0->z F     unmapped_nand2         6 13.8     0    27     719    (-,-) 
  g7775/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     735    (-,-) 
  g7726/z                                       (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     753    (-,-) 
  g7704/z                                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     768    (-,-) 
  g7705/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     784    (-,-) 
  g7623/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     799    (-,-) 
  g7529/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     814    (-,-) 
  g7460/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     829    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[9]/d                  -       -       R     unmapped_d_flop        1    -     -     0     829    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (78 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[8]/clk->d
          Group: I2C
     Startpoint: (F) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     196                  
             Slack:=      78                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Xi[1]                        (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                      (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8117/z                      (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7953/z                      (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7892/z                      (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7856/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7802/z                      (u)     in_0->z F     unmapped_complex2      6 13.8     0    27     719    (-,-) 
  g7795/z                      (u)     in_1->z F     unmapped_or2           1  2.3     0    15     735    (-,-) 
  g7796/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     750    (-,-) 
  g7718/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     765    (-,-) 
  g7669/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     780    (-,-) 
  g7586/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     796    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[8]/d -       -       R     unmapped_d_flop        1    -     -     0     796    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (78 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[8]/clk->d
          Group: I2C
     Startpoint: (F) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     196                  
             Slack:=      78                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  Yi[1]                                         (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  gen_pipe[1].Pipe_AddSub_92_16:add_66_27_g13/z (u)     in_1->z R     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8111/z                                       (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     638    (-,-) 
  g7950/z                                       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     659    (-,-) 
  g7882/z                                       (u)     in_0->z R     unmapped_complex2      2  4.6     0    18     677    (-,-) 
  g7851/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  g7830/z                                       (u)     in_0->z F     unmapped_nand2         6 13.8     0    27     719    (-,-) 
  g7778/z                                       (u)     in_1->z F     unmapped_or2           1  2.3     0    15     735    (-,-) 
  g7779/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     750    (-,-) 
  g7716/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     765    (-,-) 
  g7689/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     780    (-,-) 
  g7587/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     796    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[8]/d                  -       -       R     unmapped_d_flop        1    -     -     0     796    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (90 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[7]/clk->d
          Group: I2C
     Startpoint: (F) Yi[0]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     183                  
             Slack:=      90                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_32_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Yi[0]                        (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g1790/z                      (u)     in_1->z R     unmapped_complex2      2  4.6     0    18     618    (-,-) 
  g8119/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     637    (-,-) 
  g8025/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     652    (-,-) 
  g7926/z                      (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     673    (-,-) 
  g7871/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     688    (-,-) 
  g7813/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     706    (-,-) 
  g7792/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     722    (-,-) 
  g7793/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     737    (-,-) 
  g7723/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     752    (-,-) 
  g7680/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     768    (-,-) 
  g7585/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     783    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[7]/d -       -       R     unmapped_d_flop        1    -     -     0     783    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (90 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[7]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     183                  
             Slack:=      90                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Yi[1]                        (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g1071/z                      (u)     in_1->z R     unmapped_complex2      2  4.6     0    18     618    (-,-) 
  g8143/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     637    (-,-) 
  g8017/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     652    (-,-) 
  g7893/z                      (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     673    (-,-) 
  g7873/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     688    (-,-) 
  g7811/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     706    (-,-) 
  g7788/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     722    (-,-) 
  g7789/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     737    (-,-) 
  g7724/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     752    (-,-) 
  g7686/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     768    (-,-) 
  g7584/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     783    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[7]/d -       -       R     unmapped_d_flop        1    -     -     0     783    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (124 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[6]/clk->d
          Group: I2C
     Startpoint: (F) Yi[0]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     149                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_32_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Yi[0]                        (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g1790/z                      (u)     in_1->z R     unmapped_complex2      2  4.6     0    18     618    (-,-) 
  g8119/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     637    (-,-) 
  g8025/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     652    (-,-) 
  g7926/z                      (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     673    (-,-) 
  g7867/z                      (u)     in_1->z F     unmapped_or2           1  2.3     0    15     688    (-,-) 
  g7868/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     703    (-,-) 
  g7833/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  g7769/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     734    (-,-) 
  g7737/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     749    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[6]/d -       -       R     unmapped_d_flop        1    -     -     0     749    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (124 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[6]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     149                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Yi[1]                        (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g1071/z                      (u)     in_1->z R     unmapped_complex2      2  4.6     0    18     618    (-,-) 
  g8143/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     637    (-,-) 
  g8017/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     652    (-,-) 
  g7893/z                      (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     673    (-,-) 
  g7863/z                      (u)     in_1->z F     unmapped_or2           1  2.3     0    15     688    (-,-) 
  g7864/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     703    (-,-) 
  g7832/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  g7774/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     734    (-,-) 
  g7735/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     749    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[6]/d -       -       R     unmapped_d_flop        1    -     -     0     749    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (142 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[5]/clk->d
          Group: I2C
     Startpoint: (F) Yi[0]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     131                  
             Slack:=     142                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_32_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Yi[0]                        (u)     -       F     (arrival)              8 18.4     0     0     600    (-,-) 
  g8218/z                      (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8060/z                      (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g7986/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     654    (-,-) 
  g7937/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     670    (-,-) 
  g7938/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     685    (-,-) 
  g7853/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     700    (-,-) 
  g7831/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     716    (-,-) 
  g7767/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     731    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[5]/d -       -       R     unmapped_d_flop        1    -     -     0     731    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (142 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[5]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     131                  
             Slack:=     142                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Yi[1]                        (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g8240/z                      (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     615    (-,-) 
  g8152/z                      (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     636    (-,-) 
  g7987/z                      (u)     in_1->z F     unmapped_nand2         2  4.6     0    18     654    (-,-) 
  g7941/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     670    (-,-) 
  g7942/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     685    (-,-) 
  g7869/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     700    (-,-) 
  g7828/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     716    (-,-) 
  g7786/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     731    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[5]/d -       -       R     unmapped_d_flop        1    -     -     0     731    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (144 ps) Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[19]/clk->d
          Group: C2C
     Startpoint: (R) gen_pipe[2].Pipe_Yo_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) gen_pipe[3].Pipe_Xo_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=     144                  

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  gen_pipe[2].Pipe_Yo_reg[4]/clk -       -       R     (arrival)            844    -     0     0       0    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[4]/q   (u)     clk->q  F     unmapped_d_flop       11 25.3     0   131     131    (-,-) 
  gen_pipe[3].Pipe_g8688/z       (u)     in_1->z R     unmapped_nand2         3  6.9     0    21     152    (-,-) 
  gen_pipe[3].Pipe_g9537/z       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     168    (-,-) 
  gen_pipe[3].Pipe_g9513/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     188    (-,-) 
  gen_pipe[3].Pipe_g9493/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     204    (-,-) 
  gen_pipe[3].Pipe_g9466/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     225    (-,-) 
  gen_pipe[3].Pipe_g9444/z       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     240    (-,-) 
  gen_pipe[3].Pipe_g9420/z       (u)     in_1->z F     unmapped_nand2         3  6.9     0    21     261    (-,-) 
  gen_pipe[3].Pipe_g9374/z       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     276    (-,-) 
  gen_pipe[3].Pipe_g9349/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     297    (-,-) 
  gen_pipe[3].Pipe_g9344/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     312    (-,-) 
  gen_pipe[3].Pipe_g9297/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     333    (-,-) 
  gen_pipe[3].Pipe_g9290/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     349    (-,-) 
  gen_pipe[3].Pipe_g9259/z       (u)     in_0->z F     unmapped_nand2         4  9.2     0    23     372    (-,-) 
  gen_pipe[3].Pipe_g9229/z       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     387    (-,-) 
  gen_pipe[3].Pipe_g9207/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     408    (-,-) 
  gen_pipe[3].Pipe_g9189/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     423    (-,-) 
  gen_pipe[3].Pipe_g9141/z       (u)     in_1->z F     unmapped_nand2         3  6.9     0    21     444    (-,-) 
  gen_pipe[3].Pipe_g9107/z       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     459    (-,-) 
  gen_pipe[3].Pipe_g9095/z       (u)     in_0->z F     unmapped_nand2         4  9.2     0    23     482    (-,-) 
  gen_pipe[3].Pipe_g9070/z       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     497    (-,-) 
  gen_pipe[3].Pipe_g9065/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     518    (-,-) 
  gen_pipe[3].Pipe_g9051/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     534    (-,-) 
  gen_pipe[3].Pipe_g9021/z       (u)     in_1->z F     unmapped_nand2         3  6.9     0    21     554    (-,-) 
  gen_pipe[3].Pipe_g9000/z       (u)     in_0->z R     unmapped_nand2         1  2.3     0    15     570    (-,-) 
  gen_pipe[3].Pipe_g8985/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     591    (-,-) 
  gen_pipe[3].Pipe_g8979/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     606    (-,-) 
  gen_pipe[3].Pipe_g8947/z       (u)     in_0->z F     unmapped_nand2         4  9.2     0    23     629    (-,-) 
  gen_pipe[3].Pipe_g8928/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     650    (-,-) 
  gen_pipe[3].Pipe_g8891/z       (u)     in_1->z R     unmapped_complex2      2  4.6     0    18     668    (-,-) 
  gen_pipe[3].Pipe_g8884/z       (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     683    (-,-) 
  gen_pipe[3].Pipe_g8885/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     699    (-,-) 
  gen_pipe[3].Pipe_g8876/z       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     714    (-,-) 
  gen_pipe[3].Pipe_g8872/z       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     729    (-,-) 
  gen_pipe[3].Pipe_Xo_reg[19]/d  -       -       R     unmapped_d_flop        1    -     -     0     729    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (150 ps) Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[20]/clk->d
          Group: C2C
     Startpoint: (R) gen_pipe[2].Pipe_Yo_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) gen_pipe[3].Pipe_Xo_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=     150                  

#-----------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  gen_pipe[2].Pipe_Yo_reg[4]/clk -       -       R     (arrival)            844    -     0     0       0    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[4]/q   (u)     clk->q  F     unmapped_d_flop       11 25.3     0   131     131    (-,-) 
  gen_pipe[3].Pipe_g7481/z       (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     147    (-,-) 
  gen_pipe[3].Pipe_g9584/z       (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     162    (-,-) 
  gen_pipe[3].Pipe_g9519/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     183    (-,-) 
  gen_pipe[3].Pipe_g9478/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     198    (-,-) 
  gen_pipe[3].Pipe_g9475/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     219    (-,-) 
  gen_pipe[3].Pipe_g9423/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     234    (-,-) 
  gen_pipe[3].Pipe_g9411/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     255    (-,-) 
  gen_pipe[3].Pipe_g9379/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     271    (-,-) 
  gen_pipe[3].Pipe_g9359/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     292    (-,-) 
  gen_pipe[3].Pipe_g9325/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     307    (-,-) 
  gen_pipe[3].Pipe_g9309/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     328    (-,-) 
  gen_pipe[3].Pipe_g9291/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     343    (-,-) 
  gen_pipe[3].Pipe_g9251/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     364    (-,-) 
  gen_pipe[3].Pipe_g9222/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     379    (-,-) 
  gen_pipe[3].Pipe_g9210/z       (u)     in_0->z R     unmapped_nand2         4  9.2     0    23     402    (-,-) 
  gen_pipe[3].Pipe_g9178/z       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     417    (-,-) 
  gen_pipe[3].Pipe_g9153/z       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     438    (-,-) 
  gen_pipe[3].Pipe_g9128/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     454    (-,-) 
  gen_pipe[3].Pipe_g9089/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     474    (-,-) 
  gen_pipe[3].Pipe_g9067/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     490    (-,-) 
  gen_pipe[3].Pipe_g9058/z       (u)     in_0->z R     unmapped_nand2         5 11.5     0    25     515    (-,-) 
  gen_pipe[3].Pipe_g9049/z       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     530    (-,-) 
  gen_pipe[3].Pipe_g9028/z       (u)     in_0->z R     unmapped_complex2      3  6.9     0    21     551    (-,-) 
  gen_pipe[3].Pipe_g8996/z       (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     566    (-,-) 
  gen_pipe[3].Pipe_g8991/z       (u)     in_0->z R     unmapped_nand2         3  6.9     0    21     587    (-,-) 
  gen_pipe[3].Pipe_g8962/z       (u)     in_0->z F     unmapped_nand2         3  6.9     0    21     608    (-,-) 
  gen_pipe[3].Pipe_g8939/z       (u)     in_1->z F     unmapped_complex2      3  6.9     0    21     629    (-,-) 
  gen_pipe[3].Pipe_g8915/z       (u)     in_1->z F     unmapped_complex2      2  4.6     0    18     647    (-,-) 
  gen_pipe[3].Pipe_g8900/z       (u)     in_0->z F     unmapped_or2           1  2.3     0    15     662    (-,-) 
  gen_pipe[3].Pipe_g8901/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     678    (-,-) 
  gen_pipe[3].Pipe_g8881/z       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     693    (-,-) 
  gen_pipe[3].Pipe_g8874/z       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     708    (-,-) 
  gen_pipe[3].Pipe_g8870/z       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     724    (-,-) 
  gen_pipe[3].Pipe_Xo_reg[20]/d  -       -       R     unmapped_d_flop        1    -     -     0     724    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (153 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[4]/clk->d
          Group: I2C
     Startpoint: (R) Xi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     120                  
             Slack:=     153                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_15_1 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  Xi[1]                        (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  g3256/z                      (u)     in_1->z F     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8061/z                      (u)     in_1->z R     unmapped_nand2         3  6.9     0    21     644    (-,-) 
  g7979/z                      (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     659    (-,-) 
  g7980/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  g7897/z                      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     690    (-,-) 
  g7838/z                      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     705    (-,-) 
  g7808/z                      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     720    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (153 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[4]/clk->d
          Group: I2C
     Startpoint: (R) Yi[1]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     120                  
             Slack:=     153                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_31_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  Yi[1]                                         (u)     -       R     (arrival)              8 18.4     0     0     600    (-,-) 
  gen_pipe[1].Pipe_AddSub_92_16:add_66_27_g13/z (u)     in_1->z F     unmapped_nand2         4  9.2     0    23     623    (-,-) 
  g8057/z                                       (u)     in_1->z R     unmapped_nand2         3  6.9     0    21     644    (-,-) 
  g7983/z                                       (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     659    (-,-) 
  g7984/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  g7889/z                                       (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     690    (-,-) 
  g7849/z                                       (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     705    (-,-) 
  g7805/z                                       (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     720    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[4]/d                  -       -       R     unmapped_d_flop        1    -     -     0     720    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[19]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Zo_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9312/z      (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9287/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9239/z      (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9201/z      (u)     in_1->z F     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9157/z      (u)     in_1->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Zo_reg[19]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[19]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g8930/z      (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g8893/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g8889/z      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g8873/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g8871/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[19]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[17]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9013/z      (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g8988/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g8980/z      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g8951/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g8931/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[17]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[16]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9045/z      (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9024/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g8998/z      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g8986/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g8963/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[16]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[15]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9075/z      (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9064/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9048/z      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9026/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9001/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[12]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9721/z      (u)     in_0->z F     unmapped_nand2        76 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9192/z      (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9146/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9119/z      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9094/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9071/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[9]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  ena                          (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9721/z     (u)     in_0->z F     unmapped_nand2        76 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9172/z     (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9151/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9106/z     (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9090/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9083/z     (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[9]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[7]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  ena                          (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z     (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9275/z     (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9253/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9225/z     (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9208/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9197/z     (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[7]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[6]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  ena                          (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z     (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9322/z     (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9296/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9272/z     (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9260/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9228/z     (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[6]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[4]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  ena                          (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z     (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9388/z     (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9357/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9326/z     (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9292/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9266/z     (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[3]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  ena                          (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z     (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9424/z     (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9406/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9369/z     (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9347/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9333/z     (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[2]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#---------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  ena                          (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z     (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9477/z     (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9463/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g9434/z     (u)     in_0->z F     unmapped_nand2         1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g9415/z     (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g9378/z     (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[16]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Xo_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g8966/z      (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g8937/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g8926/z      (u)     in_0->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g8896/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g8879/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Xo_reg[16]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[13]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Xo_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9050/z      (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g8982/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g8973/z      (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g8952/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g8922/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Xo_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (154 ps) Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[12]/clk->d
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Xo_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=     873                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     119                  
             Slack:=     154                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  ena                           (u)     -       R     (arrival)            892 23.0     0     0     600    (-,-) 
  gen_pipe[3].Pipe_g9720/z      (u)     in_1->z F     unmapped_complex2     75 20.7     0    43     643    (-,-) 
  gen_pipe[3].Pipe_g9077/z      (u)     in_0->z F     unmapped_or2           1  2.3     0    15     658    (-,-) 
  gen_pipe[3].Pipe_g9030/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     674    (-,-) 
  gen_pipe[3].Pipe_g8995/z      (u)     in_1->z F     unmapped_complex2      1  2.3     0    15     689    (-,-) 
  gen_pipe[3].Pipe_g8981/z      (u)     in_1->z R     unmapped_nand2         1  2.3     0    15     704    (-,-) 
  gen_pipe[3].Pipe_g8953/z      (u)     in_0->z R     unmapped_complex2      1  2.3     0    15     719    (-,-) 
  gen_pipe[3].Pipe_Xo_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

