

================================================================
== Vitis HLS Report for 'example_acc'
================================================================
* Date:           Sat Feb 15 22:02:42 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.181 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       13|       13|  0.130 us|  0.130 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |       11|       11|         3|          3|         50|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     88|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      70|    190|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |example_pkt_data_1_fu_114_p2      |         +|   0|  0|  39|          32|           2|
    |example_pkt_data_fu_99_p2         |         +|   0|  0|  39|          32|           1|
    |i_fu_129_p2                       |         +|   0|  0|   9|           2|           1|
    |ap_condition_158                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_135_p2               |      icmp|   0|  0|   9|           2|           2|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 102|          71|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_w1_assign1_load  |   9|          2|   32|         64|
    |data_out_blk_n                    |   9|          2|    1|          2|
    |data_out_int_regslice             |  14|          3|   32|         96|
    |i3_fu_58                          |   9|          2|    2|          4|
    |w1_assign1_fu_50                  |   9|          2|   32|         64|
    |w2_assign2_fu_54                  |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  88|         19|  133|        300|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   3|   0|    3|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i3_fu_58          |   2|   0|    2|          0|
    |w1_assign1_fu_50  |  32|   0|   32|          0|
    |w2_assign2_fu_54  |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  70|   0|   70|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   example_acc|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   example_acc|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   example_acc|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   example_acc|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   example_acc|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   example_acc|  return value|
|ap_return        |  out|   32|  ap_ctrl_hs|   example_acc|  return value|
|data_out_ap_ack  |   in|    1|       ap_hs|      data_out|       pointer|
|data_out         |  out|   32|       ap_hs|      data_out|       pointer|
|data_out_ap_vld  |  out|    1|       ap_hs|      data_out|       pointer|
|w1               |   in|   32|     ap_none|            w1|        scalar|
|w2               |   in|   32|     ap_none|            w2|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w1_assign1 = alloca i32 1"   --->   Operation 6 'alloca' 'w1_assign1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w2_assign2 = alloca i32 1"   --->   Operation 7 'alloca' 'w2_assign2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 8 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../example_acc.cpp:8]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w1"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w2" [../example_acc.cpp:8]   --->   Operation 17 'read' 'w2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w1" [../example_acc.cpp:8]   --->   Operation 18 'read' 'w1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %w2_read, i32 %w2_assign2" [../example_acc.cpp:8]   --->   Operation 20 'store' 'store_ln8' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %w1_read, i32 %w1_assign1" [../example_acc.cpp:8]   --->   Operation 21 'store' 'store_ln8' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.split" [../example_acc.cpp:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w1_assign1_load = load i32 %w1_assign1" [../example_acc.cpp:16]   --->   Operation 23 'load' 'w1_assign1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.20ns)   --->   "%example_pkt_data = add i32 %w1_assign1_load, i32 1" [../example_acc.cpp:16]   --->   Operation 24 'add' 'example_pkt_data' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:21]   --->   Operation 25 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln16 = store i32 %example_pkt_data, i32 %w1_assign1" [../example_acc.cpp:16]   --->   Operation 26 'store' 'store_ln16' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%w2_assign2_load = load i32 %w2_assign2" [../example_acc.cpp:17]   --->   Operation 27 'load' 'w2_assign2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.20ns)   --->   "%example_pkt_data_1 = add i32 %w2_assign2_load, i32 2" [../example_acc.cpp:17]   --->   Operation 28 'add' 'example_pkt_data_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:21]   --->   Operation 29 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:25]   --->   Operation 30 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln17 = store i32 %example_pkt_data_1, i32 %w2_assign2" [../example_acc.cpp:17]   --->   Operation 31 'store' 'store_ln17' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.11>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i3_load = load i2 %i3" [../example_acc.cpp:14]   --->   Operation 32 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 50, i32 0, i32 0, i32 0, void @empty_0" [../example_acc.cpp:15]   --->   Operation 33 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../example_acc.cpp:14]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../example_acc.cpp:14]   --->   Operation 35 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:25]   --->   Operation 36 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.62ns)   --->   "%i = add i2 %i3_load, i2 1" [../example_acc.cpp:14]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%icmp_ln14 = icmp_eq  i2 %i3_load, i2 3" [../example_acc.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln14 = store i2 %i, i2 %i3" [../example_acc.cpp:14]   --->   Operation 39 'store' 'store_ln14' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split, void %for.end" [../example_acc.cpp:14]   --->   Operation 40 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.48ns)   --->   "%ret_ln28 = ret i32 0" [../example_acc.cpp:28]   --->   Operation 41 'ret' 'ret_ln28' <Predicate = (icmp_ln14)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w1_assign1             (alloca           ) [ 0100]
w2_assign2             (alloca           ) [ 0110]
i3                     (alloca           ) [ 0111]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
spectopmodule_ln8      (spectopmodule    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
w2_read                (read             ) [ 0000]
w1_read                (read             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln8              (store            ) [ 0000]
store_ln8              (store            ) [ 0000]
br_ln14                (br               ) [ 0000]
w1_assign1_load        (load             ) [ 0000]
example_pkt_data       (add              ) [ 0010]
store_ln16             (store            ) [ 0000]
w2_assign2_load        (load             ) [ 0000]
example_pkt_data_1     (add              ) [ 0001]
write_ln21             (write            ) [ 0000]
store_ln17             (store            ) [ 0000]
i3_load                (load             ) [ 0000]
specpipeline_ln15      (specpipeline     ) [ 0000]
speclooptripcount_ln14 (speclooptripcount) [ 0000]
specloopname_ln14      (specloopname     ) [ 0000]
write_ln25             (write            ) [ 0000]
i                      (add              ) [ 0000]
icmp_ln14              (icmp             ) [ 0001]
store_ln14             (store            ) [ 0000]
br_ln14                (br               ) [ 0000]
ret_ln28               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.p0i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="w1_assign1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_assign1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="w2_assign2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w2_assign2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="w2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="w1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 write_ln25/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="2" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln8_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln8_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="w1_assign1_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_assign1_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="example_pkt_data_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="example_pkt_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln16_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="w2_assign2_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_assign2_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="example_pkt_data_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="example_pkt_data_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln17_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i3_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="2"/>
<pin id="128" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i3_load/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln14_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln14_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="2"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="w1_assign1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w1_assign1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="w2_assign2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w2_assign2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="example_pkt_data_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="example_pkt_data "/>
</bind>
</comp>

<comp id="172" class="1005" name="example_pkt_data_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="example_pkt_data_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="62" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="68" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="99" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="110"><net_src comp="99" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="129" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="50" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="156"><net_src comp="54" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="163"><net_src comp="58" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="170"><net_src comp="99" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="175"><net_src comp="114" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {2 3 }
 - Input state : 
	Port: example_acc : w1 | {1 }
	Port: example_acc : w2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		w1_assign1_load : 1
		example_pkt_data : 2
		write_ln21 : 3
		store_ln16 : 3
	State 2
		example_pkt_data_1 : 1
		write_ln25 : 2
		store_ln17 : 2
	State 3
		i : 1
		icmp_ln14 : 1
		store_ln14 : 2
		br_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |   example_pkt_data_fu_99  |    0    |    39   |
|    add   | example_pkt_data_1_fu_114 |    0    |    39   |
|          |          i_fu_129         |    0    |    9    |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln14_fu_135     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   |     w2_read_read_fu_62    |    0    |    0    |
|          |     w1_read_read_fu_68    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_74      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    96   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|example_pkt_data_1_reg_172|   32   |
| example_pkt_data_reg_167 |   32   |
|        i3_reg_160        |    2   |
|    w1_assign1_reg_146    |   32   |
|    w2_assign2_reg_153    |   32   |
+--------------------------+--------+
|           Total          |   130  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_74 |  p2  |   4  |  32  |   128  ||    0    ||    20   |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   128  ||  0.605  ||    0    ||    20   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   20   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   130  |   116  |
+-----------+--------+--------+--------+
