# ä¿®å¤ iosub_abnormal ä¿¡å· UVM_ERROR é—®é¢˜

## é—®é¢˜æè¿°

åœ¨ä»¿çœŸè¿‡ç¨‹ä¸­å‡ºç°äº†ä»¥ä¸‹ä¸¤ä¸ª UVM_ERRORï¼š

```
120:12994:UVM_ERROR /share/tools/eda1/synopsys/vcs-2024.09-sp1/etc/uvm-1.2/src/dpi/uvm_hdl_vcs.c(1416) @ 92895.00ns: reporter [UVM/DPI/HDL_SET] set: unable to locate hdl path (top_tb.multidie_top.DUT[0].u_str_top.u_iosub_top_wrap.u0_iosub_top_wrap_hd.u0_iosub_top_wrap_raw.u_iosub_int_sub.iosub_peri_intr[74])

120:12994:UVM_ERROR /share/tools/eda1/synopsys/vcs-2024.09-sp1/etc/uvm-1.2/src/dpi/uvm_hdl_vcs.c(1416) @ 92895.00ns: reporter [UVM/DPI/HDL_SET] set: unable to locate hdl path (top_tb.multidie_top.DUT[0].u_str_top.u_iosub_top_wrap.u0_iosub_top_wrap_hd.u0_iosub_top_wrap_raw.u_iosub_int_sub.iosub_peri_intr[75])
```

## æ ¹æœ¬åŸå› åˆ†æ

1. **é—®é¢˜1**: `iosub_abnormal_0_intr` (index 74) å·²ç»è¢«é…ç½®ä¸ºmergeç±»ä¿¡å·ï¼Œä½†ç³»ç»Ÿä»ç„¶å°è¯•ç›´æ¥force/releaseå…¶RTLè·¯å¾„ï¼Œå¯¼è‡´HDLè·¯å¾„å®šä½å¤±è´¥ã€‚

2. **é—®é¢˜2**: `iosub_abnormal_1_intr` (index 75) åº”è¯¥ä¹Ÿè¢«æ·»åŠ ä¸ºmergeç±»ä¿¡å·ï¼Œä½†ç”±äºå±äºreservedä¿¡å·ï¼ˆæ²¡æœ‰å¯¹åº”çš„æºä¿¡å·ï¼‰ï¼Œéœ€è¦ç‰¹æ®Šå¤„ç†ã€‚

## è§£å†³æ–¹æ¡ˆ

### 1. æ›´æ–°è·¯ç”±æ¨¡å‹ (seq/int_routing_model.sv)

#### æ·»åŠ  iosub_abnormal_1_intr çš„mergeå¤„ç†é€»è¾‘ï¼š

```systemverilog
"iosub_abnormal_1_intr": begin
    // iosub_abnormal_1_intr is a reserved merge signal with no sources
    // This is intentionally empty as it's reserved for future use
    // No sources to collect for this merge signal
end
```

#### æ›´æ–° is_merge_interrupt å‡½æ•°ï¼š

```systemverilog
// Function to check if an interrupt is a merge interrupt
static function bit is_merge_interrupt(string interrupt_name);
    return (interrupt_name == "merge_pll_intr_lock" ||
            interrupt_name == "merge_pll_intr_unlock" ||
            interrupt_name == "merge_pll_intr_frechangedone" ||
            interrupt_name == "merge_pll_intr_frechange_tot_done" ||
            interrupt_name == "merge_pll_intr_intdocfrac_err" ||
            // New merge interrupts from CSV analysis
            interrupt_name == "iosub_normal_intr" ||
            interrupt_name == "iosub_slv_err_intr" ||
            interrupt_name == "iosub_ras_cri_intr" ||
            interrupt_name == "iosub_ras_eri_intr" ||
            interrupt_name == "iosub_ras_fhi_intr" ||
            interrupt_name == "iosub_abnormal_0_intr" ||
            interrupt_name == "iosub_abnormal_1_intr" ||  // æ–°å¢
            interrupt_name == "merge_external_pll_intr");
endfunction
```

### 2. æ›´æ–°é©±åŠ¨å™¨ (env/int_driver.sv)

#### æ·»åŠ mergeä¿¡å·æ£€æŸ¥é€»è¾‘ï¼š

```systemverilog
// Check if this is a merge interrupt - merge interrupts should not be directly stimulated
if (is_merge_interrupt(item.interrupt_info.name)) begin
    `uvm_warning(get_type_name(), $sformatf("âš ï¸  Interrupt '%s' is a merge signal. Merge signals should not be directly stimulated. Skipping stimulus generation.",
                 item.interrupt_info.name));
    `uvm_info(get_type_name(), "ğŸ’¡ To test merge signals, stimulate their source interrupts instead.", UVM_MEDIUM)
    return;
end
```

#### æ·»åŠ  is_merge_interrupt å‡½æ•°ï¼š

```systemverilog
// Function to check if an interrupt is a merge interrupt
// Merge interrupts should not be directly stimulated
virtual function bit is_merge_interrupt(string interrupt_name);
    return (interrupt_name == "merge_pll_intr_lock" ||
            interrupt_name == "merge_pll_intr_unlock" ||
            interrupt_name == "merge_pll_intr_frechangedone" ||
            interrupt_name == "merge_pll_intr_frechange_tot_done" ||
            interrupt_name == "merge_pll_intr_intdocfrac_err" ||
            // New merge interrupts from CSV analysis
            interrupt_name == "iosub_normal_intr" ||
            interrupt_name == "iosub_slv_err_intr" ||
            interrupt_name == "iosub_ras_cri_intr" ||
            interrupt_name == "iosub_ras_eri_intr" ||
            interrupt_name == "iosub_ras_fhi_intr" ||
            interrupt_name == "iosub_abnormal_0_intr" ||
            interrupt_name == "iosub_abnormal_1_intr" ||
            interrupt_name == "merge_external_pll_intr");
endfunction
```

### 3. æ›´æ–°éªŒè¯è„šæœ¬ (tools/verify_merge_implementation.py)

#### æ·»åŠ  iosub_abnormal_1_intr åˆ°é¢„æœŸmergeåˆ—è¡¨ï¼š

```python
"iosub_abnormal_1_intr": [
    # Reserved merge signal with no sources
    # This is intentionally empty as it's reserved for future use
],
```

### 4. æ›´æ–°æµ‹è¯•æ–‡ä»¶ (test/tc_comprehensive_merge_test.sv)

#### æ·»åŠ åˆ°mergeä¿¡å·åˆ—è¡¨ï¼š

```systemverilog
all_merge_interrupts = {
    // ... å…¶ä»–ä¿¡å· ...
    "iosub_abnormal_0_intr",
    "iosub_abnormal_1_intr",  // æ–°å¢
    "merge_external_pll_intr"
};
```

#### æ·»åŠ éªŒè¯å‡½æ•°ï¼š

```systemverilog
virtual function bit verify_abnormal_1_sources(interrupt_info_s sources[$]);
    // iosub_abnormal_1_intr is a reserved merge signal with no sources
    // Verify that it has no sources (empty list)
    if (sources.size() == 0) begin
        `uvm_info("COMP_MERGE_SEQ", "âœ… iosub_abnormal_1_intr correctly has no sources (reserved)", UVM_MEDIUM)
        return 1;
    end else begin
        `uvm_warning("COMP_MERGE_SEQ", $sformatf("iosub_abnormal_1_intr should have no sources but found %0d", sources.size()))
        return 0;
    end
endfunction
```

## ä¿®æ”¹çš„æ–‡ä»¶åˆ—è¡¨

1. `seq/int_routing_model.sv` - æ·»åŠ mergeä¿¡å·å¤„ç†é€»è¾‘
2. `env/int_driver.sv` - æ·»åŠ mergeä¿¡å·æ£€æŸ¥ï¼Œé˜²æ­¢ç›´æ¥force/release
3. `tools/verify_merge_implementation.py` - æ›´æ–°éªŒè¯è„šæœ¬
4. `test/tc_comprehensive_merge_test.sv` - æ›´æ–°æµ‹è¯•è¦†ç›–
5. `tools/verify_merge_signal_handling.py` - æ–°å¢éªŒè¯è„šæœ¬

## éªŒè¯ç»“æœ

è¿è¡ŒéªŒè¯è„šæœ¬ `tools/verify_merge_signal_handling.py` ç¡®è®¤ï¼š

âœ… æ‰€æœ‰mergeä¿¡å·å·²æ­£ç¡®é…ç½®åœ¨è·¯ç”±æ¨¡å‹ä¸­  
âœ… é©±åŠ¨å™¨åŒ…å«mergeä¿¡å·æ£€æŸ¥é€»è¾‘  
âœ… æµ‹è¯•æ–‡ä»¶åŒ…å«æ‰€æœ‰mergeä¿¡å·çš„è¦†ç›–  
âœ… iosub_abnormal_0_intr å’Œ iosub_abnormal_1_intr é…ç½®æ­£ç¡®  

## é¢„æœŸæ•ˆæœ

1. **è§£å†³UVM_ERROR**: mergeä¿¡å·ä¸å†è¢«ç›´æ¥force/releaseï¼Œé¿å…HDLè·¯å¾„å®šä½é”™è¯¯
2. **æ­£ç¡®çš„mergeä¿¡å·å¤„ç†**: é€šè¿‡æºä¿¡å·æ¥æµ‹è¯•mergeä¿¡å·çš„åŠŸèƒ½
3. **å®Œæ•´çš„æµ‹è¯•è¦†ç›–**: åŒ…å«æ‰€æœ‰mergeä¿¡å·çš„æµ‹è¯•éªŒè¯
4. **Reservedä¿¡å·å¤„ç†**: iosub_abnormal_1_inträ½œä¸ºreservedä¿¡å·è¢«æ­£ç¡®å¤„ç†

## ä½¿ç”¨è¯´æ˜

- è¦æµ‹è¯• `iosub_abnormal_0_intr`ï¼Œåº”è¯¥åˆºæ¿€å…¶æºä¿¡å·ï¼š`iodap_etr_buf_intr` å’Œ `iodap_catu_addrerr_intr`
- `iosub_abnormal_1_intr` ä½œä¸ºreservedä¿¡å·ï¼Œæš‚æ—¶æ²¡æœ‰æºä¿¡å·ï¼Œä½†å·²é…ç½®ä¸ºmergeä¿¡å·ä»¥å¤‡å°†æ¥ä½¿ç”¨
- é©±åŠ¨å™¨ä¼šè‡ªåŠ¨æ£€æµ‹å¹¶è·³è¿‡å¯¹mergeä¿¡å·çš„ç›´æ¥åˆºæ¿€ï¼Œå¹¶ç»™å‡ºç›¸åº”çš„è­¦å‘Šä¿¡æ¯
