Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/Hosseinali/Mahda_project/CDC_test/tb_isim_beh.exe" -prj "D:/Hosseinali/Mahda_project/CDC_test/tb_beh.prj" "work.tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Hosseinali/Mahda_project/CDC_test/ipcore_dir/dcm.vhd" into library work
Parsing VHDL file "D:/Hosseinali/Mahda_project/CDC_test/counter.vhd" into library work
Parsing VHDL file "D:/Hosseinali/Mahda_project/CDC_test/top.vhd" into library work
Parsing VHDL file "D:/Hosseinali/Mahda_project/CDC_test/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity dcm [dcm_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable D:/Hosseinali/Mahda_project/CDC_test/tb_isim_beh.exe
Fuse Memory Usage: 61096 KB
Fuse CPU Usage: 874 ms
