#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 11 14:08:53 2020
# Process ID: 7420
# Current directory: C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.runs/synth_1/top.vds
# Journal file: C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1004 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:14]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:15]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:16]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:17]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:18]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:19]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:20]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:21]
WARNING: [Synth 8-2611] redeclaration of ansi port lt1 is not allowed [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:10]
WARNING: [Synth 8-2611] redeclaration of ansi port gt12 is not allowed [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 677.273 ; gain = 182.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/factorial_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/imports/new/clk_gen.v:1]
WARNING: [Synth 8-7023] instance 'U0' of module 'clk_gen' has 4 connections declared, but only 3 given [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/factorial_fpga.v:19]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/imports/new/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/imports/new/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'CU_DP' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CU' (3#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'DP' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'CNT' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cnt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CNT' (4#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cnt.v:1]
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cmp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (5#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cmp.v:1]
WARNING: [Synth 8-689] width (36) of port connection 'b' does not match port width (32) of module 'CMP' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:15]
INFO: [Synth 8-6157] synthesizing module 'MUL' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUL' (6#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v:1]
WARNING: [Synth 8-689] width (36) of port connection 'a' does not match port width (32) of module 'MUL' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:17]
WARNING: [Synth 8-689] width (64) of port connection 'b' does not match port width (32) of module 'MUL' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (7#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REG' (8#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/reg.v:1]
WARNING: [Synth 8-689] width (36) of port connection 'a' does not match port width (32) of module 'CMP' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DP' (9#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/dp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CU_DP' (10#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin2hex32' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bin2hex32' (11#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/bin_2_hex_32.v:3]
INFO: [Synth 8-6157] synthesizing module 'HILO_MUX' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/hilo_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HILO_MUX' (12#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/hilo_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex2led' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/hex2led.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/hex2led.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex2led' (13#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/hex2led.v:1]
INFO: [Synth 8-6157] synthesizing module 'LED_MUX' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/LED_MUX.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/LED_MUX.v:18]
INFO: [Synth 8-6155] done synthesizing module 'LED_MUX' (14#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/LED_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/factorial_fpga.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 715.711 ; gain = 220.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 715.711 ; gain = 220.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 715.711 ; gain = 220.820
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/constrs_1/imports/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'n[4]'. [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/constrs_1/imports/new/master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/constrs_1/imports/new/master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[7]'. [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/constrs_1/imports/new/master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/constrs_1/imports/new/master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/constrs_1/imports/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/constrs_1/imports/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 858.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 858.117 ; gain = 363.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 858.117 ; gain = 363.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 858.117 ; gain = 363.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'controls_reg' [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 858.117 ; gain = 363.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module MUL 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module HILO_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hex2led 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 7     
Module LED_MUX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/mul.v:7]
DSP Report: Generating DSP cudp/dp/mul/z, operation Mode is: A2*B2.
DSP Report: register cudp/dp/mul/z is absorbed into DSP cudp/dp/mul/z.
DSP Report: register cudp/dp/mul/z is absorbed into DSP cudp/dp/mul/z.
DSP Report: operator cudp/dp/mul/z is absorbed into DSP cudp/dp/mul/z.
DSP Report: operator cudp/dp/mul/z is absorbed into DSP cudp/dp/mul/z.
DSP Report: Generating DSP cudp/dp/mul/z, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register cudp/dp/mul/z is absorbed into DSP cudp/dp/mul/z.
DSP Report: register cudp/dp/reg_1/mem_reg is absorbed into DSP cudp/dp/mul/z.
DSP Report: operator cudp/dp/mul/z is absorbed into DSP cudp/dp/mul/z.
DSP Report: operator cudp/dp/mul/z is absorbed into DSP cudp/dp/mul/z.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 858.117 ; gain = 363.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A2*B2            | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A2*B2 | 16     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 875.273 ; gain = 380.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 895.148 ; gain = 400.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 895.148 ; gain = 400.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |     8|
|3     |DSP48E1 |     2|
|4     |LUT1    |     1|
|5     |LUT2    |    38|
|6     |LUT3    |     2|
|7     |LUT4    |    31|
|8     |LUT5    |    14|
|9     |LUT6    |    38|
|10    |FDRE    |    91|
|11    |LD      |    10|
|12    |IBUF    |     9|
|13    |OBUF    |    17|
+------+--------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |   263|
|2     |  CLK       |button_debouncer |    20|
|3     |  U0        |clk_gen          |    56|
|4     |  U3        |LED_MUX          |     8|
|5     |  cudp      |CU_DP            |   151|
|6     |    cu      |CU               |    21|
|7     |    dp      |DP               |   130|
|8     |      cnt   |CNT              |    12|
|9     |      mul   |MUL              |     2|
|10    |      mux   |MUX              |    32|
|11    |      reg_1 |REG              |    84|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 903.953 ; gain = 266.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 903.953 ; gain = 409.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 21 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 903.953 ; gain = 611.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 14:09:39 2020...
