This is a simple register based architecture with a limited register count.
