# System Verilog Labs

### This is my journey to learn System Verilog for Design and Verification
