// Seed: 3603586122
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    output wand id_6,
    output wor id_7,
    input supply1 id_8,
    output tri id_9,
    output wand id_10,
    output wor module_0
);
  wire id_13;
  parameter id_14 = -1;
  assign module_1.id_9 = 0;
  assign id_6 = id_2;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input wand id_6,
    output tri0 id_7,
    output wor id_8,
    output supply1 id_9
);
  logic [1 : (  1  )  ^  1] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_9,
      id_4,
      id_2,
      id_8,
      id_8,
      id_3,
      id_8,
      id_1,
      id_8
  );
endmodule
