[INF:CM0023] Creating log file ../../build/regression/PkgImportFunc/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<87> s<86> l<1:1> el<1:0>
n<> u<1> t<Package> p<36> s<2> l<1:1> el<1:8>
n<prim_util_pkg> u<2> t<StringConst> p<36> s<34> l<1:9> el<1:22>
n<> u<3> t<Lifetime_Automatic> p<32> s<31> l<2:13> el<2:22>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:23> el<2:26>
n<> u<5> t<Data_type> p<6> c<4> l<2:23> el<2:26>
n<> u<6> t<Function_data_type> p<7> c<5> l<2:23> el<2:26>
n<> u<7> t<Function_data_type_or_implicit> p<31> c<6> s<8> l<2:23> el<2:26>
n<get_5> u<8> t<StringConst> p<31> s<20> l<2:27> el<2:32>
n<> u<9> t<IntegerAtomType_Int> p<10> l<3:7> el<3:10>
n<> u<10> t<Data_type> p<18> c<9> s<17> l<3:7> el<3:10>
n<result> u<11> t<StringConst> p<16> s<15> l<3:11> el<3:17>
n<5> u<12> t<IntConst> p<13> l<3:20> el<3:21>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:20> el<3:21>
n<> u<14> t<Primary> p<15> c<13> l<3:20> el<3:21>
n<> u<15> t<Expression> p<16> c<14> l<3:20> el<3:21>
n<> u<16> t<Variable_decl_assignment> p<17> c<11> l<3:11> el<3:21>
n<> u<17> t<List_of_variable_decl_assignments> p<18> c<16> l<3:11> el<3:21>
n<> u<18> t<Variable_declaration> p<19> c<10> l<3:7> el<3:22>
n<> u<19> t<Data_declaration> p<20> c<18> l<3:7> el<3:22>
n<> u<20> t<Block_item_declaration> p<31> c<19> s<29> l<3:7> el<3:22>
n<result> u<21> t<StringConst> p<22> l<4:14> el<4:20>
n<> u<22> t<Primary_literal> p<23> c<21> l<4:14> el<4:20>
n<> u<23> t<Primary> p<24> c<22> l<4:14> el<4:20>
n<> u<24> t<Expression> p<26> c<23> l<4:14> el<4:20>
n<> u<25> t<ReturnStmt> p<26> s<24> l<4:7> el<4:13>
n<> u<26> t<Jump_statement> p<27> c<25> l<4:7> el<4:21>
n<> u<27> t<Statement_item> p<28> c<26> l<4:7> el<4:21>
n<> u<28> t<Statement> p<29> c<27> l<4:7> el<4:21>
n<> u<29> t<Function_statement_or_null> p<31> c<28> s<30> l<4:7> el<4:21>
n<> u<30> t<Endfunction> p<31> l<5:4> el<5:15>
n<> u<31> t<Function_body_declaration> p<32> c<7> l<2:23> el<5:15>
n<> u<32> t<Function_declaration> p<33> c<3> l<2:4> el<5:15>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<2:4> el<5:15>
n<> u<34> t<Package_item> p<36> c<33> s<35> l<2:4> el<5:15>
n<> u<35> t<Endpackage> p<36> l<6:1> el<6:11>
n<> u<36> t<Package_declaration> p<37> c<1> l<1:1> el<6:11>
n<> u<37> t<Description> p<86> c<36> s<49> l<1:1> el<6:11>
n<> u<38> t<Package> p<48> s<39> l<8:1> el<8:8>
n<lc_ctrl_state_pkg> u<39> t<StringConst> p<48> s<46> l<8:9> el<8:26>
n<prim_util_pkg> u<40> t<StringConst> p<42> s<41> l<9:11> el<9:24>
n<get_5> u<41> t<StringConst> p<42> l<9:26> el<9:31>
n<> u<42> t<Package_import_item> p<43> c<40> l<9:11> el<9:31>
n<> u<43> t<Package_import_declaration> p<44> c<42> l<9:4> el<9:32>
n<> u<44> t<Data_declaration> p<45> c<43> l<9:4> el<9:32>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<9:4> el<9:32>
n<> u<46> t<Package_item> p<48> c<45> s<47> l<9:4> el<9:32>
n<> u<47> t<Endpackage> p<48> l<10:1> el<10:11>
n<> u<48> t<Package_declaration> p<49> c<38> l<8:1> el<10:11>
n<> u<49> t<Description> p<86> c<48> s<82> l<8:1> el<10:11>
n<> u<50> t<Module_keyword> p<61> s<51> l<12:1> el<12:7>
n<top> u<51> t<StringConst> p<61> s<60> l<12:8> el<12:11>
n<> u<52> t<PortDir_Out> p<57> s<56> l<12:12> el<12:18>
n<> u<53> t<IntegerAtomType_Int> p<54> l<12:19> el<12:22>
n<> u<54> t<Data_type> p<55> c<53> l<12:19> el<12:22>
n<> u<55> t<Data_type_or_implicit> p<56> c<54> l<12:19> el<12:22>
n<> u<56> t<Net_port_type> p<57> c<55> l<12:19> el<12:22>
n<> u<57> t<Net_port_header> p<59> c<52> s<58> l<12:12> el<12:22>
n<o> u<58> t<StringConst> p<59> l<12:23> el<12:24>
n<> u<59> t<Ansi_port_declaration> p<60> c<57> l<12:12> el<12:24>
n<> u<60> t<List_of_port_declarations> p<61> c<59> l<12:11> el<12:25>
n<> u<61> t<Module_ansi_header> p<81> c<50> s<80> l<12:1> el<12:26>
n<o> u<62> t<StringConst> p<63> l<13:11> el<13:12>
n<> u<63> t<Ps_or_hierarchical_identifier> p<66> c<62> s<65> l<13:11> el<13:12>
n<> u<64> t<Constant_bit_select> p<65> l<13:13> el<13:13>
n<> u<65> t<Constant_select> p<66> c<64> l<13:13> el<13:13>
n<> u<66> t<Net_lvalue> p<75> c<63> s<74> l<13:11> el<13:12>
n<lc_ctrl_state_pkg> u<67> t<StringConst> p<68> l<13:15> el<13:32>
n<> u<68> t<Class_type> p<69> c<67> l<13:15> el<13:32>
n<> u<69> t<Class_scope> p<72> c<68> s<70> l<13:15> el<13:34>
n<get_5> u<70> t<StringConst> p<72> s<71> l<13:34> el<13:39>
n<> u<71> t<List_of_arguments> p<72> l<13:40> el<13:40>
n<> u<72> t<Complex_func_call> p<73> c<69> l<13:15> el<13:41>
n<> u<73> t<Primary> p<74> c<72> l<13:15> el<13:41>
n<> u<74> t<Expression> p<75> c<73> l<13:15> el<13:41>
n<> u<75> t<Net_assignment> p<76> c<66> l<13:11> el<13:41>
n<> u<76> t<List_of_net_assignments> p<77> c<75> l<13:11> el<13:41>
n<> u<77> t<Continuous_assign> p<78> c<76> l<13:4> el<13:42>
n<> u<78> t<Module_common_item> p<79> c<77> l<13:4> el<13:42>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<13:4> el<13:42>
n<> u<80> t<Non_port_module_item> p<81> c<79> l<13:4> el<13:42>
n<> u<81> t<Module_declaration> p<82> c<61> l<12:1> el<14:10>
n<> u<82> t<Description> p<86> c<81> s<85> l<12:1> el<14:10>
n<> u<83> t<Package_or_generate_item_declaration> p<84> l<14:10> el<14:11>
n<> u<84> t<Package_item> p<85> c<83> l<14:10> el<14:11>
n<> u<85> t<Description> p<86> c<84> l<14:10> el<14:11>
n<> u<86> t<Source_text> p<87> c<37> l<1:1> el<14:11>
n<> u<87> t<Top_level_rule> l<1:1> el<15:1>
[WRN:PA0205] dut.sv:1: No timescale set for "prim_util_pkg".

[WRN:PA0205] dut.sv:8: No timescale set for "lc_ctrl_state_pkg".

[WRN:PA0205] dut.sv:12: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "prim_util_pkg".

[INF:CP0301] dut.sv:8: Compile package "lc_ctrl_state_pkg".

[INF:CP0303] dut.sv:12: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PkgImportFunc/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PkgImportFunc/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PkgImportFunc/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
  |vpiName:prim_util_pkg
  |vpiFullName:prim_util_pkg::
  |vpiDefName:prim_util_pkg
  |vpiTaskFunc:
  \_function: (prim_util_pkg::get_5), line:2:4, endln:5:15, parent:prim_util_pkg::
    |vpiName:get_5
    |vpiFullName:prim_util_pkg::get_5
    |vpiVariables:
    \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17, parent:prim_util_pkg::get_5
      |vpiTypespec:
      \_int_typespec: , line:3:7, endln:3:10
        |vpiInstance:
        \_package: (prim_util_pkg), file:
        |vpiSigned:1
      |vpiName:result
      |vpiFullName:prim_util_pkg::get_5::result
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:2:23, endln:2:26
      |vpiTypespec:
      \_int_typespec: , line:2:23, endln:2:26
        |vpiInstance:
        \_package: (prim_util_pkg), file:
        |vpiSigned:1
    |vpiStmt:
    \_begin: (prim_util_pkg::get_5), parent:prim_util_pkg::get_5
      |vpiFullName:prim_util_pkg::get_5
      |vpiVariables:
      \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17, parent:prim_util_pkg::get_5
        |vpiTypespec:
        \_int_typespec: , line:3:7, endln:3:10
        |vpiName:result
        |vpiFullName:prim_util_pkg::get_5::result
      |vpiStmt:
      \_assign_stmt: , line:3:11, endln:3:21, parent:prim_util_pkg::get_5
        |vpiRhs:
        \_constant: , line:3:20, endln:3:21
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17
          |vpiTypespec:
          \_int_typespec: , line:3:7, endln:3:10
          |vpiName:result
          |vpiFullName:prim_util_pkg::get_5::result
      |vpiStmt:
      \_return_stmt: , line:4:7, endln:4:13, parent:prim_util_pkg::get_5
        |vpiCondition:
        \_ref_obj: (prim_util_pkg::get_5::result), line:4:14, endln:4:20
          |vpiName:result
          |vpiFullName:prim_util_pkg::get_5::result
          |vpiActual:
          \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17
            |vpiTypespec:
            \_int_typespec: , line:3:7, endln:3:10
            |vpiName:result
            |vpiFullName:prim_util_pkg::get_5::result
    |vpiInstance:
    \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
|uhdmallPackages:
\_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:8:1: , endln:10:11, parent:work@top
  |vpiName:lc_ctrl_state_pkg
  |vpiFullName:lc_ctrl_state_pkg::
  |vpiTypedef:
  \_import_typespec: (prim_util_pkg), line:9:11, endln:9:31
  |vpiDefName:lc_ctrl_state_pkg
  |vpiTaskFunc:
  \_function: (lc_ctrl_state_pkg::get_5), line:2:4, endln:5:15, parent:lc_ctrl_state_pkg::
    |vpiName:get_5
    |vpiFullName:lc_ctrl_state_pkg::get_5
    |vpiVariables:
    \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17, parent:lc_ctrl_state_pkg::get_5
      |vpiTypespec:
      \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
        |vpiSigned:1
      |vpiName:result
      |vpiFullName:lc_ctrl_state_pkg::get_5::result
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:2:23, endln:2:26
      |vpiTypespec:
      \_int_typespec: , line:2:23, endln:2:26
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
        |vpiSigned:1
    |vpiStmt:
    \_begin: (lc_ctrl_state_pkg::get_5), parent:lc_ctrl_state_pkg::get_5
      |vpiFullName:lc_ctrl_state_pkg::get_5
      |vpiVariables:
      \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17, parent:lc_ctrl_state_pkg::get_5
        |vpiTypespec:
        \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
          |vpiInstance:
          \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
          |vpiSigned:1
        |vpiName:result
        |vpiFullName:lc_ctrl_state_pkg::get_5::result
      |vpiStmt:
      \_assign_stmt: , line:3:11, endln:3:21, parent:lc_ctrl_state_pkg::get_5
        |vpiRhs:
        \_constant: , line:3:20, endln:3:21
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17
          |vpiTypespec:
          \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
            |vpiInstance:
            \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
            |vpiSigned:1
          |vpiName:result
          |vpiFullName:lc_ctrl_state_pkg::get_5::result
      |vpiStmt:
      \_return_stmt: , line:4:7, endln:4:13, parent:lc_ctrl_state_pkg::get_5
        |vpiCondition:
        \_ref_obj: (lc_ctrl_state_pkg::get_5::result), line:4:14, endln:4:20
          |vpiName:result
          |vpiFullName:lc_ctrl_state_pkg::get_5::result
          |vpiActual:
          \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17, parent:lc_ctrl_state_pkg::get_5
            |vpiTypespec:
            \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
            |vpiName:result
            |vpiFullName:lc_ctrl_state_pkg::get_5::result
    |vpiInstance:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:8:1: , endln:10:11, parent:work@top
|uhdmtopPackages:
\_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
  |vpiName:prim_util_pkg
  |vpiFullName:prim_util_pkg::
  |vpiDefName:prim_util_pkg
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (prim_util_pkg::get_5), line:2:4, endln:5:15, parent:prim_util_pkg::
    |vpiName:get_5
    |vpiFullName:prim_util_pkg::get_5
    |vpiVariables:
    \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17, parent:prim_util_pkg::get_5
      |vpiTypespec:
      \_int_typespec: , line:3:7, endln:3:10
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
        |vpiSigned:1
      |vpiName:result
      |vpiFullName:prim_util_pkg::get_5::result
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:2:23, endln:2:26
    |vpiStmt:
    \_begin: (prim_util_pkg::get_5), parent:prim_util_pkg::get_5
      |vpiFullName:prim_util_pkg::get_5
      |vpiVariables:
      \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17, parent:prim_util_pkg::get_5
        |vpiTypespec:
        \_int_typespec: , line:3:7, endln:3:10
        |vpiName:result
        |vpiFullName:prim_util_pkg::get_5::result
      |vpiStmt:
      \_assign_stmt: , line:3:11, endln:3:21, parent:prim_util_pkg::get_5
        |vpiRhs:
        \_constant: , line:3:20, endln:3:21
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17
          |vpiTypespec:
          \_int_typespec: , line:3:7, endln:3:10
          |vpiName:result
          |vpiFullName:prim_util_pkg::get_5::result
      |vpiStmt:
      \_return_stmt: , line:4:7, endln:4:13, parent:prim_util_pkg::get_5
        |vpiCondition:
        \_ref_obj: (prim_util_pkg::get_5::result), line:4:14, endln:4:20
          |vpiName:result
          |vpiFullName:prim_util_pkg::get_5::result
          |vpiActual:
          \_int_var: (prim_util_pkg::get_5::result), line:3:11, endln:3:17
            |vpiTypespec:
            \_int_typespec: , line:3:7, endln:3:10
            |vpiName:result
            |vpiFullName:prim_util_pkg::get_5::result
    |vpiInstance:
    \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
|uhdmtopPackages:
\_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:8:1: , endln:10:11, parent:work@top
  |vpiName:lc_ctrl_state_pkg
  |vpiFullName:lc_ctrl_state_pkg::
  |vpiTypedef:
  \_import_typespec: (prim_util_pkg), line:9:11, endln:9:31
  |vpiDefName:lc_ctrl_state_pkg
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (lc_ctrl_state_pkg::get_5), line:2:4, endln:5:15, parent:lc_ctrl_state_pkg::
    |vpiName:get_5
    |vpiFullName:lc_ctrl_state_pkg::get_5
    |vpiVariables:
    \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17, parent:lc_ctrl_state_pkg::get_5
      |vpiTypespec:
      \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
        |vpiSigned:1
      |vpiName:result
      |vpiFullName:lc_ctrl_state_pkg::get_5::result
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:2:23, endln:2:26
    |vpiStmt:
    \_begin: (lc_ctrl_state_pkg::get_5), parent:lc_ctrl_state_pkg::get_5
      |vpiFullName:lc_ctrl_state_pkg::get_5
      |vpiVariables:
      \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17, parent:lc_ctrl_state_pkg::get_5
        |vpiTypespec:
        \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
          |vpiInstance:
          \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
          |vpiSigned:1
        |vpiName:result
        |vpiFullName:lc_ctrl_state_pkg::get_5::result
      |vpiStmt:
      \_assign_stmt: , line:3:11, endln:3:21, parent:lc_ctrl_state_pkg::get_5
        |vpiRhs:
        \_constant: , line:3:20, endln:3:21
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17
          |vpiTypespec:
          \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
            |vpiInstance:
            \_package: prim_util_pkg (prim_util_pkg::) dut.sv:1:1: , endln:6:11, parent:work@top
            |vpiSigned:1
          |vpiName:result
          |vpiFullName:lc_ctrl_state_pkg::get_5::result
      |vpiStmt:
      \_return_stmt: , line:4:7, endln:4:13, parent:lc_ctrl_state_pkg::get_5
        |vpiCondition:
        \_ref_obj: (lc_ctrl_state_pkg::get_5::result), line:4:14, endln:4:20
          |vpiName:result
          |vpiFullName:lc_ctrl_state_pkg::get_5::result
          |vpiActual:
          \_int_var: (lc_ctrl_state_pkg::get_5::result), line:3:11, endln:3:17, parent:lc_ctrl_state_pkg::get_5
            |vpiTypespec:
            \_int_typespec: , line:3:7, endln:3:10, parent:lc_ctrl_state_pkg::get_5::result
            |vpiName:result
            |vpiFullName:lc_ctrl_state_pkg::get_5::result
    |vpiInstance:
    \_package: lc_ctrl_state_pkg (lc_ctrl_state_pkg::) dut.sv:8:1: , endln:10:11, parent:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:14:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:12:23, endln:12:24, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:12:23, endln:12:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:12:23, endln:12:24, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:41, parent:work@top
    |vpiRhs:
    \_func_call: (lc_ctrl_state_pkg::get_5), line:13:15, endln:13:32
      |vpiName:lc_ctrl_state_pkg::get_5
      |vpiFunction:
      \_function: (lc_ctrl_state_pkg::get_5), line:2:4, endln:5:15, parent:lc_ctrl_state_pkg::
    |vpiLhs:
    \_ref_obj: (work@top.o), line:13:11, endln:13:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:12:23, endln:12:24, parent:work@top
        |vpiTypespec:
        \_int_typespec: , line:12:19, endln:12:22
          |vpiSigned:1
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiSigned:1
        |vpiVisibility:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:14:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:12:23, endln:12:24, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:12:23, endln:12:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:12:23, endln:12:24, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:12:23, endln:12:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:12:19, endln:12:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:12:1: , endln:14:10
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:41, parent:work@top
    |vpiRhs:
    \_func_call: (lc_ctrl_state_pkg::get_5), line:13:15, endln:13:32
      |vpiName:lc_ctrl_state_pkg::get_5
      |vpiFunction:
      \_function: (lc_ctrl_state_pkg::get_5), line:2:4, endln:5:15, parent:lc_ctrl_state_pkg::
    |vpiLhs:
    \_ref_obj: (work@top.o), line:13:11, endln:13:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:12:23, endln:12:24, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PkgImportFunc/dut.sv | ${SURELOG_DIR}/build/regression/PkgImportFunc/roundtrip/dut_000.sv | 4 | 14 | 

