// Seed: 1632007786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    module_0
);
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  assign module_1.id_6 = 0;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_31;
  assign id_26 = -1 ? id_13 : id_7;
  wire ["" : 1] id_32;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1
    , id_11,
    output uwire id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    output supply0 id_9
);
  id_12 :
  assert property (@(posedge id_11 == -1) -1)
  else $unsigned(59);
  ;
  parameter id_13 = -1'b0;
  assign id_11 = id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11,
      id_13,
      id_11,
      id_12,
      id_12,
      id_11,
      id_13,
      id_11,
      id_11,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13,
      id_11,
      id_12,
      id_11,
      id_13,
      id_12,
      id_12,
      id_11
  );
endmodule
