==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'fir_simple.cpp' ...
WARNING: [HLS 200-40] In file included from fir_simple.cpp:1:
fir_simple.cpp:21:18: error: variable length array of non-POD element type 'adc_t' (aka 'ap_fixed<16, 2>')
 static adc_t mem[size] ;
                 ^
1 error generated.
ERROR: [HLS 200-70] Compilation errors found:
Pragma processor failed: In file included from fir_simple.cpp:1:
fir_simple.cpp:21:18: error: variable length array of non-POD element type 'adc_t' (aka 'ap_fixed<16, 2>')
 static adc_t mem[size] ;
                 ^
1 error generated.
Failed checking during preprocessing.
    while executing
"source C:/Users/Chesus/Desktop/FPGATrabajo/TRABAJO/hls_cic/solution1/csynth.tcl"
    invoked from within
"hls::main C:/Users/Chesus/Desktop/FPGATrabajo/TRABAJO/hls_cic/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'cic.cpp' ... 
ERROR: [HLS 200-70] E:\FPGA\TRABAJO\hls_cic\solution1\.autopilot\db\cic.pp.0.cpp:24457:31: error: use of undeclared identifier 'coeff_1' [clang-diagnostic-error]
#pragma HLS RESOURCE variable=coeff_1 core=ROM_2P_BRAM
                              ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'cic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fir_simple.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_simple.cpp:1:
fir_simple.cpp:21:18: error: variable length array of non-POD element type 'adc_t' (aka 'ap_fixed<16, 2>')
 static adc_t mem[size];
                 ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from fir_simple.cpp:1:
fir_simple.cpp:21:18: error: variable length array of non-POD element type 'adc_t' (aka 'ap_fixed<16, 2>')
 static adc_t mem[size];
                 ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'cic.cpp' ... 
WARNING: [HLS 200-40] In file included from cic.cpp:1:
cic.cpp:68:2: error: no matching function for call to 'FIR'
 FIR<const ap_fixed<24,-1>[21], 21>(salida_cic_adc_t, &salida_fir_1, coeff_1);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
./fir.h:13:28: note: candidate function template not viable: requires 4 arguments, but 3 were provided
template <typename T> void FIR (adc_t ENTRADA, adc_t *SALIDA, T coeff, const int size);
                           ^
In file included from cic.cpp:1:
cic.cpp:75:2: error: no matching function for call to 'FIR'
 FIR<const ap_fixed<24,-1>[63], 63>(salida_fir_1, &salida_fir_2, coeff_2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
./fir.h:13:28: note: candidate function template not viable: requires 4 arguments, but 3 were provided
template <typename T> void FIR (adc_t ENTRADA, adc_t *SALIDA, T coeff, const int size);
                           ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from cic.cpp:1:
cic.cpp:68:2: error: no matching function for call to 'FIR'
 FIR<const ap_fixed<24,-1>[21], 21>(salida_cic_adc_t, &salida_fir_1, coeff_1);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
./fir.h:13:28: note: candidate function template not viable: requires 4 arguments, but 3 were provided
template <typename T> void FIR (adc_t ENTRADA, adc_t *SALIDA, T coeff, const int size);
                           ^
In file included from cic.cpp:1:
cic.cpp:75:2: error: no matching function for call to 'FIR'
 FIR<const ap_fixed<24,-1>[63], 63>(salida_fir_1, &salida_fir_2, coeff_2);
 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
./fir.h:13:28: note: candidate function template not viable: requires 4 arguments, but 3 were provided
template <typename T> void FIR (adc_t ENTRADA, adc_t *SALIDA, T coeff, const int size);
                           ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'cic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fir_simple.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.715 ; gain = 47.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.715 ; gain = 47.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 116.078 ; gain = 60.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 124.137 ; gain = 68.480
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (cic.cpp:26) in function 'cic' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L2' (cic.cpp:26) in function 'cic' completely.
INFO: [XFORM 203-501] Unrolling loop 'L3' (cic.cpp:39) in function 'cic' completely.
INFO: [XFORM 203-102] Partitioning array 'inte.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'deriv.V' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 154.398 ; gain = 98.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 156.238 ; gain = 100.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.97 seconds; current allocated memory: 104.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 105.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cic/ENTRADA_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'inte_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cic'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 105.497 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 156.238 ; gain = 100.582
INFO: [SYSC 207-301] Generating SystemC RTL for cic.
INFO: [VHDL 208-304] Generating VHDL RTL for cic.
INFO: [VLOG 209-307] Generating Verilog RTL for cic.
INFO: [HLS 200-112] Total elapsed time: 30.574 seconds; peak allocated memory: 105.497 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'fir_simple.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.465 ; gain = 45.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 102.465 ; gain = 45.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 115.879 ; gain = 59.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 124.246 ; gain = 67.766
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (cic.cpp:26) in function 'cic' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L2' (cic.cpp:26) in function 'cic' completely.
INFO: [XFORM 203-501] Unrolling loop 'L3' (cic.cpp:39) in function 'cic' completely.
INFO: [XFORM 203-102] Partitioning array 'inte.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'deriv.V' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 153.152 ; gain = 96.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 155.730 ; gain = 99.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.115 seconds; current allocated memory: 104.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 105.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cic/ENTRADA_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'inte_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inte_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deriv_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cic'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 105.542 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 155.730 ; gain = 99.250
INFO: [SYSC 207-301] Generating SystemC RTL for cic.
INFO: [VHDL 208-304] Generating VHDL RTL for cic.
INFO: [VLOG 209-307] Generating Verilog RTL for cic.
INFO: [HLS 200-112] Total elapsed time: 49.579 seconds; peak allocated memory: 105.542 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
