

================================================================
== Vivado HLS Report for 'subconv_3x3_16_strid'
================================================================
* Date:           Fri Dec 21 17:12:48 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.94|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  111457|  111457|  111457|  111457|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  111456|  111456|      2322|          -|          -|    48|    no    |
        | + Loop 1.1              |    2320|    2320|       290|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     288|     288|        36|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |       9|       9|         3|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     625|    292|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    118|
|Register         |        -|      -|     166|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     791|    410|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------+----------------------+--------------+
    |           Instance          |        Module        |  Expression  |
    +-----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U417  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +-----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_5_fu_280_p2       |     +    |      0|  23|  11|           6|           1|
    |h_5_fu_367_p2        |     +    |      0|  17|   9|           4|           1|
    |m_5_fu_400_p2        |     +    |      0|  11|   8|           1|           2|
    |n_5_fu_482_p2        |     +    |      0|  11|   8|           2|           1|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp_134_fu_228_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_138_fu_268_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_139_fu_290_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_140_fu_319_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_141_fu_343_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_142_fu_377_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_144_fu_425_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_145_fu_450_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_146_fu_466_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_147_fu_507_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_7_fu_416_p2      |     +    |      0|  20|  10|           5|           5|
    |tmp_8_fu_498_p2      |     +    |      0|  20|  10|           5|           5|
    |w_5_fu_456_p2        |     +    |      0|  17|   9|           4|           1|
    |tmp_136_fu_246_p2    |     -    |      0|  32|  14|           9|           9|
    |tmp_143_fu_388_p2    |     -    |      0|  35|  15|          10|          10|
    |exitcond3_fu_353_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond4_fu_394_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond8_fu_274_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond9_fu_325_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_476_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_406_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_488_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 625| 292|         196|         187|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  55|         10|    1|         10|
    |co_reg_110      |   9|          2|    6|         12|
    |h_reg_121       |   9|          2|    4|          8|
    |m_reg_157       |   9|          2|    2|          4|
    |n_reg_180       |   9|          2|    2|          4|
    |p_09_1_reg_168  |   9|          2|    8|         16|
    |p_s_reg_145     |   9|          2|    8|         16|
    |w_reg_133       |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 118|         24|   35|         78|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   9|   0|    9|          0|
    |bias_V_addr_reg_553    |   6|   0|    6|          0|
    |co_5_reg_548           |   6|   0|    6|          0|
    |co_reg_110             |   6|   0|    6|          0|
    |h_reg_121              |   4|   0|    4|          0|
    |input_V_load_reg_635   |   8|   0|    8|          0|
    |m_5_reg_597            |   2|   0|    2|          0|
    |m_reg_157              |   2|   0|    2|          0|
    |n_5_reg_620            |   2|   0|    2|          0|
    |n_reg_180              |   2|   0|    2|          0|
    |output_V_addr_reg_571  |  13|   0|   13|          0|
    |p_09_1_reg_168         |   8|   0|    8|          0|
    |p_s_reg_145            |   8|   0|    8|          0|
    |tmp_134_reg_530        |  10|   0|   11|          1|
    |tmp_138_reg_540        |   9|   0|   10|          1|
    |tmp_140_reg_558        |  13|   0|   14|          1|
    |tmp_143_reg_589        |  10|   0|   10|          0|
    |tmp_145_reg_602        |  14|   0|   15|          1|
    |tmp_171_cast_reg_535   |  10|   0|   10|          0|
    |tmp_reg_566            |   4|   0|    5|          1|
    |tmp_s_reg_579          |   4|   0|    5|          1|
    |w_5_reg_607            |   4|   0|    4|          0|
    |w_reg_133              |   4|   0|    4|          0|
    |weight_V_load_reg_630  |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 166|   0|  172|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|input_V_address0   | out |   14|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |    8|  ap_memory |        input_V       |     array    |
|weight_V_address0  | out |    9|  ap_memory |       weight_V       |     array    |
|weight_V_ce0       | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0        |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0    | out |    6|  ap_memory |        bias_V        |     array    |
|bias_V_ce0         | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0          |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0  | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |    8|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

