0.7
2020.1
May 27 2020
20:09:33
C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/EX5PROBLEM1/EX5PROBLEM1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/EX5PROBLEM1/EX5PROBLEM1.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_1_C.sv,1636145185,systemVerilog,,C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/EX5PROBLEM1/EX5PROBLEM1.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_1_C_TB.sv,,ANDX1;Cout;ORX1;Sout;XORX1;fulladder,,,,,,,,
C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/EX5PROBLEM1/EX5PROBLEM1.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_1_C_TB.sv,1636144180,systemVerilog,,,,fulladder_tb,,,,,,,,
