## NOTE: Do not edit this file.
## Auto generated by Project Navigator for VHDL Post-PAR Simulation
##
vlib work
## Compile Post-PAR Model for Module dc_7_16
vcom -87 -explicit  dc_7_16_timesim.vhd
vcom -93 -explicit  Test.timesim_vhw
vsim -t 1ps -sdfmax /UUT=dc_7_16_timesim.sdf  -lib work Test
do Test.udo
view wave
add wave *
view structure
view signals
run -all
## End
