15:42:35 **** Incremental Build of configuration Hardware for project VectorAddition ****
make -j8 incremental 
/tools/Xilinx/Vitis/2020.1/bin/v++ --target hw --compile -I"../src" --config common-config.cfg --config binary_container_1-krnl_vadd-compile.cfg -o"binary_container_1.build/krnl_vadd.xo" "../src/krnl_vadd.cpp"
Option Map File Used: '/tools/Xilinx/Vitis/2020.1/data/vitis/vpp/optMap.xml'

****** v++ v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/reports/krnl_vadd
	Log files: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/logs/krnl_vadd
INFO: [v++ 60-1657] Initializing dispatch client.
Running Dispatch Server on port:40055
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/krnl_vadd.xo.compile_summary, at Thu Oct  8 15:42:47 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct  8 15:42:47 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'krnl_vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_vadd Log file: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/krnl_vadd/krnl_vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'read1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'vadd_writeC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.02 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/reports/krnl_vadd/system_estimate_krnl_vadd.xtxt
INFO: [v++ 60-586] Created binary_container_1.build/krnl_vadd.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/krnl_vadd.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 34s
INFO: [v++ 60-1653] Closing dispatch client.
/tools/Xilinx/Vitis/2020.1/bin/v++ --target hw --link --config common-config.cfg --config binary_container_1-link.cfg -o"binary_container_1.xclbin" binary_container_1.build/krnl_vadd.xo
Option Map File Used: '/tools/Xilinx/Vitis/2020.1/data/vitis/vpp/optMap.xml'

****** v++ v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/reports/link
	Log files: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/logs/link
INFO: [v++ 60-1657] Initializing dispatch client.
Running Dispatch Server on port:42069
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.xclbin.link_summary, at Thu Oct  8 15:43:23 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct  8 15:43:23 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:43:26] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/krnl_vadd.xo -keep --config /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int --temp_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Oct  8 15:43:27 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/krnl_vadd.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:43:27] build_xd_ip_db started: /tools/Xilinx/Vitis/2020.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/hw.hpfm -clkid 0 -ip /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_krnl_vadd_1_0,krnl_vadd -o /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:43:30] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.352 ; gain = 0.000 ; free physical = 9645 ; free virtual = 15728
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:43:30] cfgen started: /tools/Xilinx/Vitis/2020.1/bin/cfgen  -nk krnl_vadd:1:krnl_vadd_1 -dmclkid 0 -r /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vadd, num: 1  {krnl_vadd_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in1 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in2 to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.out_r to HBM[0]
INFO: [SYSTEM_LINK 82-37] [15:43:32] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1432.352 ; gain = 0.000 ; free physical = 9645 ; free virtual = 15728
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:43:32] cf2bd started: /tools/Xilinx/Vitis/2020.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd --temp_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link --output_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:43:33] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1432.352 ; gain = 0.000 ; free physical = 9639 ; free virtual = 15726
INFO: [v++ 60-1441] [15:43:33] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 9665 ; free virtual = 15753
INFO: [v++ 60-1443] [15:43:33] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/sdsl.dat -rtd /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/cf2sw.rtd -xclbin /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -o /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [15:43:34] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 9665 ; free virtual = 15752
INFO: [v++ 60-1443] [15:43:34] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [15:43:35] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 9264 ; free virtual = 15351
INFO: [v++ 60-1443] [15:43:35] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /home/jacksoncd/solver-acceleration/ip_cache -s --output_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int --log_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/logs/link --report_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/reports/link --config /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/vplConfig.ini -k /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link --no-info --iprepo /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0 --messageDb /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link/vpl.pb /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link

****** vpl v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform
[15:43:49] Run vpl: Step create_project: Started
Creating Vivado project.
[15:43:51] Run vpl: Step create_project: Completed
[15:43:51] Run vpl: Step create_bd: Started
[15:45:07] Run vpl: Step create_bd: RUNNING...
[15:45:11] Run vpl: Step create_bd: Completed
[15:45:11] Run vpl: Step update_bd: Started
[15:45:11] Run vpl: Step update_bd: Completed
[15:45:11] Run vpl: Step generate_target: Started
[15:45:56] Run vpl: Step generate_target: Completed
[15:45:56] Run vpl: Step config_hw_runs: Started
[15:45:57] Run vpl: Step config_hw_runs: Completed
[15:45:57] Run vpl: Step synth: Started
[15:46:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[15:46:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[15:47:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[15:47:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[15:48:29] Top-level synthesis in progress.
[15:48:59] Top-level synthesis in progress.
[15:49:29] Top-level synthesis in progress.
[15:49:51] Run vpl: Step synth: Completed
[15:49:51] Run vpl: Step impl: Started
[15:53:52] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 14s 

[15:53:52] Starting logic optimization..
[15:54:52] Phase 1 Retarget
[15:54:52] Phase 2 Constant propagation
[15:54:52] Phase 3 Sweep
[15:55:22] Phase 4 BUFG optimization
[15:55:22] Phase 5 Shift Register Optimization
[15:55:52] Phase 6 Post Processing Netlist
[15:56:22] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 30s 

[15:56:22] Starting logic placement..
[15:56:22] Phase 1 Placer Initialization
[15:56:22] Phase 1.1 Placer Initialization Netlist Sorting
[15:57:53] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[15:59:23] Phase 1.3 Build Placer Netlist Model
[16:00:23] Phase 1.4 Constrain Clocks/Macros
[16:00:23] Phase 2 Global Placement
[16:00:23] Phase 2.1 Floorplanning
[16:00:53] Phase 2.1.1 Partition Driven Placement
[16:00:53] Phase 2.1.1.1 PBP: Partition Driven Placement
[16:00:53] Phase 2.1.1.2 PBP: Clock Region Placement
[16:00:53] Phase 2.1.1.3 PBP: Compute Congestion
[16:00:53] Phase 2.1.1.4 PBP: UpdateTiming
[16:01:23] Phase 2.1.1.5 PBP: Add part constraints
[16:01:23] Phase 2.2 Global Placement Core
[16:04:55] Phase 2.2.1 Physical Synthesis In Placer
[16:05:55] Phase 3 Detail Placement
[16:05:55] Phase 3.1 Commit Multi Column Macros
[16:05:55] Phase 3.2 Commit Most Macros & LUTRAMs
[16:05:55] Phase 3.3 Area Swap Optimization
[16:05:55] Phase 3.4 Pipeline Register Optimization
[16:05:55] Phase 3.5 IO Cut Optimizer
[16:05:55] Phase 3.6 Fast Optimization
[16:06:25] Phase 3.7 Small Shape DP
[16:06:25] Phase 3.7.1 Small Shape Clustering
[16:06:55] Phase 3.7.2 Flow Legalize Slice Clusters
[16:06:55] Phase 3.7.3 Slice Area Swap
[16:07:25] Phase 3.8 Place Remaining
[16:07:25] Phase 3.9 Re-assign LUT pins
[16:07:25] Phase 3.10 Pipeline Register Optimization
[16:07:25] Phase 3.11 Fast Optimization
[16:07:56] Phase 4 Post Placement Optimization and Clean-Up
[16:07:56] Phase 4.1 Post Commit Optimization
[16:08:26] Phase 4.1.1 Post Placement Optimization
[16:08:26] Phase 4.1.1.1 BUFG Insertion
[16:08:26] Phase 1 Physical Synthesis Initialization
[16:08:56] Phase 4.1.1.2 BUFG Replication
[16:08:56] Phase 4.1.1.3 Replication
[16:09:26] Phase 4.2 Post Placement Cleanup
[16:09:56] Phase 4.3 Placer Reporting
[16:09:56] Phase 4.4 Final Placement Cleanup
[16:10:56] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 14m 34s 

[16:10:56] Starting logic routing..
[16:11:27] Phase 1 Build RT Design
[16:15:58] Phase 2 Router Initialization
[16:15:58] Phase 2.1 Create Timer
[16:15:58] Phase 2.2 Fix Topology Constraints
[16:16:28] Phase 2.3 Pre Route Cleanup
[16:16:28] Phase 2.4 Global Clock Net Routing
[16:16:28] Phase 2.5 Update Timing
[16:17:28] Phase 2.6 Update Timing for Bus Skew
[16:17:28] Phase 2.6.1 Update Timing
[16:17:58] Phase 3 Initial Routing
[16:18:28] Phase 4 Rip-up And Reroute
[16:18:28] Phase 4.1 Global Iteration 0
[16:19:59] Phase 4.2 Global Iteration 1
[16:20:29] Phase 4.3 Global Iteration 2
[16:20:59] Phase 5 Delay and Skew Optimization
[16:20:59] Phase 5.1 Delay CleanUp
[16:20:59] Phase 5.1.1 Update Timing
[16:21:29] Phase 5.2 Clock Skew Optimization
[16:21:29] Phase 6 Post Hold Fix
[16:21:29] Phase 6.1 Hold Fix Iter
[16:21:29] Phase 6.1.1 Update Timing
[16:22:00] Phase 7 Leaf Clock Prog Delay Opt
[16:22:00] Phase 8 Route finalize
[16:22:00] Phase 9 Verifying routed nets
[16:22:30] Phase 10 Depositing Routes
[16:22:30] Phase 11 Post Router Timing
[16:22:30] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 11m 33s 

[16:22:30] Starting bitstream generation..
[16:27:32] Creating bitmap...
[16:32:03] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[16:32:03] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 09m 33s 
[16:32:12] Run vpl: Step impl: Completed
[16:32:12] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [16:32:13] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:48:37 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 8915 ; free virtual = 13591
INFO: [v++ 60-1443] [16:32:13] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/address_map.xml -sdsl /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/sdsl.dat -xclbin /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -rtd /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1.rtd -o /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [16:32:14] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:01 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 8911 ; free virtual = 13590
INFO: [v++ 60-1443] [16:32:14] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1.rtd --append-section :JSON:/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd --add-section BUILD_METADATA:JSON:/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1.xml --add-section SYSTEM_METADATA:RAW:/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link
XRT Build Version: 2.7.766 (2020.1_PU1)
       Build Date: 2020-08-17 16:52:05
          Hash ID: 19bc791a7d9b54ecc23644649c3ea2c2ea31821c
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 29841448 bytes
Format : RAW
File   : '/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2020 bytes
Format : JSON
File   : '/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 2991 bytes
Format : RAW
File   : '/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/binary_container_1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 11802 bytes
Format : RAW
File   : '/home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (29878504 bytes) to the output file: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:32:14] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 8882 ; free virtual = 13591
INFO: [v++ 60-1443] [16:32:14] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.xclbin.info --input /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:32:14] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 8883 ; free virtual = 13592
INFO: [v++ 60-1443] [16:32:14] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:32:14] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1339.539 ; gain = 0.000 ; free physical = 8883 ; free virtual = 13592
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/reports/link/system_estimate_binary_container_1.xtxt
INFO: [v++ 60-586] Created /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.ltx
INFO: [v++ 60-586] Created binary_container_1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/reports/link/imp/hw_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/logs/link/vivado.log
	Steps Log File: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/binary_container_1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 49m 1s
INFO: [v++ 60-1653] Closing dispatch client.
g++ -std=c++0x -DVITIS_PLATFORM=xilinx_u50_gen3x16_xdma_201920_3 -D__USE_XOPEN2K8 -I/opt/xilinx/xrt/include/ -I/tools/Xilinx/Vivado/2020.1/include/ -O2 -g -Wall -c -fmessage-length=0 -o "src/vadd.o" "../src/vadd.cpp"
g++ -o "VectorAddition" src/vadd.o -lxilinxopencl -lpthread -lrt -lstdc++ -lmpfr -lgmp -lhlsmc++-GCC46 -lIp_floating_point_v7_0_bitacc_cmodel -lIp_xfft_v9_1_bitacc_cmodel -lIp_fir_compiler_v7_2_bitacc_cmodel -lIp_dds_compiler_v6_0_bitacc_cmodel -L/opt/xilinx/xrt/lib/ -L/tools/Xilinx/Vivado/2020.1/lnx64/tools/fpo_v7_0 -L/tools/Xilinx/Vivado/2020.1/lnx64/lib/csim -L/tools/Xilinx/Vivado/2020.1/lnx64/tools/dds_v6_0 -L/tools/Xilinx/Vivado/2020.1/lnx64/tools/fir_v7_0 -L/tools/Xilinx/Vivado/2020.1/lnx64/tools/fft_v9_1 -Wl,-rpath-link,/opt/xilinx/xrt/lib -Wl,-rpath,/tools/Xilinx/Vivado/2020.1/lnx64/lib/csim -Wl,-rpath,/tools/Xilinx/Vivado/2020.1/lnx64/tools/fpo_v7_0 -Wl,-rpath,/tools/Xilinx/Vivado/2020.1/lnx64/tools/fft_v9_1 -Wl,-rpath,/tools/Xilinx/Vivado/2020.1/lnx64/tools/fir_v7_0 -Wl,-rpath,/tools/Xilinx/Vivado/2020.1/lnx64/tools/dds_v6_0
/tools/Xilinx/Vitis/2020.1/bin/v++ --package --config package.cfg binary_container_1.xclbin
Option Map File Used: '/tools/Xilinx/Vitis/2020.1/data/vitis/vpp/optMap.xml'

****** v++ v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/package.build/reports/package
	Log files: /home/jacksoncd/solver-acceleration/VectorAddition/Hardware/package.build/logs/package
INFO: [v++ 60-1657] Initializing dispatch client.
Running Dispatch Server on port:33309
INFO: [v++ 60-1548] Creating build summary session with primary output ./v++.package_summary, at Thu Oct  8 16:32:30 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct  8 16:32:31 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer ./v++.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 13s
INFO: [v++ 60-1653] Closing dispatch client.

16:32:33 Build Finished (took 49m:58s.660ms)

