INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Apps/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling loop_imperfect_test.cpp_pre.cpp.tb.cpp
   Compiling loop_imperfect.cpp_pre.cpp.tb.cpp
   Compiling apatb_loop_imperfect.cpp
   Compiling apatb_loop_imperfect_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test failed  !!!
Test passed !

Z:\ECC\Desktop\Winter2023\ELEN226\Midterm\ImperfectLoop\solution1\sim\verilog>set PATH= 

Z:\ECC\Desktop\Winter2023\ELEN226\Midterm\ImperfectLoop\solution1\sim\verilog>call C:/Apps/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_loop_imperfect_top glbl -Oenable_linking_all_libraries  -prj loop_imperfect.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s loop_imperfect -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_loop_imperfect_top glbl -Oenable_linking_all_libraries -prj loop_imperfect.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s loop_imperfect -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_loop_imperfect_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_loop_imperfect_Pipeline_LOOP_I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_loop_imperfect_Pipeline_LOOP_I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mul_mul_12s_13ns_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mul_mul_12s_13ns_26_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module loop_imperfect_mul_mul_12s_13ns_26_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.loop_imperfect_flow_control_loop...
Compiling module xil_defaultlib.loop_imperfect_loop_imperfect_Pi...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_4ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_5ns...
Compiling module xil_defaultlib.loop_imperfect_mac_muladd_5s_5ns...
Compiling module xil_defaultlib.loop_imperfect_mul_mul_12s_13ns_...
Compiling module xil_defaultlib.loop_imperfect_mul_mul_12s_13ns_...
Compiling module xil_defaultlib.loop_imperfect
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_loop_imperfect_top
Compiling module work.glbl
Built simulation snapshot loop_imperfect

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/loop_imperfect/xsim_script.tcl
# xsim {loop_imperfect} -view {{loop_imperfect_dataflow_ana.wcfg}} -tclbatch {loop_imperfect.tcl} -protoinst {loop_imperfect.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file loop_imperfect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_loop_imperfect_top/AESL_inst_loop_imperfect//AESL_inst_loop_imperfect_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/grp_loop_imperfect_Pipeline_LOOP_I_fu_282/grp_loop_imperfect_Pipeline_LOOP_I_fu_282_activity
Time resolution is 1 ps
open_wave_config loop_imperfect_dataflow_ana.wcfg
source loop_imperfect.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_d0 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_q1 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_address1 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_q0 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_start -into $blocksiggroup
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_done -into $blocksiggroup
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_idle -into $blocksiggroup
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_loop_imperfect_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_imperfect_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_imperfect_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_imperfect_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_loop_imperfect_top/LENGTH_B -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_loop_imperfect_top/B_d0 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/B_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/B_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_loop_imperfect_top/A_q1 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/A_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/A_address1 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/A_q0 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/A_address0 -into $tb_return_group -radix hex
## save_wave_config loop_imperfect.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "278000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302 ns : File "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.autotb.v" Line 274
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 14 07:32:44 2023...
Test passed !
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
