arch = "AArch64"
name = "MP+dmb.sy+ctrl-data-rfi-addr-ctrlisb"
hash = "74cf7bf752d8b19083ebf5f0098f8ffa"
cycle = "Rfi DpAddrdR DpCtrlIsbdR Fre DMB.SYdWW Rfe DpCtrldR DpDatadW"
relax = ""
safe = "Rfi Rfe Fre DMB.SYdWW DpAddrdR DpDatadW DpCtrldR DpCtrlIsbdR"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Rf Fr"
orig = "DMB.SYdWW Rfe DpCtrldR DpDatadW Rfi DpAddrdR DpCtrlIsbdR Fre"
symbolic = ["a", "b", "x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X11 = "x", X9 = "b", X5 = "a", X3 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	CBNZ W0,LC00
LC00:
	LDR W2,[X3]
	EOR W4,W2,W2
	ADD W4,W4,#1
	STR W4,[X5]
	LDR W6,[X5]
	EOR W7,W6,W6
	LDR W8,[X9,W7,SXTW]
	CBNZ W8,LC01
LC01:
	ISB
	LDR W10,[X11]
"""

[final]
expect = "sat"
assertion = "*a = 1 & *x = 1 & *y = 1 & 1:X0 = 1 & 1:X6 = 1 & 1:X10 = 0"
