// Seed: 1986468801
module module_0 (
    output wand  id_0,
    output uwire id_1,
    input  wire  id_2,
    output wire  id_3,
    input  wor   id_4,
    output uwire id_5
);
  assign id_5 = id_4;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    input tri id_6,
    output wand id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    output wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    output uwire id_14,
    input supply0 id_15,
    output supply1 id_16,
    input uwire id_17,
    input tri1 id_18,
    input wire id_19,
    output supply1 id_20,
    output wor id_21,
    input wor id_22,
    output supply1 id_23,
    input tri0 id_24
    , id_34,
    input wor id_25,
    input tri id_26,
    input supply1 id_27
    , id_35,
    input uwire id_28,
    input wor id_29,
    input tri1 id_30,
    input wand id_31,
    input uwire id_32
);
  assign id_11 = "" * !id_13;
  tri1 id_36;
  module_0(
      id_8, id_5, id_0, id_5, id_27, id_3
  ); id_37 :
  assert property (@(posedge 1) id_26) $display(1);
  assign id_36 = id_27;
  wire id_38;
  assign id_11 = 1;
  wire id_39;
  always_latch force id_23 = 1;
endmodule
