"branch","description","forks","issues","name","stars","url"
"master","Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.",93,182,"chipsalliance/verible",475,"https://github.com/chipsalliance/verible"
