$date
	Tue Aug 19 22:05:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_and $end
$var wire 1 ! q_out $end
$var reg 1 " a_in $end
$var reg 1 # b_in $end
$scope module dut $end
$var wire 1 " a_in $end
$var wire 1 # b_in $end
$var wire 1 ! q_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100000
1"
#200000
1#
0"
#300000
1!
1"
#400000
0!
0#
0"
#500000
