
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)


-- Executing script file `run.ys' --

1. Executing Verilog-2005 frontend: sync_arith_unit_12.sv
Parsing SystemVerilog input from `sync_arith_unit_12.sv' to AST representation.
Generating RTLIL representation for module `\ustawienie'.
Generating RTLIL representation for module `\przesuniecie'.
Generating RTLIL representation for module `\porownanie'.
Generating RTLIL representation for module `\konwersja'.
Generating RTLIL representation for module `\sync_arith_unit_12'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \sync_arith_unit_12_rtl
Used module:     \konwersja
Used module:     \porownanie
Used module:     \ustawienie
Used module:     \przesuniecie
Parameter \BITS = 32

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\konwersja'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Parameter \BITS = 32

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\porownanie'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Parameter \BITS = 32

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ustawienie'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Parameter \BITS = 32

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\przesuniecie'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.

2.6. Analyzing design hierarchy..
Top module:  \sync_arith_unit_12_rtl
Used module:     $paramod\konwersja\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\porownanie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000

2.7. Analyzing design hierarchy..
Top module:  \sync_arith_unit_12_rtl
Used module:     $paramod\konwersja\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\porownanie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000
Removing unused module `\sync_arith_unit_12'.
Removing unused module `\konwersja'.
Removing unused module `\porownanie'.
Removing unused module `\przesuniecie'.
Removing unused module `\ustawienie'.
Removed 5 unused modules.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \sync_arith_unit_12_rtl
Used module:     $paramod\konwersja\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\porownanie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000

3.1.2. Analyzing design hierarchy..
Top module:  \sync_arith_unit_12_rtl
Used module:     $paramod\konwersja\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\porownanie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:0$387 in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299 in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_porownanie/porownanie.sv:0$271 in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:0$263 in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$sync_arith_unit_12.sv:0$150 in module sync_arith_unit_12_rtl.
Marked 37 switch rules as full_case in process $proc$sync_arith_unit_12.sv:0$150 in module sync_arith_unit_12_rtl.
Marked 1 switch rules as full_case in process $proc$sync_arith_unit_12.sv:113$261 in module sync_arith_unit_12_rtl.
Removed a total of 1 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 26 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_reset in `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:113$261'.

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~53 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:0$387'.
     1/7: $4\o_error[0:0]
     2/7: $3\o_error[0:0]
     3/7: $3\o_result[31:0]
     4/7: $2\o_error[0:0]
     5/7: $2\o_result[31:0]
     6/7: $1\o_error[0:0]
     7/7: $1\o_result[31:0]
Creating decoders for process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
     1/48: $5\o_result[31:0]
     2/48: $5\tymczasowy_rejestr[31:0]
     3/48: $5$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$297[31:0]$374
     4/48: $5$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$296[31:0]$373
     5/48: $5$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$298[31:0]$375
     6/48: $4\o_result[31:0]
     7/48: $4\tymczasowy_rejestr[31:0]
     8/48: $4$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$294[31:0]$354
     9/48: $4$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$293[31:0]$353
    10/48: $4$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$295[31:0]$355
    11/48: $4$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$298[31:0]$358
    12/48: $4$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$297[31:0]$357
    13/48: $4$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$296[31:0]$356
    14/48: $3\o_result[31:0]
    15/48: $3\tymczasowy_rejestr[31:0]
    16/48: $3$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$291[31:0]$333
    17/48: $3$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$290[31:0]$332
    18/48: $3$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$292[31:0]$334
    19/48: $3$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$298[31:0]$340
    20/48: $3$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$297[31:0]$339
    21/48: $3$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$296[31:0]$338
    22/48: $3$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$295[31:0]$337
    23/48: $3$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$294[31:0]$336
    24/48: $3$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$293[31:0]$335
    25/48: $2\o_error[0:0]
    26/48: $2$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$298[31:0]$330
    27/48: $2$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$297[31:0]$329
    28/48: $2$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$296[31:0]$328
    29/48: $2$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$295[31:0]$327
    30/48: $2$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$294[31:0]$326
    31/48: $2$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$293[31:0]$325
    32/48: $2$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$292[31:0]$324
    33/48: $2$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$291[31:0]$323
    34/48: $2$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$290[31:0]$322
    35/48: $2\tymczasowy_rejestr[31:0]
    36/48: $2\o_result[31:0]
    37/48: $1\o_error[0:0]
    38/48: $1$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$298[31:0]$320
    39/48: $1$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$297[31:0]$319
    40/48: $1$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$296[31:0]$318
    41/48: $1$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$295[31:0]$317
    42/48: $1$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$294[31:0]$316
    43/48: $1$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$293[31:0]$315
    44/48: $1$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$292[31:0]$314
    45/48: $1$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$291[31:0]$313
    46/48: $1$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$290[31:0]$312
    47/48: $1\tymczasowy_rejestr[31:0]
    48/48: $1\o_result[31:0]
Creating decoders for process `$paramod\porownanie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_porownanie/porownanie.sv:0$271'.
     1/5: $5\o_result[0:0]
     2/5: $4\o_result[0:0]
     3/5: $3\o_result[0:0]
     4/5: $2\o_result[0:0]
     5/5: $1\o_result[0:0]
Creating decoders for process `$paramod\konwersja\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:0$263'.
     1/4: $2\o_result[31:0]
     2/4: $2\o_error[0:0]
     3/4: $1\o_result[31:0]
     4/4: $1\o_error[0:0]
Creating decoders for process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
     1/39: $2\flaga_ZEROS[0:0]
     2/39: $2\flaga_NOT_EVEN_ZERO[0:0]
     3/39: $1\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.$result[0:0]$258
     4/39: $32\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$254
     5/39: $31\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$251
     6/39: $30\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$248
     7/39: $29\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$245
     8/39: $28\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$242
     9/39: $27\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$239
    10/39: $26\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$236
    11/39: $25\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$233
    12/39: $24\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$230
    13/39: $23\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$227
    14/39: $22\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$224
    15/39: $21\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$221
    16/39: $20\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$218
    17/39: $19\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$215
    18/39: $18\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$212
    19/39: $17\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$209
    20/39: $16\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$206
    21/39: $15\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$203
    22/39: $14\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$200
    23/39: $13\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$197
    24/39: $12\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$194
    25/39: $11\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$191
    26/39: $10\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$188
    27/39: $9\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$185
    28/39: $8\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$182
    29/39: $7\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$179
    30/39: $6\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$176
    31/39: $5\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$173
    32/39: $4\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$170
    33/39: $3\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$167
    34/39: $2\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$164
    35/39: $1\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$161
    36/39: $1\flaga_ZEROS[0:0]
    37/39: $1\flaga_NOT_EVEN_ZERO[0:0]
    38/39: $1\flaga_ERROR[0:0]
    39/39: $1\wynik[31:0]
Creating decoders for process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:113$261'.
     1/2: $0\o_status[3:0]
     2/2: $0\o_result[31:0]

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.\o_result' from process `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:0$387'.
No latch inferred for signal `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.\o_error' from process `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:0$387'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.\o_result' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.\o_error' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.\tymczasowy_rejestr' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$290' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$291' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:38$292' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$293' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$294' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:44$295' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$mask$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$296' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$data$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$297' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$bitselwrite$sel$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:50$298' from process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
No latch inferred for signal `$paramod\porownanie\BITS=s32'00000000000000000000000000100000.\o_result' from process `$paramod\porownanie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_porownanie/porownanie.sv:0$271'.
No latch inferred for signal `$paramod\konwersja\BITS=s32'00000000000000000000000000100000.\o_result' from process `$paramod\konwersja\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:0$263'.
No latch inferred for signal `$paramod\konwersja\BITS=s32'00000000000000000000000000100000.\o_error' from process `$paramod\konwersja\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:0$263'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\wynik' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\flaga_ERROR' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\flaga_NOT_EVEN_ZERO' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\flaga_ZEROS' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\flaga_OVERFLOW' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.$result' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.result' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
No latch inferred for signal `\sync_arith_unit_12_rtl.\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.i' from process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sync_arith_unit_12_rtl.\o_result' using process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:113$261'.
  created $adff cell `$procdff$1015' with positive edge clock and positive level reset.
Creating register for signal `\sync_arith_unit_12_rtl.\o_status' using process `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:113$261'.
  created $adff cell `$procdff$1016' with positive edge clock and positive level reset.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:0$387'.
Removing empty process `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:0$387'.
Found and cleaned up 5 empty switches in `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
Removing empty process `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$299'.
Found and cleaned up 5 empty switches in `$paramod\porownanie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_porownanie/porownanie.sv:0$271'.
Removing empty process `$paramod\porownanie\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_porownanie/porownanie.sv:0$271'.
Found and cleaned up 2 empty switches in `$paramod\konwersja\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:0$263'.
Removing empty process `$paramod\konwersja\BITS=s32'00000000000000000000000000100000.$proc$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:0$263'.
Found and cleaned up 37 empty switches in `\sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
Removing empty process `sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:0$150'.
Removing empty process `sync_arith_unit_12_rtl.$proc$sync_arith_unit_12.sv:113$261'.
Cleaned up 53 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
<suppressed ~2 debug messages>
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
<suppressed ~8 debug messages>
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
<suppressed ~7 debug messages>
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~72 debug messages>

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
<suppressed ~6 debug messages>
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~2 debug messages>

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 154 unused cells and 528 unused wires.
<suppressed ~168 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\konwersja\BITS=s32'00000000000000000000000000100000...
Checking module $paramod\porownanie\BITS=s32'00000000000000000000000000100000...
Checking module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000...
Checking module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000...
Checking module sync_arith_unit_12_rtl...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
<suppressed ~18 debug messages>
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 15 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$893: \i_arg_A -> { 1'0 \i_arg_A [30:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$884.
    dead port 2/2 on $mux $procmux$890.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$839.
    dead port 1/2 on $mux $procmux$842.
    dead port 1/2 on $mux $procmux$845.
    dead port 1/2 on $mux $procmux$848.
    dead port 1/2 on $mux $procmux$854.
    dead port 1/2 on $mux $procmux$857.
    dead port 1/2 on $mux $procmux$860.
    dead port 1/2 on $mux $procmux$866.
    dead port 1/2 on $mux $procmux$869.
    dead port 1/2 on $mux $procmux$875.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$414.
    dead port 1/2 on $mux $procmux$417.
    dead port 1/2 on $mux $procmux$420.
    dead port 1/2 on $mux $procmux$426.
    dead port 1/2 on $mux $procmux$429.
    dead port 1/2 on $mux $procmux$435.
    dead port 1/2 on $mux $procmux$438.
    dead port 1/2 on $mux $procmux$444.
    dead port 1/2 on $mux $procmux$450.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$462.
    dead port 1/2 on $mux $procmux$465.
    dead port 1/2 on $mux $procmux$468.
    dead port 1/2 on $mux $procmux$471.
    dead port 1/2 on $mux $procmux$537.
    dead port 1/2 on $mux $procmux$540.
    dead port 1/2 on $mux $procmux$543.
    dead port 1/2 on $mux $procmux$633.
    dead port 1/2 on $mux $procmux$636.
    dead port 1/2 on $mux $procmux$732.
    dead port 1/2 on $mux $procmux$798.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 32 multiplexer ports.
<suppressed ~44 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 3 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1016 ($adff) from module sync_arith_unit_12_rtl.

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 8 unused cells and 58 unused wires.
<suppressed ~12 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.8.9. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from wire $paramod\konwersja\BITS=s32'00000000000000000000000000100000.$reduce_or$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:38$266_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:21$389 ($gt).
Removed top 25 bits (of 32) from port B of cell $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:21$391 ($lt).
Removed top 1 bits (of 32) from port B of cell $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$eq$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:28$399 ($eq).
Removed top 25 bits (of 32) from port B of cell $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$ge$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:35$405 ($ge).
Removed top 31 bits (of 32) from port B of cell $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:36$406 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.$le$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:41$409 ($le).
Removed top 26 bits (of 32) from port B of cell $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:32$321 ($gt).
Removed top 1 bits (of 33) from port A of cell $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$neg$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$345 ($neg).
Removed top 31 bits (of 32) from port B of cell $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:49$370 ($gt).
Removed top 25 bits (of 32) from port B of cell $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.$lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:49$371 ($lt).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$165 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$168 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$171 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$174 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$177 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$180 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$183 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$186 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$189 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$192 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$195 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$198 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$201 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$204 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$207 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$210 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$213 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$216 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$219 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$222 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$225 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$228 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$231 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$234 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$237 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$240 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$243 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$246 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$249 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$252 ($add).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$add$sync_arith_unit_12.sv:65$255 ($add).
Removed top 30 bits (of 32) from port A of cell sync_arith_unit_12_rtl.$eq$sync_arith_unit_12.sv:69$257 ($eq).
Removed top 30 bits (of 32) from port B of cell sync_arith_unit_12_rtl.$eq$sync_arith_unit_12.sv:69$257 ($eq).
Removed top 31 bits (of 32) from mux cell sync_arith_unit_12_rtl.$procmux$1001 ($mux).
Removed top 1 bits (of 2) from port B of cell sync_arith_unit_12_rtl.$procmux$1014_CMP0 ($eq).
Removed top 31 bits (of 32) from wire sync_arith_unit_12_rtl.$1\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$161.

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000:
  creating $macc model for $add$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:39$270 ($add).
  creating $alu model for $macc $add$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:39$270.
  creating $alu cell for $add$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_konwersja/konwersja.sv:39$270: $auto$alumacc.cc:485:replace_alu$1025
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000:
  creating $alu model for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_porownanie/porownanie.sv:15$273 ($gt): new $alu
  creating $alu cell for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_porownanie/porownanie.sv:15$273: $auto$alumacc.cc:485:replace_alu$1029
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000:
  creating $alu model for $ge$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:35$405 ($ge): new $alu
  creating $alu model for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:21$389 ($gt): new $alu
  creating $alu model for $le$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:41$409 ($le): new $alu
  creating $alu model for $lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:21$391 ($lt): merged with $ge$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:35$405.
  creating $alu model for $lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:36$406 ($lt): new $alu
  creating $alu cell for $lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:36$406: $auto$alumacc.cc:485:replace_alu$1040
  creating $alu cell for $le$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:41$409: $auto$alumacc.cc:485:replace_alu$1053
  creating $alu cell for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:21$389: $auto$alumacc.cc:485:replace_alu$1068
  creating $alu cell for $ge$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:35$405, $lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:21$391: $auto$alumacc.cc:485:replace_alu$1075
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000:
  creating $macc model for $neg$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$345 ($neg).
  creating $macc cell for $neg$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:0$345: $auto$alumacc.cc:365:replace_macc$1090
  creating $alu model for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:32$321 ($gt): new $alu
  creating $alu model for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:49$370 ($gt): new $alu
  creating $alu model for $lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:49$371 ($lt): new $alu
  creating $alu cell for $lt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:49$371: $auto$alumacc.cc:485:replace_alu$1094
  creating $alu cell for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:49$370: $auto$alumacc.cc:485:replace_alu$1107
  creating $alu cell for $gt$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_ustawienie/ustawienie.sv:32$321: $auto$alumacc.cc:485:replace_alu$1114
  created 3 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module sync_arith_unit_12_rtl:
  creating $macc model for $add$sync_arith_unit_12.sv:65$165 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$168 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$171 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$174 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$177 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$180 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$183 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$186 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$189 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$192 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$195 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$198 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$201 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$204 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$207 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$210 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$213 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$216 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$219 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$222 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$225 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$228 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$231 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$234 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$237 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$240 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$243 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$246 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$249 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$252 ($add).
  creating $macc model for $add$sync_arith_unit_12.sv:65$255 ($add).
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$255.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$252.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$249.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$246.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$243.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$240.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$237.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$234.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$231.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$228.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$225.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$222.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$219.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$216.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$213.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$210.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$207.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$204.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$201.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$198.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$195.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$192.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$189.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$186.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$183.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$180.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$177.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$174.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$171.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$168.
  creating $alu model for $macc $add$sync_arith_unit_12.sv:65$165.
  creating $alu cell for $add$sync_arith_unit_12.sv:65$165: $auto$alumacc.cc:485:replace_alu$1121
  creating $alu cell for $add$sync_arith_unit_12.sv:65$168: $auto$alumacc.cc:485:replace_alu$1124
  creating $alu cell for $add$sync_arith_unit_12.sv:65$171: $auto$alumacc.cc:485:replace_alu$1127
  creating $alu cell for $add$sync_arith_unit_12.sv:65$174: $auto$alumacc.cc:485:replace_alu$1130
  creating $alu cell for $add$sync_arith_unit_12.sv:65$177: $auto$alumacc.cc:485:replace_alu$1133
  creating $alu cell for $add$sync_arith_unit_12.sv:65$180: $auto$alumacc.cc:485:replace_alu$1136
  creating $alu cell for $add$sync_arith_unit_12.sv:65$183: $auto$alumacc.cc:485:replace_alu$1139
  creating $alu cell for $add$sync_arith_unit_12.sv:65$186: $auto$alumacc.cc:485:replace_alu$1142
  creating $alu cell for $add$sync_arith_unit_12.sv:65$189: $auto$alumacc.cc:485:replace_alu$1145
  creating $alu cell for $add$sync_arith_unit_12.sv:65$192: $auto$alumacc.cc:485:replace_alu$1148
  creating $alu cell for $add$sync_arith_unit_12.sv:65$195: $auto$alumacc.cc:485:replace_alu$1151
  creating $alu cell for $add$sync_arith_unit_12.sv:65$198: $auto$alumacc.cc:485:replace_alu$1154
  creating $alu cell for $add$sync_arith_unit_12.sv:65$201: $auto$alumacc.cc:485:replace_alu$1157
  creating $alu cell for $add$sync_arith_unit_12.sv:65$204: $auto$alumacc.cc:485:replace_alu$1160
  creating $alu cell for $add$sync_arith_unit_12.sv:65$207: $auto$alumacc.cc:485:replace_alu$1163
  creating $alu cell for $add$sync_arith_unit_12.sv:65$210: $auto$alumacc.cc:485:replace_alu$1166
  creating $alu cell for $add$sync_arith_unit_12.sv:65$213: $auto$alumacc.cc:485:replace_alu$1169
  creating $alu cell for $add$sync_arith_unit_12.sv:65$216: $auto$alumacc.cc:485:replace_alu$1172
  creating $alu cell for $add$sync_arith_unit_12.sv:65$219: $auto$alumacc.cc:485:replace_alu$1175
  creating $alu cell for $add$sync_arith_unit_12.sv:65$222: $auto$alumacc.cc:485:replace_alu$1178
  creating $alu cell for $add$sync_arith_unit_12.sv:65$225: $auto$alumacc.cc:485:replace_alu$1181
  creating $alu cell for $add$sync_arith_unit_12.sv:65$228: $auto$alumacc.cc:485:replace_alu$1184
  creating $alu cell for $add$sync_arith_unit_12.sv:65$231: $auto$alumacc.cc:485:replace_alu$1187
  creating $alu cell for $add$sync_arith_unit_12.sv:65$234: $auto$alumacc.cc:485:replace_alu$1190
  creating $alu cell for $add$sync_arith_unit_12.sv:65$237: $auto$alumacc.cc:485:replace_alu$1193
  creating $alu cell for $add$sync_arith_unit_12.sv:65$240: $auto$alumacc.cc:485:replace_alu$1196
  creating $alu cell for $add$sync_arith_unit_12.sv:65$243: $auto$alumacc.cc:485:replace_alu$1199
  creating $alu cell for $add$sync_arith_unit_12.sv:65$246: $auto$alumacc.cc:485:replace_alu$1202
  creating $alu cell for $add$sync_arith_unit_12.sv:65$249: $auto$alumacc.cc:485:replace_alu$1205
  creating $alu cell for $add$sync_arith_unit_12.sv:65$252: $auto$alumacc.cc:485:replace_alu$1208
  creating $alu cell for $add$sync_arith_unit_12.sv:65$255: $auto$alumacc.cc:485:replace_alu$1211
  created 31 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 1 unused cells and 11 unused wires.
<suppressed ~5 debug messages>

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.14.9. Rerunning OPT passes. (Maybe there is more to do..)

3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 0 changes.

3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.14.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.14.16. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
<suppressed ~3 debug messages>
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
<suppressed ~37 debug messages>
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
<suppressed ~6 debug messages>
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~127 debug messages>

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 48 unused cells and 99 unused wires.
<suppressed ~53 debug messages>

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
    Consolidated identical input bits for $mux cell $procmux$893:
      Old ports: A={ 1'0 \i_arg_A [30:0] }, B={ 31'0000000000000000000000000000001 $2\o_result[31:0] [0] }, Y=\o_result
      New ports: A=\i_arg_A [30:0], B={ 30'000000000000000000000000000001 $2\o_result[31:0] [0] }, Y=\o_result [30:0]
      New connections: \o_result [31] = 1'0
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
    Consolidated identical input bits for $mux cell $ternary$/home/ania/Pulpit/Studia/SCK/SCK_23Z/anna_dziezyk_sck23z_projekt_indywidualny/WORK/Verilog_modul_przesuniecie/przesuniecie.sv:36$407:
      Old ports: A=31'1111111111111111111111111111111, B=31'0000000000000000000000000000000, Y=$3\o_result[31:0] [30:0]
      New ports: A=1'1, B=1'0, Y=$3\o_result[31:0] [0]
      New connections: $3\o_result[31:0] [30:1] = { $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] $3\o_result[31:0] [0] }
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$998:
      Old ports: A={ 30'000000000000000000000000000000 $add$sync_arith_unit_12.sv:65$165_Y [1:0] }, B={ 31'0000000000000000000000000000000 $1\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$161 }, Y=$2\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$164
      New ports: A=$add$sync_arith_unit_12.sv:65$165_Y [1:0], B={ 1'0 $1\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$161 }, Y=$2\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$164 [1:0]
      New connections: $2\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$164 [31:2] = 30'000000000000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 3 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~117 debug messages>

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$995:
      Old ports: A=$add$sync_arith_unit_12.sv:65$168_Y, B={ 30'000000000000000000000000000000 $2\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$164 [1:0] }, Y=$3\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$167
      New ports: A=$add$sync_arith_unit_12.sv:65$168_Y [2:0], B={ 1'0 $2\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$164 [1:0] }, Y=$3\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$167 [2:0]
      New connections: $3\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$167 [31:3] = 29'00000000000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~113 debug messages>

3.19.18. Rerunning OPT passes. (Maybe there is more to do..)

3.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$992:
      Old ports: A=$add$sync_arith_unit_12.sv:65$171_Y, B={ 29'00000000000000000000000000000 $3\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$167 [2:0] }, Y=$4\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$170
      New ports: A=$add$sync_arith_unit_12.sv:65$171_Y [3:0], B={ 1'0 $3\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$167 [2:0] }, Y=$4\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$170 [3:0]
      New connections: $4\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$170 [31:4] = 28'0000000000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.22. Executing OPT_SHARE pass.

3.19.23. Executing OPT_DFF pass (perform DFF optimizations).

3.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

3.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~109 debug messages>

3.19.26. Rerunning OPT passes. (Maybe there is more to do..)

3.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$989:
      Old ports: A=$add$sync_arith_unit_12.sv:65$174_Y, B={ 28'0000000000000000000000000000 $4\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$170 [3:0] }, Y=$5\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$173
      New ports: A=$add$sync_arith_unit_12.sv:65$174_Y [4:0], B={ 1'0 $4\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$170 [3:0] }, Y=$5\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$173 [4:0]
      New connections: $5\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$173 [31:5] = 27'000000000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.30. Executing OPT_SHARE pass.

3.19.31. Executing OPT_DFF pass (perform DFF optimizations).

3.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

3.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~105 debug messages>

3.19.34. Rerunning OPT passes. (Maybe there is more to do..)

3.19.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$986:
      Old ports: A=$add$sync_arith_unit_12.sv:65$177_Y, B={ 27'000000000000000000000000000 $5\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$173 [4:0] }, Y=$6\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$176
      New ports: A=$add$sync_arith_unit_12.sv:65$177_Y [5:0], B={ 1'0 $5\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$173 [4:0] }, Y=$6\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$176 [5:0]
      New connections: $6\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$176 [31:6] = 26'00000000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.38. Executing OPT_SHARE pass.

3.19.39. Executing OPT_DFF pass (perform DFF optimizations).

3.19.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

3.19.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~101 debug messages>

3.19.42. Rerunning OPT passes. (Maybe there is more to do..)

3.19.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$983:
      Old ports: A=$add$sync_arith_unit_12.sv:65$180_Y, B={ 26'00000000000000000000000000 $6\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$176 [5:0] }, Y=$7\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$179
      New ports: A=$add$sync_arith_unit_12.sv:65$180_Y [6:0], B={ 1'0 $6\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$176 [5:0] }, Y=$7\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$179 [6:0]
      New connections: $7\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$179 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.46. Executing OPT_SHARE pass.

3.19.47. Executing OPT_DFF pass (perform DFF optimizations).

3.19.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

3.19.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~97 debug messages>

3.19.50. Rerunning OPT passes. (Maybe there is more to do..)

3.19.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$980:
      Old ports: A=$add$sync_arith_unit_12.sv:65$183_Y, B={ 25'0000000000000000000000000 $7\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$179 [6:0] }, Y=$8\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$182
      New ports: A=$add$sync_arith_unit_12.sv:65$183_Y [7:0], B={ 1'0 $7\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$179 [6:0] }, Y=$8\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$182 [7:0]
      New connections: $8\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$182 [31:8] = 24'000000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.54. Executing OPT_SHARE pass.

3.19.55. Executing OPT_DFF pass (perform DFF optimizations).

3.19.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

3.19.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~93 debug messages>

3.19.58. Rerunning OPT passes. (Maybe there is more to do..)

3.19.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$977:
      Old ports: A=$add$sync_arith_unit_12.sv:65$186_Y, B={ 24'000000000000000000000000 $8\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$182 [7:0] }, Y=$9\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$185
      New ports: A=$add$sync_arith_unit_12.sv:65$186_Y [8:0], B={ 1'0 $8\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$182 [7:0] }, Y=$9\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$185 [8:0]
      New connections: $9\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$185 [31:9] = 23'00000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.62. Executing OPT_SHARE pass.

3.19.63. Executing OPT_DFF pass (perform DFF optimizations).

3.19.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

3.19.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~89 debug messages>

3.19.66. Rerunning OPT passes. (Maybe there is more to do..)

3.19.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$974:
      Old ports: A=$add$sync_arith_unit_12.sv:65$189_Y, B={ 23'00000000000000000000000 $9\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$185 [8:0] }, Y=$10\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$188
      New ports: A=$add$sync_arith_unit_12.sv:65$189_Y [9:0], B={ 1'0 $9\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$185 [8:0] }, Y=$10\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$188 [9:0]
      New connections: $10\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$188 [31:10] = 22'0000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.70. Executing OPT_SHARE pass.

3.19.71. Executing OPT_DFF pass (perform DFF optimizations).

3.19.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

3.19.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~85 debug messages>

3.19.74. Rerunning OPT passes. (Maybe there is more to do..)

3.19.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$971:
      Old ports: A=$add$sync_arith_unit_12.sv:65$192_Y, B={ 22'0000000000000000000000 $10\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$188 [9:0] }, Y=$11\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$191
      New ports: A=$add$sync_arith_unit_12.sv:65$192_Y [10:0], B={ 1'0 $10\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$188 [9:0] }, Y=$11\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$191 [10:0]
      New connections: $11\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$191 [31:11] = 21'000000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.78. Executing OPT_SHARE pass.

3.19.79. Executing OPT_DFF pass (perform DFF optimizations).

3.19.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

3.19.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~81 debug messages>

3.19.82. Rerunning OPT passes. (Maybe there is more to do..)

3.19.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$968:
      Old ports: A=$add$sync_arith_unit_12.sv:65$195_Y, B={ 21'000000000000000000000 $11\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$191 [10:0] }, Y=$12\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$194
      New ports: A=$add$sync_arith_unit_12.sv:65$195_Y [11:0], B={ 1'0 $11\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$191 [10:0] }, Y=$12\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$194 [11:0]
      New connections: $12\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$194 [31:12] = 20'00000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.86. Executing OPT_SHARE pass.

3.19.87. Executing OPT_DFF pass (perform DFF optimizations).

3.19.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

3.19.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~77 debug messages>

3.19.90. Rerunning OPT passes. (Maybe there is more to do..)

3.19.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$965:
      Old ports: A=$add$sync_arith_unit_12.sv:65$198_Y, B={ 20'00000000000000000000 $12\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$194 [11:0] }, Y=$13\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$197
      New ports: A=$add$sync_arith_unit_12.sv:65$198_Y [12:0], B={ 1'0 $12\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$194 [11:0] }, Y=$13\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$197 [12:0]
      New connections: $13\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$197 [31:13] = 19'0000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.94. Executing OPT_SHARE pass.

3.19.95. Executing OPT_DFF pass (perform DFF optimizations).

3.19.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

3.19.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~73 debug messages>

3.19.98. Rerunning OPT passes. (Maybe there is more to do..)

3.19.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$962:
      Old ports: A=$add$sync_arith_unit_12.sv:65$201_Y, B={ 19'0000000000000000000 $13\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$197 [12:0] }, Y=$14\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$200
      New ports: A=$add$sync_arith_unit_12.sv:65$201_Y [13:0], B={ 1'0 $13\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$197 [12:0] }, Y=$14\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$200 [13:0]
      New connections: $14\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$200 [31:14] = 18'000000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.102. Executing OPT_SHARE pass.

3.19.103. Executing OPT_DFF pass (perform DFF optimizations).

3.19.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

3.19.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~69 debug messages>

3.19.106. Rerunning OPT passes. (Maybe there is more to do..)

3.19.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$959:
      Old ports: A=$add$sync_arith_unit_12.sv:65$204_Y, B={ 18'000000000000000000 $14\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$200 [13:0] }, Y=$15\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$203
      New ports: A=$add$sync_arith_unit_12.sv:65$204_Y [14:0], B={ 1'0 $14\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$200 [13:0] }, Y=$15\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$203 [14:0]
      New connections: $15\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$203 [31:15] = 17'00000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.110. Executing OPT_SHARE pass.

3.19.111. Executing OPT_DFF pass (perform DFF optimizations).

3.19.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

3.19.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~65 debug messages>

3.19.114. Rerunning OPT passes. (Maybe there is more to do..)

3.19.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$956:
      Old ports: A=$add$sync_arith_unit_12.sv:65$207_Y, B={ 17'00000000000000000 $15\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$203 [14:0] }, Y=$16\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$206
      New ports: A=$add$sync_arith_unit_12.sv:65$207_Y [15:0], B={ 1'0 $15\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$203 [14:0] }, Y=$16\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$206 [15:0]
      New connections: $16\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$206 [31:16] = 16'0000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.118. Executing OPT_SHARE pass.

3.19.119. Executing OPT_DFF pass (perform DFF optimizations).

3.19.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

3.19.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~61 debug messages>

3.19.122. Rerunning OPT passes. (Maybe there is more to do..)

3.19.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$953:
      Old ports: A=$add$sync_arith_unit_12.sv:65$210_Y, B={ 16'0000000000000000 $16\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$206 [15:0] }, Y=$17\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$209
      New ports: A=$add$sync_arith_unit_12.sv:65$210_Y [16:0], B={ 1'0 $16\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$206 [15:0] }, Y=$17\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$209 [16:0]
      New connections: $17\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$209 [31:17] = 15'000000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.126. Executing OPT_SHARE pass.

3.19.127. Executing OPT_DFF pass (perform DFF optimizations).

3.19.128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

3.19.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~57 debug messages>

3.19.130. Rerunning OPT passes. (Maybe there is more to do..)

3.19.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$950:
      Old ports: A=$add$sync_arith_unit_12.sv:65$213_Y, B={ 15'000000000000000 $17\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$209 [16:0] }, Y=$18\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$212
      New ports: A=$add$sync_arith_unit_12.sv:65$213_Y [17:0], B={ 1'0 $17\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$209 [16:0] }, Y=$18\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$212 [17:0]
      New connections: $18\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$212 [31:18] = 14'00000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.134. Executing OPT_SHARE pass.

3.19.135. Executing OPT_DFF pass (perform DFF optimizations).

3.19.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

3.19.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~53 debug messages>

3.19.138. Rerunning OPT passes. (Maybe there is more to do..)

3.19.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$947:
      Old ports: A=$add$sync_arith_unit_12.sv:65$216_Y, B={ 14'00000000000000 $18\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$212 [17:0] }, Y=$19\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$215
      New ports: A=$add$sync_arith_unit_12.sv:65$216_Y [18:0], B={ 1'0 $18\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$212 [17:0] }, Y=$19\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$215 [18:0]
      New connections: $19\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$215 [31:19] = 13'0000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.142. Executing OPT_SHARE pass.

3.19.143. Executing OPT_DFF pass (perform DFF optimizations).

3.19.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

3.19.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~49 debug messages>

3.19.146. Rerunning OPT passes. (Maybe there is more to do..)

3.19.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$944:
      Old ports: A=$add$sync_arith_unit_12.sv:65$219_Y, B={ 13'0000000000000 $19\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$215 [18:0] }, Y=$20\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$218
      New ports: A=$add$sync_arith_unit_12.sv:65$219_Y [19:0], B={ 1'0 $19\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$215 [18:0] }, Y=$20\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$218 [19:0]
      New connections: $20\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$218 [31:20] = 12'000000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.150. Executing OPT_SHARE pass.

3.19.151. Executing OPT_DFF pass (perform DFF optimizations).

3.19.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

3.19.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~45 debug messages>

3.19.154. Rerunning OPT passes. (Maybe there is more to do..)

3.19.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$941:
      Old ports: A=$add$sync_arith_unit_12.sv:65$222_Y, B={ 12'000000000000 $20\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$218 [19:0] }, Y=$21\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$221
      New ports: A=$add$sync_arith_unit_12.sv:65$222_Y [20:0], B={ 1'0 $20\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$218 [19:0] }, Y=$21\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$221 [20:0]
      New connections: $21\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$221 [31:21] = 11'00000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.158. Executing OPT_SHARE pass.

3.19.159. Executing OPT_DFF pass (perform DFF optimizations).

3.19.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

3.19.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~41 debug messages>

3.19.162. Rerunning OPT passes. (Maybe there is more to do..)

3.19.163. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.164. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$938:
      Old ports: A=$add$sync_arith_unit_12.sv:65$225_Y, B={ 11'00000000000 $21\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$221 [20:0] }, Y=$22\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$224
      New ports: A=$add$sync_arith_unit_12.sv:65$225_Y [21:0], B={ 1'0 $21\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$221 [20:0] }, Y=$22\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$224 [21:0]
      New connections: $22\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$224 [31:22] = 10'0000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.166. Executing OPT_SHARE pass.

3.19.167. Executing OPT_DFF pass (perform DFF optimizations).

3.19.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

3.19.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~37 debug messages>

3.19.170. Rerunning OPT passes. (Maybe there is more to do..)

3.19.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.172. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$935:
      Old ports: A=$add$sync_arith_unit_12.sv:65$228_Y, B={ 10'0000000000 $22\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$224 [21:0] }, Y=$23\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$227
      New ports: A=$add$sync_arith_unit_12.sv:65$228_Y [22:0], B={ 1'0 $22\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$224 [21:0] }, Y=$23\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$227 [22:0]
      New connections: $23\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$227 [31:23] = 9'000000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.174. Executing OPT_SHARE pass.

3.19.175. Executing OPT_DFF pass (perform DFF optimizations).

3.19.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

3.19.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~33 debug messages>

3.19.178. Rerunning OPT passes. (Maybe there is more to do..)

3.19.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$932:
      Old ports: A=$add$sync_arith_unit_12.sv:65$231_Y, B={ 9'000000000 $23\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$227 [22:0] }, Y=$24\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$230
      New ports: A=$add$sync_arith_unit_12.sv:65$231_Y [23:0], B={ 1'0 $23\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$227 [22:0] }, Y=$24\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$230 [23:0]
      New connections: $24\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$230 [31:24] = 8'00000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.182. Executing OPT_SHARE pass.

3.19.183. Executing OPT_DFF pass (perform DFF optimizations).

3.19.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.19.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~29 debug messages>

3.19.186. Rerunning OPT passes. (Maybe there is more to do..)

3.19.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$929:
      Old ports: A=$add$sync_arith_unit_12.sv:65$234_Y, B={ 8'00000000 $24\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$230 [23:0] }, Y=$25\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$233
      New ports: A=$add$sync_arith_unit_12.sv:65$234_Y [24:0], B={ 1'0 $24\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$230 [23:0] }, Y=$25\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$233 [24:0]
      New connections: $25\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$233 [31:25] = 7'0000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.190. Executing OPT_SHARE pass.

3.19.191. Executing OPT_DFF pass (perform DFF optimizations).

3.19.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

3.19.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~25 debug messages>

3.19.194. Rerunning OPT passes. (Maybe there is more to do..)

3.19.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$926:
      Old ports: A=$add$sync_arith_unit_12.sv:65$237_Y, B={ 7'0000000 $25\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$233 [24:0] }, Y=$26\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$236
      New ports: A=$add$sync_arith_unit_12.sv:65$237_Y [25:0], B={ 1'0 $25\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$233 [24:0] }, Y=$26\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$236 [25:0]
      New connections: $26\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$236 [31:26] = 6'000000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.198. Executing OPT_SHARE pass.

3.19.199. Executing OPT_DFF pass (perform DFF optimizations).

3.19.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.19.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~21 debug messages>

3.19.202. Rerunning OPT passes. (Maybe there is more to do..)

3.19.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$923:
      Old ports: A=$add$sync_arith_unit_12.sv:65$240_Y, B={ 6'000000 $26\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$236 [25:0] }, Y=$27\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$239
      New ports: A=$add$sync_arith_unit_12.sv:65$240_Y [26:0], B={ 1'0 $26\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$236 [25:0] }, Y=$27\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$239 [26:0]
      New connections: $27\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$239 [31:27] = 5'00000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.206. Executing OPT_SHARE pass.

3.19.207. Executing OPT_DFF pass (perform DFF optimizations).

3.19.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

3.19.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~17 debug messages>

3.19.210. Rerunning OPT passes. (Maybe there is more to do..)

3.19.211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$920:
      Old ports: A=$add$sync_arith_unit_12.sv:65$243_Y, B={ 5'00000 $27\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$239 [26:0] }, Y=$28\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$242
      New ports: A=$add$sync_arith_unit_12.sv:65$243_Y [27:0], B={ 1'0 $27\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$239 [26:0] }, Y=$28\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$242 [27:0]
      New connections: $28\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$242 [31:28] = 4'0000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.214. Executing OPT_SHARE pass.

3.19.215. Executing OPT_DFF pass (perform DFF optimizations).

3.19.216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.19.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~13 debug messages>

3.19.218. Rerunning OPT passes. (Maybe there is more to do..)

3.19.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$917:
      Old ports: A=$add$sync_arith_unit_12.sv:65$246_Y, B={ 4'0000 $28\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$242 [27:0] }, Y=$29\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$245
      New ports: A=$add$sync_arith_unit_12.sv:65$246_Y [28:0], B={ 1'0 $28\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$242 [27:0] }, Y=$29\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$245 [28:0]
      New connections: $29\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$245 [31:29] = 3'000
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.222. Executing OPT_SHARE pass.

3.19.223. Executing OPT_DFF pass (perform DFF optimizations).

3.19.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.19.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~9 debug messages>

3.19.226. Rerunning OPT passes. (Maybe there is more to do..)

3.19.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$914:
      Old ports: A=$add$sync_arith_unit_12.sv:65$249_Y, B={ 3'000 $29\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$245 [28:0] }, Y=$30\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$248
      New ports: A=$add$sync_arith_unit_12.sv:65$249_Y [29:0], B={ 1'0 $29\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$245 [28:0] }, Y=$30\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$248 [29:0]
      New connections: $30\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$248 [31:30] = 2'00
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.230. Executing OPT_SHARE pass.

3.19.231. Executing OPT_DFF pass (perform DFF optimizations).

3.19.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.19.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~5 debug messages>

3.19.234. Rerunning OPT passes. (Maybe there is more to do..)

3.19.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
    Consolidated identical input bits for $mux cell $procmux$911:
      Old ports: A=$add$sync_arith_unit_12.sv:65$252_Y, B={ 2'00 $30\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$248 [29:0] }, Y=$31\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$251
      New ports: A=$add$sync_arith_unit_12.sv:65$252_Y [30:0], B={ 1'0 $30\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$248 [29:0] }, Y=$31\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$251 [30:0]
      New connections: $31\IS_ODD_ZEROS$func$sync_arith_unit_12.sv:103$149.count_zeros[31:0]$251 [31] = 1'0
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 1 changes.

3.19.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.238. Executing OPT_SHARE pass.

3.19.239. Executing OPT_DFF pass (perform DFF optimizations).

3.19.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.19.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.19.242. Rerunning OPT passes. (Maybe there is more to do..)

3.19.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sync_arith_unit_12_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

3.19.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
  Optimizing cells in module \sync_arith_unit_12_rtl.
Performed a total of 0 changes.

3.19.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.19.246. Executing OPT_SHARE pass.

3.19.247. Executing OPT_DFF pass (perform DFF optimizations).

3.19.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..

3.19.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.19.250. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_90_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_90_alu for cells of type $alu.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_90_alu for cells of type $alu.
Using template $paramod$12350b8c8422a70d10b7db4eaae1202a7148b784\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$4e6ee5eb737cf7428f8e246e911ae1dac9ae2979\_90_alu for cells of type $alu.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_90_alu for cells of type $alu.
Using template $paramod$950cc9f9d9b07c09d0ee4a231126f2c8a3c4f78a\_90_alu for cells of type $alu.
Using template $paramod$e161c1674351796cd6dd381e70ff05458bfe7755\_90_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_90_alu for cells of type $alu.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_90_alu for cells of type $alu.
Using template $paramod$6412f7f13655de512a17af2c71a87b50b4a57324\_90_alu for cells of type $alu.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$4868d58a04723871777326409a611fa912defcd8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$f02bbbf710bba6238f4bdfa41b3051acfe2064a8\_90_alu for cells of type $alu.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_90_alu for cells of type $alu.
Using template $paramod$88ebedc0964674c5b2e447c66b33a42fc7e7abe0\_90_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_90_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:5aa0ddb17ee71ceaef049a2b0a6dc25a7ff63a5d$paramod$edbf276777548c048bd39d4ba174f1a94fb7b993\_90_shift_shiftx for cells of type $shift.
Using template $paramod$42716ac05bbdeebe0400af26a1bdce4a3275bbe4\_90_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:242b627afe103543f7f0c11316d507e5915e0dfb$paramod$edbf276777548c048bd39d4ba174f1a94fb7b993\_90_shift_shiftx'.

3.20.198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:242b627afe103543f7f0c11316d507e5915e0dfb$paramod$edbf276777548c048bd39d4ba174f1a94fb7b993\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$11044.
    dead port 2/2 on $mux $procmux$11038.
    dead port 2/2 on $mux $procmux$11032.
    dead port 2/2 on $mux $procmux$11026.
    dead port 2/2 on $mux $procmux$11020.
    dead port 2/2 on $mux $procmux$11014.
Removed 6 multiplexer ports.
<suppressed ~7188 debug messages>

3.20.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:242b627afe103543f7f0c11316d507e5915e0dfb$paramod$edbf276777548c048bd39d4ba174f1a94fb7b993\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:242b627afe103543f7f0c11316d507e5915e0dfb$paramod$edbf276777548c048bd39d4ba174f1a94fb7b993\_90_shift_shiftx for cells of type $shift.
Using extmapper maccmap for cells of type $macc.
  sub \i_arg_B (32 bits, signed)
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod$7b00947614a4c48e09c066dca449366ddfa907a5\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$f8a6207879d6cc99fe31d4cabe6b950913004dbf\_90_alu for cells of type $alu.
Using template $paramod$constmap:b9a86d073741c2a0f7bb241e73c2dd11747f3288$paramod$68cda4827d9bf67b5acfa4064514e615ba56e1a8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1866 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
<suppressed ~9 debug messages>
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
<suppressed ~35 debug messages>
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
<suppressed ~869 debug messages>
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
<suppressed ~1164 debug messages>
Optimizing module sync_arith_unit_12_rtl.
<suppressed ~3016 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
<suppressed ~594 debug messages>
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
<suppressed ~261 debug messages>
Finding identical cells in module `\sync_arith_unit_12_rtl'.
<suppressed ~93 debug messages>
Removed a total of 316 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 855 unused cells and 2987 unused wires.
<suppressed ~860 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 98 wires to a netlist network with 32 inputs and 32 outputs.

3.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:       31
ABC RESULTS:            ANDNOT cells:       30
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

3.22.2. Extracting gate netlist of module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 228 gates and 292 wires to a netlist network with 64 inputs and 1 outputs.

3.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.2.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        6
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:                OR cells:       33
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       72
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               XOR cells:       11
ABC RESULTS:        internal signals:      227
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.3. Extracting gate netlist of module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 603 gates and 668 wires to a netlist network with 64 inputs and 33 outputs.

3.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:       29
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOT cells:        7
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:               MUX cells:      192
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:      134
ABC RESULTS:            ANDNOT cells:       53
ABC RESULTS:        internal signals:      571
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       33
Removing temp directory.

3.22.4. Extracting gate netlist of module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 468 gates and 533 wires to a netlist network with 64 inputs and 33 outputs.

3.22.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.4.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               XOR cells:       56
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:            ANDNOT cells:       61
ABC RESULTS:               NOT cells:       43
ABC RESULTS:                OR cells:      166
ABC RESULTS:               MUX cells:       65
ABC RESULTS:        internal signals:      436
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       33
Removing temp directory.

3.22.5. Extracting gate netlist of module `\sync_arith_unit_12_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 1964 gates and 2067 wires to a netlist network with 102 inputs and 35 outputs.

3.22.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:       58
ABC RESULTS:               NOT cells:       67
ABC RESULTS:              NAND cells:       29
ABC RESULTS:              XNOR cells:       83
ABC RESULTS:               XOR cells:      437
ABC RESULTS:               MUX cells:      490
ABC RESULTS:               NOR cells:      184
ABC RESULTS:            ANDNOT cells:      453
ABC RESULTS:                OR cells:      359
ABC RESULTS:        internal signals:     1930
ABC RESULTS:           input signals:      102
ABC RESULTS:          output signals:       35
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\konwersja\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\porownanie\BITS=s32'00000000000000000000000000100000.
Optimizing module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000.
<suppressed ~129 debug messages>
Optimizing module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000.
Optimizing module sync_arith_unit_12_rtl.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Finding identical cells in module `\sync_arith_unit_12_rtl'.
Removed a total of 0 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 1261 unused wires.
<suppressed ~5 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).

3.24.1. Analyzing design hierarchy..
Top module:  \sync_arith_unit_12_rtl
Used module:     $paramod\konwersja\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\porownanie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000

3.24.2. Analyzing design hierarchy..
Top module:  \sync_arith_unit_12_rtl
Used module:     $paramod\konwersja\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\porownanie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000
Used module:     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000
Removed 0 unused modules.

3.25. Printing statistics.

=== $paramod\konwersja\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                 36
   Number of wire bits:            128
   Number of public wires:           6
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 62
     $_ANDNOT_                      30
     $_MUX_                          1
     $_OR_                          31

=== $paramod\porownanie\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                154
   Number of wire bits:            216
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                152
     $_ANDNOT_                      72
     $_AND_                          1
     $_NOR_                          6
     $_ORNOT_                        8
     $_OR_                          33
     $_XNOR_                        21
     $_XOR_                         11

=== $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                428
   Number of wire bits:            521
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                457
     $_ANDNOT_                      53
     $_AND_                          3
     $_MUX_                        192
     $_NAND_                        29
     $_NOR_                          3
     $_NOT_                          7
     $_ORNOT_                       34
     $_OR_                         134
     $_XNOR_                         1
     $_XOR_                          1

=== $paramod\ustawienie\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                382
   Number of wire bits:            475
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                410
     $_ANDNOT_                      61
     $_AND_                          1
     $_MUX_                         65
     $_NAND_                         3
     $_NOR_                          8
     $_NOT_                         43
     $_ORNOT_                        5
     $_OR_                         166
     $_XNOR_                         2
     $_XOR_                         56

=== sync_arith_unit_12_rtl ===

   Number of wires:               2150
   Number of wire bits:           2464
   Number of public wires:          22
   Number of public wire bits:     336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2202
     $_ANDNOT_                     453
     $_AND_                          3
     $_DFF_PP0_                     35
     $_MUX_                        490
     $_NAND_                        29
     $_NOR_                        184
     $_NOT_                         67
     $_ORNOT_                       58
     $_OR_                         359
     $_XNOR_                        83
     $_XOR_                        437
     $paramod\konwersja\BITS=s32'00000000000000000000000000100000      1
     $paramod\porownanie\BITS=s32'00000000000000000000000000100000      1
     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000      1
     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000      1

=== design hierarchy ===

   sync_arith_unit_12_rtl            1
     $paramod\konwersja\BITS=s32'00000000000000000000000000100000      1
     $paramod\porownanie\BITS=s32'00000000000000000000000000100000      1
     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000      1
     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000      1

   Number of wires:               3150
   Number of wire bits:           3804
   Number of public wires:          40
   Number of public wire bits:     694
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3279
     $_ANDNOT_                     669
     $_AND_                          8
     $_DFF_PP0_                     35
     $_MUX_                        748
     $_NAND_                        61
     $_NOR_                        201
     $_NOT_                        117
     $_ORNOT_                      105
     $_OR_                         723
     $_XNOR_                       107
     $_XOR_                        505

3.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\konwersja\BITS=s32'00000000000000000000000000100000...
Checking module $paramod\porownanie\BITS=s32'00000000000000000000000000100000...
Checking module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000...
Checking module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000...
Checking module sync_arith_unit_12_rtl...
Found and reported 0 problems.

4. Executing ABC pass (technology mapping using ABC).

4.1. Extracting gate netlist of module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 62 gates and 94 wires to a netlist network with 32 inputs and 32 outputs.

4.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.1.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       29
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:       35
ABC RESULTS:        internal signals:       30
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

4.2. Extracting gate netlist of module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 152 gates and 216 wires to a netlist network with 64 inputs and 1 outputs.

4.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.2.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       11
ABC RESULTS:               NOT cells:       16
ABC RESULTS:               AND cells:       60
ABC RESULTS:                OR cells:       81
ABC RESULTS:        internal signals:      151
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:        1
Removing temp directory.

4.3. Extracting gate netlist of module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 457 gates and 521 wires to a netlist network with 64 inputs and 33 outputs.

4.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      383
ABC RESULTS:                OR cells:      321
ABC RESULTS:               NOT cells:       14
ABC RESULTS:        internal signals:      424
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       33
Removing temp directory.

4.4. Extracting gate netlist of module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000' to `<abc-temp-dir>/input.blif'..
Extracted 410 gates and 474 wires to a netlist network with 64 inputs and 33 outputs.

4.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.4.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               NOT cells:       48
ABC RESULTS:               AND cells:       89
ABC RESULTS:                OR cells:       88
ABC RESULTS:        internal signals:      377
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       33
Removing temp directory.

4.5. Extracting gate netlist of module `\sync_arith_unit_12_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 2163 gates and 2265 wires to a netlist network with 102 inputs and 35 outputs.

4.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.5.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       43
ABC RESULTS:               NOT cells:       37
ABC RESULTS:               AND cells:      137
ABC RESULTS:                OR cells:      115
ABC RESULTS:        internal signals:     2128
ABC RESULTS:           input signals:      102
ABC RESULTS:          output signals:       35
Removing temp directory.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\konwersja\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\porownanie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ustawienie\BITS=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \sync_arith_unit_12_rtl..
Removed 0 unused cells and 3570 unused wires.
<suppressed ~5 debug messages>

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `$paramod\konwersja\BITS=s32'00000000000000000000000000100000'.
Dumping module `$paramod\porownanie\BITS=s32'00000000000000000000000000100000'.
Dumping module `$paramod\przesuniecie\BITS=s32'00000000000000000000000000100000'.
Dumping module `$paramod\ustawienie\BITS=s32'00000000000000000000000000100000'.
Dumping module `\sync_arith_unit_12_rtl'.

7. Printing statistics.

=== $paramod\konwersja\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                 44
   Number of wire bits:            136
   Number of public wires:           6
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $_AND_                         35
     $_NOT_                          6
     $_OR_                          29

   Estimated number of transistors:        396

=== $paramod\porownanie\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                170
   Number of wire bits:            232
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                168
     $_AND_                         60
     $_NOT_                         16
     $_OR_                          81
     $_XOR_                         11

   Estimated number of transistors:       1010

=== $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                689
   Number of wire bits:            782
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                718
     $_AND_                        383
     $_NOT_                         14
     $_OR_                         321

   Estimated number of transistors:       4252

=== $paramod\ustawienie\BITS=s32'00000000000000000000000000100000 ===

   Number of wires:                200
   Number of wire bits:            293
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                228
     $_AND_                         89
     $_NOT_                         48
     $_OR_                          88
     $_XOR_                          3

   Estimated number of transistors:       1194

=== sync_arith_unit_12_rtl ===

   Number of wires:                319
   Number of wire bits:            633
   Number of public wires:          22
   Number of public wire bits:     336
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                371
     $_AND_                        137
     $_DFF_PP0_                     35
     $_NOT_                         37
     $_OR_                         115
     $_XOR_                         43
     $paramod\konwersja\BITS=s32'00000000000000000000000000100000      1
     $paramod\porownanie\BITS=s32'00000000000000000000000000100000      1
     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000      1
     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000      1

   Estimated number of transistors:       2102+

=== design hierarchy ===

   sync_arith_unit_12_rtl            1
     $paramod\konwersja\BITS=s32'00000000000000000000000000100000      1
     $paramod\porownanie\BITS=s32'00000000000000000000000000100000      1
     $paramod\przesuniecie\BITS=s32'00000000000000000000000000100000      1
     $paramod\ustawienie\BITS=s32'00000000000000000000000000100000      1

   Number of wires:               1422
   Number of wire bits:           2076
   Number of public wires:          40
   Number of public wire bits:     694
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1551
     $_AND_                        704
     $_DFF_PP0_                     35
     $_NOT_                        121
     $_OR_                         634
     $_XOR_                         57

   Estimated number of transistors:       8954+

End of script. Logfile hash: f0d69b1e90, CPU: user 2.92s system 0.04s, MEM: 65.32 MB peak
Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 32% 2x abc (1 sec), 20% 116x opt_expr (0 sec), ...
