
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ram_true_dp_out_reg_512x16_block.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_out_reg_512x16_block'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.17.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11 in module ram_true_dp_out_reg_512x16_block.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3 in module ram_true_dp_out_reg_512x16_block.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$17
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_DATA[15:0]$16
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_ADDR[8:0]$15
     4/4: $0\doutB[15:0]
Creating decoders for process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$9
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_DATA[15:0]$8
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_ADDR[8:0]$7
     4/4: $0\doutA[15:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram_true_dp_out_reg_512x16_block.\doutB' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_ADDR' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_DATA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.\doutA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_ADDR' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_DATA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$50' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
Removing empty process `ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
Found and cleaned up 1 empty switch in `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
Removing empty process `ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module ram_true_dp_out_reg_512x16_block...
Found and reported 0 problems.

4.28. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 21
   Number of wire bits:            233
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            8

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [15:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] }
    Consolidated identical input bits for $mux cell $procmux$32:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [15:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] }
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 2 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$47 ($dff) from module ram_true_dp_out_reg_512x16_block (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:14$10_DATA, Q = \doutA).
Adding EN signal on $procdff$43 ($dff) from module ram_true_dp_out_reg_512x16_block (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:22$18_DATA, Q = \doutB).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.80. Executing DEMUXMAP pass.

4.81. Executing SPLITNETS pass (splitting up multi-bit signals).

4.82. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.83. Executing RS_DSP_MULTADD pass.

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing RS_DSP_MACC pass.

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing RS_DSP_SIMD pass.

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.97. Executing rs_pack_dsp_regs pass.

4.98. Executing RS_DSP_IO_REGS pass.

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.101. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_true_dp_out_reg_512x16_block:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ram_true_dp_out_reg_512x16_block.ram write port 0.
  Analyzing ram_true_dp_out_reg_512x16_block.ram write port 1.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\ram_true_dp_out_reg_512x16_block': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: non-transparent.
Checking read port `\ram'[1] in module `\ram_true_dp_out_reg_512x16_block': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: don't care on collision.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 2 unused cells and 34 unused wires.
<suppressed ~3 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ram_true_dp_out_reg_512x16_block.ram by address:
Consolidating write ports of memory ram_true_dp_out_reg_512x16_block.ram by address:
Consolidating write ports of memory ram_true_dp_out_reg_512x16_block.ram using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 16: ports 0, 1.
  Common input cone for all EN signals: 2 cells.
  Size of unconstrained SAT problem: 16 variables, 34 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            171
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $logic_not                      2
     $mem_v2                         1
     $mux                            6

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory ram_true_dp_out_reg_512x16_block.ram, forced mapping to block RAM
mapping memory ram_true_dp_out_reg_512x16_block.ram via $__RS_FACTOR_BRAM18_TDP
<suppressed ~399 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~46 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~6 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$26.
    dead port 1/2 on $mux $procmux$38.
    dead port 2/2 on $mux $procmux$38.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~13 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
No more expansions possible.
<suppressed ~93 debug messages>

4.143. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 51
   Number of wire bits:            479
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                        182
     $_NOT_                          2
     TDP_RAM18KX2                    1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~26 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~133 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.155. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 49
   Number of wire bits:            447
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_AND_                         18
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                         50
     $_NOT_                          2
     TDP_RAM18KX2                    1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 27
   Number of wire bits:            257
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_AND_                         18
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                         50
     $_NOT_                          2
     TDP_RAM18KX2                    1

   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  73 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }

  #logic partitions = 3

4.182.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 72 gates and 156 wires to a netlist network with 84 inputs and 54 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.07 sec.]

4.182.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.182.3.1. Executing ABC.
[Time = 0.04 sec.]

4.182.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.182.4.1. Executing ABC.
[Time = 0.04 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 242 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  32 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  33 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  4 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 3

4.192.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.06 sec.]

4.192.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=1).

4.192.3.1. Executing ABC.
[Time = 0.06 sec.]

4.192.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 4 outputs (dfl=1).

4.192.4.1. Executing ABC.
[Time = 0.04 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  37 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }

  #logic partitions = 3

4.202.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 36 gates and 102 wires to a netlist network with 66 inputs and 36 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.07 sec.]

4.202.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=2).

4.202.3.1. Executing ABC.
[Time = 0.06 sec.]

4.202.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=2).

4.202.4.1. Executing ABC.
[Time = 0.04 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  32 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  33 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  4 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 3

4.212.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=2).

4.212.3.1. Executing ABC.
[Time = 0.06 sec.]

4.212.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 4 outputs (dfl=2).

4.212.4.1. Executing ABC.
[Time = 0.04 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.223. Executing ABC pass (technology mapping using ABC).

4.223.1. Summary of detected clock domains:
  73 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }

  #logic partitions = 3

4.223.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 72 gates and 156 wires to a netlist network with 84 inputs and 54 outputs (dfl=1).

4.223.2.1. Executing ABC.
[Time = 0.07 sec.]

4.223.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.223.3.1. Executing ABC.
[Time = 0.05 sec.]

4.223.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.223.4.1. Executing ABC.
[Time = 0.04 sec.]

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 240 unused wires.
<suppressed ~1 debug messages>

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.233. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.234. Executing ABC pass (technology mapping using ABC).

4.234.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.234.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=1).

4.234.2.1. Executing ABC.
[Time = 0.08 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.241. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1345 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1344 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1343 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1342 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1341 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1340 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1339 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1338 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1337 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1336 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1335 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1334 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1333 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1332 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1331 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1330 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1329 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1328 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1327 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1326 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1325 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1324 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1323 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1322 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1321 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1320 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1319 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1318 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1317 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1316 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1315 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1314 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.244. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.245. Executing ABC pass (technology mapping using ABC).

4.245.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.245.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=2).

4.245.2.1. Executing ABC.
[Time = 0.12 sec.]

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.252. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1578 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1577 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1576 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1575 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1574 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1573 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1572 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1571 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1570 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1569 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1568 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1567 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1566 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1565 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1564 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1563 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1562 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1561 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1560 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1559 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1558 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1557 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1556 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1555 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1554 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1553 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1552 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1551 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1550 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1549 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1548 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1547 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.255. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.256.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=2).

4.256.2.1. Executing ABC.
[Time = 0.08 sec.]

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.263. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1811 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1810 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1809 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1808 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1807 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1806 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1805 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1804 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1803 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1802 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1801 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1800 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1799 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1798 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1797 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1796 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1795 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1794 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1793 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1792 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1791 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1790 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1789 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1788 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1787 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1786 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1785 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1784 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1783 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1782 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1781 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1780 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.266. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.267. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.273. Executing OPT_SHARE pass.

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.282. Executing OPT_SHARE pass.

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.289. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.291. Executing OPT_SHARE pass.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing BMUXMAP pass.

4.297. Executing DEMUXMAP pass.

4.298. Executing SPLITNETS pass (splitting up multi-bit signals).

4.299. Executing ABC pass (technology mapping using ABC).

4.299.1. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 102 wires to a netlist network with 68 inputs and 34 outputs (dfl=1).

4.299.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.23 sec. at Pass 4]{map}[36]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.47 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.46 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.46 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.47 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.45 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.04 sec.
[Time = 5.09 sec.]

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.305. Executing OPT_SHARE pass.

4.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.309. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.311. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.313. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.314. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.315. Executing OPT_SHARE pass.

4.316. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.317. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.322. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.323. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.324. Executing OPT_SHARE pass.

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.326. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.327. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.329. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 55
   Number of wire bits:            229
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $lut                           34
     TDP_RAM18KX2                    1

4.330. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.331. Executing RS_DFFSR_CONV pass.

4.332. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 55
   Number of wire bits:            229
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP0P_                   32
     $_DFF_P_                        2
     $lut                           34
     TDP_RAM18KX2                    1

4.333. Executing TECHMAP pass (map to technology primitives).

4.333.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.333.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.333.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~222 debug messages>

4.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~224 debug messages>

4.335. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.338. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 296 unused wires.
<suppressed ~1 debug messages>

4.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.345. Executing OPT_SHARE pass.

4.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.349. Executing TECHMAP pass (map to technology primitives).

4.349.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.349.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.350. Executing ABC pass (technology mapping using ABC).

4.350.1. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 102 wires to a netlist network with 68 inputs and 34 outputs (dfl=1).

4.350.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.13 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.18 sec. at Pass 4]{map}[36]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.42 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.45 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.04 sec.
[Time = 5.10 sec.]

4.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.354. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.356. Executing OPT_SHARE pass.

4.357. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

4.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.360. Executing HIERARCHY pass (managing design hierarchy).

4.360.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.360.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.
Warning: Resizing cell port ram_true_dp_out_reg_512x16_block.ram.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port ram_true_dp_out_reg_512x16_block.ram.0.0.ADDR_B1 from 15 bits to 14 bits.

4.361. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.362. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.363. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.364. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on ram_true_dp_out_reg_512x16_block.clk[0].

4.365. Executing TECHMAP pass (map to technology primitives).

4.365.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.365.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.367. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port ram_true_dp_out_reg_512x16_block.addrA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.addrB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.clk using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.dinA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.dinB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.doutA using rs__O_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.doutB using rs__O_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.reA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.reB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.weA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.weB using rs__I_BUF.

4.368. Executing TECHMAP pass (map to technology primitives).

4.368.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.368.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~93 debug messages>

4.369. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 261 unused wires.
<suppressed ~1 debug messages>

4.370. Executing SPLITNETS pass (splitting up multi-bit signals).

4.371. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 67
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $lut                           34
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     O_BUF                          32
     TDP_RAM18KX2                    1

4.372. Executing TECHMAP pass (map to technology primitives).

4.372.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.372.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>

4.373. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

4.374. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 67
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

Post design clean up ... 
Split to bits ... 

4.375. Executing SPLITNETS pass (splitting up multi-bit signals).

4.376. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

Split into bits ...     [0.01 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.376.1. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                241
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

 --------------------------
   Removed assigns : 34
   Removed wires   : 74
   Removed cells   : 0
 --------------------------
After cleanup :

4.376.2. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                207
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

4.376.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.376.4. Executing HIERARCHY pass (managing design hierarchy).

4.376.4.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.376.4.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.376.5. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                207
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

   Number of LUTs:                  34
   Number of REGs:                  34
   Number of CARRY ADDERs:           0

4.377. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.377.2. Executing RTLIL backend.
Output filename: design.rtlil

4.377.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.377.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_ram_true_dp_out_reg_512x16_block.
<suppressed ~1 debug messages>

4.377.5. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.5.1. Executing BLIF backend.

4.377.5.2. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.5.2.1. Executing BLIF backend.

4.377.5.2.2. Executing Verilog backend.
Dumping module `\fabric_ram_true_dp_out_reg_512x16_block'.

4.377.5.2.2.1. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: d4118637c9, CPU: user 1.19s system 0.11s, MEM: 24.68 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (153 sec), 0% 44x read_verilog (0 sec), ...
