mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave': File exists
> Benchmarks for snap-beta.18: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593055.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 92s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           569,078   38

 Performance counter stats for './snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/WarmUp.2593055.SNAP-Interleave.catwoman.t64.sam':

S0       16      1,357,717,775 cache-misses                                                  (20.00%)
S0       16  1,258,121,332,516 cycles                    #    0.000 GHz                      (22.05%)
S0       16    586,793,653,692 instructions              #    7.87  insns per cycle        
                                             #    0.03  stalled cycles per insn  (28.38%)
S0       16            102,700 cs                                                            (100.00%)
S0       16              1,197 migrations                                                    (100.00%)
S0       16            390,680 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    309,869,794,722 idle-cycles-frontend      #  415.49% frontend cycles idle     (18.74%)
S0       16    330,938,554,316 idle-cycles-backend       #  443.74% backend  cycles idle     (17.73%)
S0       16    255,862,555,444 L1-dcache-loads                                               (23.70%)
S0       16      3,827,777,574 L1-dcache-load-misses     #   25.13% of all L1-dcache hits    (29.46%)
S0       16      5,949,058,925 L1-dcache-stores                                              (28.50%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.77%)
S0       16      1,235,871,921 L1-icache-load-misses                                         (28.50%)
S0       16      7,543,942,183 LLC-loads                                                     (10.79%)
S0       16      3,396,820,951 LLC-stores                                                    (10.81%)
S0       16    <not supported> LLC-prefetches          
S0       16    284,682,488,364 dTLB-loads                                                    (16.29%)
S0       16        151,976,356 dTLB-load-misses          #    0.92% of all dTLB cache hits   (16.39%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    239,504,010,704 iTLB-loads                                                    (16.05%)
S0       16          1,882,781 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.20%)
S0       16     95,286,116,050 branch-loads                                                  (15.34%)
S0       16      7,255,838,687 branch-load-misses                                            (20.41%)
S1       16      2,111,215,529 cache-misses                                                  (20.10%)
S1       16  1,228,484,593,472 cycles                    #    0.000 GHz                      (20.88%)
S1       16    559,547,114,494 instructions              #    0.00  insns per cycle          (26.82%)
S1       16             66,812 cs                                                            (100.00%)
S1       16              1,307 migrations                                                    (100.00%)
S1       16            363,499 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    238,277,623,729 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.53%)
S1       16    267,622,461,068 idle-cycles-backend       #    0.00% backend  cycles idle     (17.71%)
S1       16    236,793,364,657 L1-dcache-loads                                               (23.87%)
S1       16      3,534,678,067 L1-dcache-load-misses                                         (30.02%)
S1       16      4,114,957,487 L1-dcache-stores                                              (29.86%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (29.68%)
S1       16      1,959,085,772 L1-icache-load-misses                                         (29.85%)
S1       16      6,052,508,913 LLC-loads                                                     (11.62%)
S1       16      1,614,474,750 LLC-stores                                                    (10.94%)
S1       16    <not supported> LLC-prefetches          
S1       16    260,850,889,183 dTLB-loads                                                    (16.35%)
S1       16        142,442,623 dTLB-load-misses                                              (15.72%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    229,376,971,513 iTLB-loads                                                    (15.86%)
S1       16          1,984,105 iTLB-load-misses                                              (10.12%)
S1       16     87,842,284,820 branch-loads                                                  (14.84%)
S1       16      7,178,373,230 branch-load-misses                                            (19.79%)
S2       16      1,249,171,763 cache-misses                                                  (22.50%)
S2       16  1,117,205,499,979 cycles                    #    0.000 GHz                      (20.10%)
S2       16    530,783,806,866 instructions              #    0.00  insns per cycle          (27.80%)
S2       16            114,262 cs                                                            (100.00%)
S2       16              4,090 migrations                                                    (100.00%)
S2       16            381,954 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    273,978,225,629 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.95%)
S2       16    292,209,110,974 idle-cycles-backend       #    0.00% backend  cycles idle     (16.45%)
S2       16    250,119,790,794 L1-dcache-loads                                               (23.25%)
S2       16      3,263,745,936 L1-dcache-load-misses                                         (26.51%)
S2       16      3,586,985,714 L1-dcache-stores                                              (27.78%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.44%)
S2       16      1,216,483,472 L1-icache-load-misses                                         (26.61%)
S2       16      4,759,330,738 LLC-loads                                                     (14.57%)
S2       16      1,346,695,592 LLC-stores                                                    (11.84%)
S2       16    <not supported> LLC-prefetches          
S2       16    256,345,675,922 dTLB-loads                                                    (18.40%)
S2       16        155,479,228 dTLB-load-misses                                              (17.40%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    227,774,922,796 iTLB-loads                                                    (15.83%)
S2       16          1,774,067 iTLB-load-misses                                              (11.33%)
S2       16     77,080,319,257 branch-loads                                                  (16.61%)
S2       16      6,457,703,367 branch-load-misses                                            (22.09%)
S3       16      1,212,616,254 cache-misses                                                  (21.60%)
S3       16  1,169,232,529,955 cycles                    #    0.000 GHz                      (20.87%)
S3       16    500,366,921,518 instructions              #    0.00  insns per cycle          (28.69%)
S3       16            117,843 cs                                                            (100.00%)
S3       16                810 migrations                                                    (100.00%)
S3       16            350,202 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    388,379,644,939 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.99%)
S3       16    348,001,841,072 idle-cycles-backend       #    0.00% backend  cycles idle     (18.09%)
S3       16    231,916,915,425 L1-dcache-loads                                               (23.94%)
S3       16      3,391,578,708 L1-dcache-load-misses                                         (27.53%)
S3       16      5,373,504,915 L1-dcache-stores                                              (27.43%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.09%)
S3       16      1,227,078,468 L1-icache-load-misses                                         (26.04%)
S3       16      6,773,634,663 LLC-loads                                                     (12.88%)
S3       16      2,749,629,714 LLC-stores                                                    (10.76%)
S3       16    <not supported> LLC-prefetches          
S3       16    249,981,759,094 dTLB-loads                                                    (16.91%)
S3       16        140,577,364 dTLB-load-misses                                              (17.11%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    207,075,522,703 iTLB-loads                                                    (16.26%)
S3       16          1,707,341 iTLB-load-misses                                              (10.59%)
S3       16     76,795,259,489 branch-loads                                                  (16.17%)
S3       16      6,052,828,235 branch-load-misses                                            (21.23%)

     130.427181302 seconds time elapsed

#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593055.SNAP-Interleave.catwoman.t8
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 181s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           163,024   132

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-7 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 8 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593055.SNAP-Interleave.catwoman.t8.sam':

S0       16      5,329,661,951 cache-misses                                                  (21.88%)
S0       16  2,736,339,234,525 cycles                    #    0.000 GHz                      (22.32%)
S0       16  2,139,676,462,887 instructions              #   48.08  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.74%)
S0       16            837,371 cs                                                            (100.00%)
S0       16              1,503 migrations                                                    (100.00%)
S0       16          1,419,669 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    970,214,984,344 idle-cycles-frontend      #  2180.03% frontend cycles idle     (16.79%)
S0       16    284,522,772,559 idle-cycles-backend       #  639.31% backend  cycles idle     (16.58%)
S0       16  1,015,512,912,365 L1-dcache-loads                                               (22.29%)
S0       16     14,293,803,390 L1-dcache-load-misses     #   88.71% of all L1-dcache hits    (27.88%)
S0       16     17,360,424,516 L1-dcache-stores                                              (28.09%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.09%)
S0       16      5,455,735,508 L1-icache-load-misses                                         (28.24%)
S0       16     21,989,601,851 LLC-loads                                                     (11.51%)
S0       16      6,674,692,218 LLC-stores                                                    (11.34%)
S0       16    <not supported> LLC-prefetches          
S0       16    987,907,628,796 dTLB-loads                                                    (16.63%)
S0       16        542,330,746 dTLB-load-misses          #    3.46% of all dTLB cache hits   (16.25%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    833,371,189,641 iTLB-loads                                                    (16.15%)
S0       16            808,558 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.86%)
S0       16    311,799,917,125 branch-loads                                                  (16.36%)
S0       16     24,997,795,998 branch-load-misses                                            (21.80%)
S1       16         94,899,740 cache-misses                                                  (21.83%)
S1       16     37,522,745,551 cycles                    #    0.000 GHz                      (21.77%)
S1       16      7,065,786,387 instructions              #    0.00  insns per cycle          (27.24%)
S1       16             31,380 cs                                                            (100.00%)
S1       16                468 migrations                                                    (100.00%)
S1       16             14,715 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    338,468,676,256 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.98%)
S1       16     13,099,631,417 idle-cycles-backend       #    0.00% backend  cycles idle     (16.68%)
S1       16      4,069,263,497 L1-dcache-loads                                               (22.23%)
S1       16        206,789,196 L1-dcache-load-misses                                         (27.87%)
S1       16        240,661,871 L1-dcache-stores                                              (28.32%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.86%)
S1       16         85,758,721 L1-icache-load-misses                                         (28.19%)
S1       16        208,276,954 LLC-loads                                                     (11.18%)
S1       16        126,784,908 LLC-stores                                                    (10.80%)
S1       16    <not supported> LLC-prefetches          
S1       16      2,522,974,992 dTLB-loads                                                    (16.36%)
S1       16            125,330 dTLB-load-misses                                              (16.66%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,421,660,616 iTLB-loads                                                    (16.89%)
S1       16             59,960 iTLB-load-misses                                              (11.18%)
S1       16      1,397,449,866 branch-loads                                                  (16.45%)
S1       16         15,758,396 branch-load-misses                                            (21.88%)
S2       16        161,923,143 cache-misses                                                  (20.89%)
S2       16     39,455,388,424 cycles                    #    0.000 GHz                      (20.65%)
S2       16      9,956,141,149 instructions              #    0.00  insns per cycle          (27.42%)
S2       16             79,954 cs                                                            (100.00%)
S2       16              8,766 migrations                                                    (100.00%)
S2       16             12,394 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    318,244,438,332 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.66%)
S2       16     14,300,948,270 idle-cycles-backend       #    0.00% backend  cycles idle     (15.94%)
S2       16      4,680,319,910 L1-dcache-loads                                               (23.79%)
S2       16        230,352,260 L1-dcache-load-misses                                         (28.62%)
S2       16        240,533,667 L1-dcache-stores                                              (28.23%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.95%)
S2       16        145,616,495 L1-icache-load-misses                                         (27.17%)
S2       16        394,867,660 LLC-loads                                                     (13.43%)
S2       16        194,424,483 LLC-stores                                                    (13.59%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,238,624,837 dTLB-loads                                                    (18.97%)
S2       16            718,391 dTLB-load-misses                                              (17.94%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,531,310,495 iTLB-loads                                                    (15.74%)
S2       16             64,987 iTLB-load-misses                                              (11.06%)
S2       16      1,814,483,832 branch-loads                                                  (16.22%)
S2       16         19,259,977 branch-load-misses                                            (21.68%)
S3       16        217,536,437 cache-misses                                                  (21.19%)
S3       16     34,982,487,772 cycles                    #    0.000 GHz                      (21.73%)
S3       16     11,506,524,106 instructions              #    0.00  insns per cycle          (27.16%)
S3       16             40,050 cs                                                            (100.00%)
S3       16                824 migrations                                                    (100.00%)
S3       16             18,277 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    232,453,413,565 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.30%)
S3       16     11,614,175,809 idle-cycles-backend       #    0.00% backend  cycles idle     (16.78%)
S3       16      7,000,382,233 L1-dcache-loads                                               (22.68%)
S3       16        341,076,200 L1-dcache-load-misses                                         (28.45%)
S3       16        349,965,532 L1-dcache-stores                                              (28.83%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.90%)
S3       16        208,927,855 L1-icache-load-misses                                         (28.93%)
S3       16        675,722,534 LLC-loads                                                     (11.06%)
S3       16        168,436,743 LLC-stores                                                    (10.91%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,837,301,874 dTLB-loads                                                    (16.16%)
S3       16            478,811 dTLB-load-misses                                              (16.19%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,655,908,108 iTLB-loads                                                    (16.01%)
S3       16            392,594 iTLB-load-misses                                              (11.00%)
S3       16      2,292,447,915 branch-loads                                                  (16.32%)
S3       16         79,637,029 branch-load-misses                                            (21.60%)

     313.901563286 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593055.SNAP-Interleave.catwoman.t16
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 814s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           319,829   67

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 16 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593055.SNAP-Interleave.catwoman.t16.sam':

S0       16      6,455,495,522 cache-misses                                                  (22.52%)
S0       16  4,328,084,960,346 cycles                    #    0.000 GHz                      (22.32%)
S0       16  3,266,857,481,752 instructions              #   46.54  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.95%)
S0       16            880,735 cs                                                            (100.00%)
S0       16              3,003 migrations                                                    (100.00%)
S0       16          1,441,369 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,052,861,257,697 idle-cycles-frontend      #  4349.58% frontend cycles idle     (16.83%)
S0       16  1,372,715,314,539 idle-cycles-backend       #  1955.78% backend  cycles idle     (16.79%)
S0       16  1,421,142,521,539 L1-dcache-loads                                               (22.32%)
S0       16     28,582,161,361 L1-dcache-load-misses     #  126.40% of all L1-dcache hits    (27.94%)
S0       16     35,426,007,919 L1-dcache-stores                                              (28.04%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.04%)
S0       16      6,408,910,631 L1-icache-load-misses                                         (28.08%)
S0       16     41,390,912,959 LLC-loads                                                     (11.20%)
S0       16     12,807,490,259 LLC-stores                                                    (10.82%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,490,257,774,708 dTLB-loads                                                    (16.06%)
S0       16        598,357,682 dTLB-load-misses          #    2.52% of all dTLB cache hits   (15.87%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,115,214,952,521 iTLB-loads                                                    (16.19%)
S0       16          1,472,485 iTLB-load-misses          #    0.01% of all iTLB cache hits   (11.35%)
S0       16    499,096,941,342 branch-loads                                                  (16.86%)
S0       16     25,733,253,129 branch-load-misses                                            (22.43%)
S1       16        100,322,179 cache-misses                                                  (21.50%)
S1       16     34,620,618,099 cycles                    #    0.000 GHz                      (21.84%)
S1       16      6,302,889,030 instructions              #    0.00  insns per cycle          (27.31%)
S1       16             57,863 cs                                                            (100.00%)
S1       16              1,294 migrations                                                    (100.00%)
S1       16             44,144 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    350,608,181,115 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.81%)
S1       16     11,942,019,367 idle-cycles-backend       #    0.00% backend  cycles idle     (16.68%)
S1       16      3,128,356,341 L1-dcache-loads                                               (22.24%)
S1       16        165,998,466 L1-dcache-load-misses                                         (27.91%)
S1       16        195,713,800 L1-dcache-stores                                              (28.06%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.12%)
S1       16        108,122,683 L1-icache-load-misses                                         (28.26%)
S1       16        272,383,047 LLC-loads                                                     (11.41%)
S1       16        160,414,573 LLC-stores                                                    (11.35%)
S1       16    <not supported> LLC-prefetches          
S1       16      3,001,394,991 dTLB-loads                                                    (16.79%)
S1       16            161,083 dTLB-load-misses                                              (16.73%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,768,393,898 iTLB-loads                                                    (16.46%)
S1       16            109,192 iTLB-load-misses                                              (10.84%)
S1       16      1,191,415,886 branch-loads                                                  (16.15%)
S1       16         19,862,981 branch-load-misses                                            (21.44%)
S2       16        202,718,488 cache-misses                                                  (22.09%)
S2       16     49,923,126,072 cycles                    #    0.000 GHz                      (21.02%)
S2       16     12,905,447,228 instructions              #    0.00  insns per cycle          (27.31%)
S2       16            125,043 cs                                                            (100.00%)
S2       16              9,508 migrations                                                    (100.00%)
S2       16             44,539 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    321,610,344,834 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.81%)
S2       16     18,354,151,943 idle-cycles-backend       #    0.00% backend  cycles idle     (17.34%)
S2       16      6,395,572,201 L1-dcache-loads                                               (22.78%)
S2       16        298,166,621 L1-dcache-load-misses                                         (28.62%)
S2       16        332,529,684 L1-dcache-stores                                              (28.11%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.58%)
S2       16        198,575,004 L1-icache-load-misses                                         (26.28%)
S2       16        488,937,733 LLC-loads                                                     (12.03%)
S2       16        280,365,230 LLC-stores                                                    (12.54%)
S2       16    <not supported> LLC-prefetches          
S2       16      6,796,594,314 dTLB-loads                                                    (17.77%)
S2       16            241,139 dTLB-load-misses                                              (16.77%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,676,211,976 iTLB-loads                                                    (16.60%)
S2       16            173,302 iTLB-load-misses                                              (10.96%)
S2       16      2,310,204,956 branch-loads                                                  (16.36%)
S2       16         38,725,811 branch-load-misses                                            (21.89%)
S3       16        666,323,572 cache-misses                                                  (21.04%)
S3       16     79,375,936,079 cycles                    #    0.000 GHz                      (22.15%)
S3       16     31,585,226,078 instructions              #    0.00  insns per cycle          (27.89%)
S3       16            102,129 cs                                                            (100.00%)
S3       16              2,181 migrations                                                    (100.00%)
S3       16             63,222 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    368,222,868,999 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.93%)
S3       16     22,247,994,481 idle-cycles-backend       #    0.00% backend  cycles idle     (17.30%)
S3       16     16,474,440,579 L1-dcache-loads                                               (22.92%)
S3       16        780,512,944 L1-dcache-load-misses                                         (28.58%)
S3       16        857,549,750 L1-dcache-stores                                              (28.22%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.82%)
S3       16        628,372,225 L1-icache-load-misses                                         (27.54%)
S3       16      1,509,460,383 LLC-loads                                                     (11.09%)
S3       16        254,778,406 LLC-stores                                                    (11.00%)
S3       16    <not supported> LLC-prefetches          
S3       16     19,020,608,508 dTLB-loads                                                    (16.52%)
S3       16          1,362,615 dTLB-load-misses                                              (16.54%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     11,651,257,702 iTLB-loads                                                    (16.68%)
S3       16            809,254 iTLB-load-misses                                              (10.91%)
S3       16      6,378,946,868 branch-loads                                                  (16.33%)
S3       16        242,912,265 branch-load-misses                                            (21.77%)

     882.035286091 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593055.SNAP-Interleave.catwoman.t32
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 208s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           435,570   49

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 32 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593055.SNAP-Interleave.catwoman.t32.sam':

S0       16      3,333,081,103 cache-misses                                                  (21.03%)
S0       16  1,580,569,634,599 cycles                    #    0.000 GHz                      (21.00%)
S0       16  1,117,840,297,174 instructions              #   21.37  insns per cycle        
                                             #    0.03  stalled cycles per insn  (26.56%)
S0       16            100,611 cs                                                            (100.00%)
S0       16                961 migrations                                                    (100.00%)
S0       16            705,489 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    764,680,429,243 idle-cycles-frontend      #  1461.96% frontend cycles idle     (16.58%)
S0       16    185,411,091,677 idle-cycles-backend       #  354.48% backend  cycles idle     (16.59%)
S0       16    499,639,270,218 L1-dcache-loads                                               (22.05%)
S0       16      7,349,261,035 L1-dcache-load-misses     #   46.05% of all L1-dcache hits    (27.65%)
S0       16      8,369,790,172 L1-dcache-stores                                              (27.57%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.84%)
S0       16      3,331,387,313 L1-icache-load-misses                                         (28.14%)
S0       16     11,407,239,860 LLC-loads                                                     (11.54%)
S0       16      2,917,904,819 LLC-stores                                                    (11.53%)
S0       16    <not supported> LLC-prefetches          
S0       16    474,264,813,332 dTLB-loads                                                    (17.45%)
S0       16        320,944,210 dTLB-load-misses          #    2.01% of all dTLB cache hits   (17.36%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    403,458,174,152 iTLB-loads                                                    (17.30%)
S0       16          1,803,216 iTLB-load-misses          #    0.01% of all iTLB cache hits   (11.09%)
S0       16    160,753,630,028 branch-loads                                                  (16.14%)
S0       16     13,363,954,251 branch-load-misses                                            (21.00%)
S1       16      3,083,008,311 cache-misses                                                  (21.73%)
S1       16  1,677,662,061,454 cycles                    #    0.000 GHz                      (21.66%)
S1       16  1,107,765,891,236 instructions              #    0.00  insns per cycle          (28.28%)
S1       16            578,768 cs                                                            (100.00%)
S1       16                314 migrations                                                    (100.00%)
S1       16            736,322 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    831,005,791,450 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.44%)
S1       16    299,410,469,765 idle-cycles-backend       #    0.00% backend  cycles idle     (17.82%)
S1       16    510,521,336,062 L1-dcache-loads                                               (23.45%)
S1       16      7,650,072,669 L1-dcache-load-misses                                         (27.98%)
S1       16      9,706,458,675 L1-dcache-stores                                              (28.63%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.00%)
S1       16      3,069,310,410 L1-icache-load-misses                                         (26.87%)
S1       16     12,868,125,249 LLC-loads                                                     (12.11%)
S1       16      4,570,446,120 LLC-stores                                                    (11.14%)
S1       16    <not supported> LLC-prefetches          
S1       16    534,170,963,816 dTLB-loads                                                    (16.75%)
S1       16        355,873,342 dTLB-load-misses                                              (16.36%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    453,255,131,322 iTLB-loads                                                    (15.91%)
S1       16          1,526,300 iTLB-load-misses                                              (10.66%)
S1       16    175,310,792,725 branch-loads                                                  (15.67%)
S1       16     13,644,303,985 branch-load-misses                                            (21.10%)
S2       16        147,380,924 cache-misses                                                  (22.28%)
S2       16     48,093,783,190 cycles                    #    0.000 GHz                      (20.58%)
S2       16     10,471,931,892 instructions              #    0.00  insns per cycle          (27.60%)
S2       16             95,096 cs                                                            (100.00%)
S2       16              8,061 migrations                                                    (100.00%)
S2       16             12,607 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    310,618,339,305 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.15%)
S2       16     17,886,969,776 idle-cycles-backend       #    0.00% backend  cycles idle     (16.88%)
S2       16      5,194,220,187 L1-dcache-loads                                               (23.57%)
S2       16        262,329,653 L1-dcache-load-misses                                         (25.76%)
S2       16        277,328,377 L1-dcache-stores                                              (28.18%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.88%)
S2       16        152,600,436 L1-icache-load-misses                                         (26.09%)
S2       16        456,923,423 LLC-loads                                                     (13.65%)
S2       16        210,423,840 LLC-stores                                                    (11.15%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,123,705,741 dTLB-loads                                                    (17.67%)
S2       16            190,160 dTLB-load-misses                                              (17.88%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,638,243,003 iTLB-loads                                                    (16.57%)
S2       16            108,382 iTLB-load-misses                                              (10.70%)
S2       16      1,644,178,008 branch-loads                                                  (16.39%)
S2       16         23,939,244 branch-load-misses                                            (22.37%)
S3       16        194,711,123 cache-misses                                                  (20.86%)
S3       16     41,203,498,886 cycles                    #    0.000 GHz                      (21.98%)
S3       16     11,167,347,552 instructions              #    0.00  insns per cycle          (27.92%)
S3       16             54,560 cs                                                            (100.00%)
S3       16                963 migrations                                                    (100.00%)
S3       16             15,198 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    232,768,727,329 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.09%)
S3       16     13,415,404,811 idle-cycles-backend       #    0.00% backend  cycles idle     (17.57%)
S3       16      6,051,910,164 L1-dcache-loads                                               (23.18%)
S3       16        317,348,217 L1-dcache-load-misses                                         (28.47%)
S3       16        338,313,766 L1-dcache-stores                                              (28.49%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.53%)
S3       16        192,674,704 L1-icache-load-misses                                         (27.94%)
S3       16        535,003,702 LLC-loads                                                     (10.91%)
S3       16        139,554,680 LLC-stores                                                    (11.09%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,129,990,371 dTLB-loads                                                    (16.30%)
S3       16            373,883 dTLB-load-misses                                              (16.27%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,471,695,015 iTLB-loads                                                    (16.12%)
S3       16            242,211 iTLB-load-misses                                              (10.66%)
S3       16      1,986,917,142 branch-loads                                                  (16.17%)
S3       16         63,589,957 branch-load-misses                                            (21.61%)

     257.945213887 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593055.SNAP-Interleave.catwoman.t48
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 44s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           556,936   39

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 48 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593055.SNAP-Interleave.catwoman.t48.sam':

S0       16      2,498,554,310 cache-misses                                                  (20.93%)
S0       16  1,348,777,954,398 cycles                    #    0.000 GHz                      (21.86%)
S0       16    739,212,987,060 instructions              #   12.00  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.34%)
S0       16            134,594 cs                                                            (100.00%)
S0       16                297 migrations                                                    (100.00%)
S0       16            498,361 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    252,303,636,276 idle-cycles-frontend      #  409.73% frontend cycles idle     (17.61%)
S0       16    257,132,742,798 idle-cycles-backend       #  417.57% backend  cycles idle     (17.74%)
S0       16    325,064,897,627 L1-dcache-loads                                               (24.05%)
S0       16      4,857,953,483 L1-dcache-load-misses     #   34.13% of all L1-dcache hits    (29.78%)
S0       16      6,641,267,986 L1-dcache-stores                                              (30.50%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.93%)
S0       16      2,343,192,968 L1-icache-load-misses                                         (28.87%)
S0       16      9,657,926,019 LLC-loads                                                     (10.91%)
S0       16      3,471,373,180 LLC-stores                                                    (11.16%)
S0       16    <not supported> LLC-prefetches          
S0       16    357,500,398,757 dTLB-loads                                                    (16.34%)
S0       16        228,888,165 dTLB-load-misses          #    1.43% of all dTLB cache hits   (15.79%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    317,172,328,785 iTLB-loads                                                    (15.19%)
S0       16          1,611,512 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.02%)
S0       16    117,575,809,959 branch-loads                                                  (15.15%)
S0       16      9,400,565,798 branch-load-misses                                            (20.31%)
S1       16      1,547,249,077 cache-misses                                                  (19.70%)
S1       16  1,301,067,292,603 cycles                    #    0.000 GHz                      (21.06%)
S1       16    670,478,726,885 instructions              #    0.00  insns per cycle          (27.34%)
S1       16             37,542 cs                                                            (100.00%)
S1       16                 83 migrations                                                    (100.00%)
S1       16            462,885 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    151,562,170,754 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.64%)
S1       16    211,842,265,915 idle-cycles-backend       #    0.00% backend  cycles idle     (18.14%)
S1       16    283,766,098,443 L1-dcache-loads                                               (24.38%)
S1       16      3,600,649,529 L1-dcache-load-misses                                         (30.40%)
S1       16      3,945,287,473 L1-dcache-stores                                              (30.46%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (31.30%)
S1       16      1,270,145,567 L1-icache-load-misses                                         (30.13%)
S1       16      5,706,998,920 LLC-loads                                                     (11.42%)
S1       16      1,553,633,502 LLC-stores                                                    (11.48%)
S1       16    <not supported> LLC-prefetches          
S1       16    327,642,938,263 dTLB-loads                                                    (16.14%)
S1       16        249,188,573 dTLB-load-misses                                              (15.18%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    305,559,976,608 iTLB-loads                                                    (14.73%)
S1       16          1,613,034 iTLB-load-misses                                              (9.24%)
S1       16    118,340,543,142 branch-loads                                                  (13.96%)
S1       16     10,002,158,413 branch-load-misses                                            (18.63%)
S2       16      1,633,820,901 cache-misses                                                  (20.47%)
S2       16  1,263,585,295,824 cycles                    #    0.000 GHz                      (20.22%)
S2       16    678,138,977,660 instructions              #    0.00  insns per cycle          (26.98%)
S2       16             89,140 cs                                                            (100.00%)
S2       16              2,971 migrations                                                    (100.00%)
S2       16            482,809 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    163,074,160,876 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.14%)
S2       16    194,965,782,252 idle-cycles-backend       #    0.00% backend  cycles idle     (16.39%)
S2       16    298,977,185,359 L1-dcache-loads                                               (25.34%)
S2       16      3,956,711,706 L1-dcache-load-misses                                         (26.74%)
S2       16      4,473,504,929 L1-dcache-stores                                              (28.96%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.69%)
S2       16      1,422,964,898 L1-icache-load-misses                                         (29.27%)
S2       16      6,000,313,218 LLC-loads                                                     (15.80%)
S2       16      1,731,408,512 LLC-stores                                                    (10.99%)
S2       16    <not supported> LLC-prefetches          
S2       16    338,755,024,094 dTLB-loads                                                    (17.40%)
S2       16        234,799,453 dTLB-load-misses                                              (17.31%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    300,127,657,567 iTLB-loads                                                    (15.53%)
S2       16          1,651,135 iTLB-load-misses                                              (9.89%)
S2       16    114,376,545,241 branch-loads                                                  (14.93%)
S2       16      9,108,097,401 branch-load-misses                                            (22.37%)
S3       16         81,935,923 cache-misses                                                  (22.30%)
S3       16     27,602,316,946 cycles                    #    0.000 GHz                      (23.04%)
S3       16      6,981,024,097 instructions              #    0.00  insns per cycle          (28.85%)
S3       16             50,671 cs                                                            (100.00%)
S3       16              1,226 migrations                                                    (100.00%)
S3       16              9,063 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    135,027,255,343 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.89%)
S3       16     13,619,383,104 idle-cycles-backend       #    0.00% backend  cycles idle     (17.18%)
S3       16      3,154,176,268 L1-dcache-loads                                               (22.53%)
S3       16        175,302,770 L1-dcache-load-misses                                         (28.46%)
S3       16        189,014,453 L1-dcache-stores                                              (28.28%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.45%)
S3       16         78,118,785 L1-icache-load-misses                                         (27.90%)
S3       16        271,172,624 LLC-loads                                                     (11.39%)
S3       16        136,085,138 LLC-stores                                                    (10.78%)
S3       16    <not supported> LLC-prefetches          
S3       16      3,560,091,275 dTLB-loads                                                    (15.64%)
S3       16            163,045 dTLB-load-misses                                              (15.33%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      2,182,952,798 iTLB-loads                                                    (15.82%)
S3       16            140,896 iTLB-load-misses                                              (10.94%)
S3       16      1,223,469,003 branch-loads                                                  (16.63%)
S3       16         22,405,164 branch-load-misses                                            (22.17%)

      83.181070744 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
2593055.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 26s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           495,320   43

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593055.SNAP-Interleave.catwoman.t64.sam':

S0       16      2,302,225,147 cache-misses                                                  (20.67%)
S0       16  1,224,337,334,697 cycles                    #    0.000 GHz                      (22.24%)
S0       16    552,500,513,128 instructions              #    7.20  insns per cycle        
                                             #    0.03  stalled cycles per insn  (28.34%)
S0       16             87,936 cs                                                            (100.00%)
S0       16                335 migrations                                                    (100.00%)
S0       16            363,792 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    156,849,274,903 idle-cycles-frontend      #  204.34% frontend cycles idle     (18.32%)
S0       16    268,478,727,724 idle-cycles-backend       #  349.77% backend  cycles idle     (17.45%)
S0       16    253,158,932,457 L1-dcache-loads                                               (23.13%)
S0       16      3,919,035,102 L1-dcache-load-misses     #   25.29% of all L1-dcache hits    (28.63%)
S0       16      4,434,813,645 L1-dcache-stores                                              (28.30%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.05%)
S0       16      2,138,308,485 L1-icache-load-misses                                         (27.65%)
S0       16      7,218,257,488 LLC-loads                                                     (10.97%)
S0       16      1,594,212,558 LLC-stores                                                    (11.45%)
S0       16    <not supported> LLC-prefetches          
S0       16    259,988,132,765 dTLB-loads                                                    (16.97%)
S0       16        170,021,927 dTLB-load-misses          #    1.12% of all dTLB cache hits   (16.68%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    229,232,974,671 iTLB-loads                                                    (16.30%)
S0       16          1,953,510 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.26%)
S0       16     92,428,270,677 branch-loads                                                  (15.09%)
S0       16      7,427,904,735 branch-load-misses                                            (19.97%)
S1       16      1,228,352,608 cache-misses                                                  (20.09%)
S1       16  1,250,475,022,882 cycles                    #    0.000 GHz                      (21.57%)
S1       16    511,526,394,981 instructions              #    0.00  insns per cycle          (27.08%)
S1       16             44,071 cs                                                            (100.00%)
S1       16                112 migrations                                                    (100.00%)
S1       16            343,903 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    121,639,014,575 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.51%)
S1       16    300,629,083,332 idle-cycles-backend       #    0.00% backend  cycles idle     (16.34%)
S1       16    229,392,559,960 L1-dcache-loads                                               (22.23%)
S1       16      2,911,111,888 L1-dcache-load-misses                                         (27.84%)
S1       16      3,129,706,443 L1-dcache-stores                                              (28.50%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.45%)
S1       16      1,025,943,136 L1-icache-load-misses                                         (29.13%)
S1       16      4,258,900,865 LLC-loads                                                     (12.11%)
S1       16      1,139,999,570 LLC-stores                                                    (12.15%)
S1       16    <not supported> LLC-prefetches          
S1       16    221,344,558,151 dTLB-loads                                                    (17.72%)
S1       16        163,691,345 dTLB-load-misses                                              (16.78%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    211,259,971,508 iTLB-loads                                                    (15.98%)
S1       16          2,002,736 iTLB-load-misses                                              (9.92%)
S1       16     82,558,061,243 branch-loads                                                  (14.59%)
S1       16      7,087,867,753 branch-load-misses                                            (19.13%)
S2       16      1,247,959,686 cache-misses                                                  (22.81%)
S2       16  1,205,121,063,251 cycles                    #    0.000 GHz                      (22.09%)
S2       16    518,523,472,975 instructions              #    0.00  insns per cycle          (28.72%)
S2       16            111,846 cs                                                            (100.00%)
S2       16              4,214 migrations                                                    (100.00%)
S2       16            385,752 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    229,908,043,882 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.14%)
S2       16    316,332,728,836 idle-cycles-backend       #    0.00% backend  cycles idle     (16.40%)
S2       16    264,308,105,453 L1-dcache-loads                                               (22.74%)
S2       16      3,595,127,734 L1-dcache-load-misses                                         (25.86%)
S2       16      5,197,110,680 L1-dcache-stores                                              (26.65%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.82%)
S2       16      1,277,649,972 L1-icache-load-misses                                         (25.11%)
S2       16      6,191,893,908 LLC-loads                                                     (13.94%)
S2       16      2,712,648,299 LLC-stores                                                    (14.28%)
S2       16    <not supported> LLC-prefetches          
S2       16    259,279,658,343 dTLB-loads                                                    (18.62%)
S2       16        162,784,170 dTLB-load-misses                                              (17.42%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    212,331,045,386 iTLB-loads                                                    (16.83%)
S2       16          1,801,464 iTLB-load-misses                                              (11.19%)
S2       16     74,830,165,328 branch-loads                                                  (17.18%)
S2       16      6,327,476,853 branch-load-misses                                            (22.31%)
S3       16      1,202,405,412 cache-misses                                                  (21.15%)
S3       16  1,232,614,159,218 cycles                    #    0.000 GHz                      (21.48%)
S3       16    545,182,225,997 instructions              #    0.00  insns per cycle          (27.06%)
S3       16             73,611 cs                                                            (100.00%)
S3       16                961 migrations                                                    (100.00%)
S3       16            369,586 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    154,494,972,772 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.42%)
S3       16    277,723,787,965 idle-cycles-backend       #    0.00% backend  cycles idle     (16.22%)
S3       16    244,933,408,146 L1-dcache-loads                                               (22.11%)
S3       16      3,242,827,381 L1-dcache-load-misses                                         (27.35%)
S3       16      3,627,769,645 L1-dcache-stores                                              (27.09%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.74%)
S3       16      1,133,210,440 L1-icache-load-misses                                         (27.82%)
S3       16      4,809,703,068 LLC-loads                                                     (11.07%)
S3       16      1,256,079,433 LLC-stores                                                    (12.04%)
S3       16    <not supported> LLC-prefetches          
S3       16    230,117,388,690 dTLB-loads                                                    (17.91%)
S3       16        151,056,355 dTLB-load-misses                                              (17.70%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    204,645,854,227 iTLB-loads                                                    (17.34%)
S3       16          1,977,088 iTLB-load-misses                                              (11.05%)
S3       16     77,294,845,806 branch-loads                                                  (16.37%)
S3       16      6,465,357,303 branch-load-misses                                            (21.90%)

      69.737904355 seconds time elapsed

#################################################################
#################################################################
