verilog work "Adder_1_Bit.v"
verilog work "Adder_4_Bit.v"
verilog work "BCD_Adder.v"
verilog work "BCD_Adder_testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
