
*** Running vivado
    with args -log mutation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mutation.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mutation.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 439.043 ; gain = 150.043
Command: synth_design -top mutation -part xc7s6cpga196-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Device 21-403] Loading part xc7s6cpga196-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 932.391 ; gain = 234.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mutation' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter LSFR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:33]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:36]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:38]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:42]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:43]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:44]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:45]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:47]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:28]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:115]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:116]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:120]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:121]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:134]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:135]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:139]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:140]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:149]
WARNING: [Synth 8-6090] variable 'temp_child' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:150]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5788] Register temp_child_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'mutation' (1#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.297 ; gain = 308.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.297 ; gain = 308.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.297 ; gain = 308.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1006.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Finished Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1117.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1117.898 ; gain = 419.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6cpga196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1117.898 ; gain = 419.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1117.898 ; gain = 419.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1117.898 ; gain = 419.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 61    
	   2 Input      7 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 36    
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 80    
	   2 Input      4 Bit        Muxes := 30    
	   3 Input      4 Bit        Muxes := 8     
	   6 Input      4 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mutation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 61    
	   2 Input      7 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 36    
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 80    
	   2 Input      4 Bit        Muxes := 30    
	   3 Input      4 Bit        Muxes := 8     
	   6 Input      4 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1322.203 ; gain = 623.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1322.203 ; gain = 623.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |    36|
|4     |LUT2   |    93|
|5     |LUT3   |   127|
|6     |LUT4   |   190|
|7     |LUT5   |   249|
|8     |LUT6   |   525|
|9     |MUXF7  |    33|
|10    |FDCE   |    65|
|11    |FDCP   |    16|
|12    |FDPE   |    16|
|13    |LDC    |    16|
|14    |IBUF   |    46|
|15    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1440|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 1378.801 ; gain = 568.969
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1378.801 ; gain = 680.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1378.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mutation' is not ideal for floorplanning, since the cellview 'mutation' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1378.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 16 instances
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1378.801 ; gain = 939.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1378.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/mutation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mutation_utilization_synth.rpt -pb mutation_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 14:54:56 2025...
