#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 27 13:37:22 2022
# Process ID: 9972
# Current directory: C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log exercice1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source exercice1.tcl
# Log file: C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.runs/synth_1/exercice1.vds
# Journal file: C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source exercice1.tcl -notrace
Command: synth_design -top exercice1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exercice1' [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/sources_1/imports/new/exercice1.v:23]
INFO: [Synth 8-6157] synthesizing module 'setOFF' [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/sources_1/imports/new/setOFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'setOFF' (1#1) [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/sources_1/imports/new/setOFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exercice1' (2#1) [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/sources_1/imports/new/exercice1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exercice1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exercice1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1053.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.855 ; gain = 38.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.855 ; gain = 38.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.855 ; gain = 38.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.855 ; gain = 38.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.855 ; gain = 38.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1053.855 ; gain = 38.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1053.855 ; gain = 38.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1068.168 ; gain = 53.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    16|
|2     |IBUF |    20|
|3     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1074.008 ; gain = 20.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1074.008 ; gain = 58.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1090.566 ; gain = 75.426
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/project_1/project_1.runs/synth_1/exercice1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exercice1_utilization_synth.rpt -pb exercice1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 27 13:38:04 2022...
