

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov 15 21:37:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1049604|  1049604|  10.496 ms|  10.496 ms|  1049605|  1049605|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dft_Pipeline_VITIS_LOOP_38_3_fu_1282  |dft_Pipeline_VITIS_LOOP_38_3  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1   |  1049344|  1049344|      4099|          -|          -|   256|        no|
        | + VITIS_LOOP_25_2  |     4096|     4096|        16|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    1002|   2389|    -|
|Memory           |        2|    -|    1024|    256|    0|
|Multiplexer      |        -|    -|       -|   1757|    -|
|Register         |        -|    -|     601|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   16|    2627|   4471|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_dft_Pipeline_VITIS_LOOP_38_3_fu_1282  |dft_Pipeline_VITIS_LOOP_38_3        |        0|   0|   20|  195|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U69        |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U68    |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U70         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U71         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U72         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U73         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |mux_16_4_32_1_1_U74                       |mux_16_4_32_1_1                     |        0|   0|    0|   65|    0|
    |mux_16_4_32_1_1_U75                       |mux_16_4_32_1_1                     |        0|   0|    0|   65|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                    |        0|  16| 1002| 2389|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table_ROM_AUTO_1R  |        1|   0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |sin_coefficients_table_ROM_AUTO_1R  |        1|   0|   0|    0|   256|   32|     1|         8192|
    |temp_real_U               |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_1_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_2_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_3_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_4_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_5_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_6_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_7_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_8_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_9_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_10_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_11_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_12_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_13_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_14_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_real_15_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_U               |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_1_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_2_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_3_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_4_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_5_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_6_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_7_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_8_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_9_U             |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_10_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_11_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_12_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_13_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_14_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    |temp_imag_15_U            |temp_real_RAM_AUTO_1R1W             |        0|  32|   8|    0|    16|   32|     1|          512|
    +--------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                                    |        2|1024| 256|    0|  1024| 1088|    34|        32768|
    +--------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_1430_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln25_fu_1492_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln28_fu_1508_p2   |         +|   0|  0|  15|           8|           8|
    |icmp_ln20_fu_1424_p2  |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln25_fu_1486_p2  |      icmp|   0|  0|  13|           9|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  69|          44|          30|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |add261012_reg_1243     |    9|          2|   32|         64|
    |add913_reg_1215        |    9|          2|   32|         64|
    |ap_NS_fsm              |  106|         21|    1|         21|
    |grp_fu_1382_opcode     |   14|          3|    2|          6|
    |grp_fu_1382_p0         |   14|          3|   32|         96|
    |grp_fu_1382_p1         |   14|          3|   32|         96|
    |grp_fu_1386_p0         |   14|          3|   32|         96|
    |grp_fu_1386_p1         |   14|          3|   32|         96|
    |i_fu_214               |    9|          2|    9|         18|
    |index_reg_1271         |    9|          2|    8|         16|
    |j_reg_1204             |    9|          2|    9|         18|
    |temp_imag_10_address0  |   20|          4|    4|         16|
    |temp_imag_10_ce0       |   14|          3|    1|          3|
    |temp_imag_10_d0        |   14|          3|   32|         96|
    |temp_imag_11_address0  |   20|          4|    4|         16|
    |temp_imag_11_ce0       |   14|          3|    1|          3|
    |temp_imag_11_d0        |   14|          3|   32|         96|
    |temp_imag_12_address0  |   20|          4|    4|         16|
    |temp_imag_12_ce0       |   14|          3|    1|          3|
    |temp_imag_12_d0        |   14|          3|   32|         96|
    |temp_imag_13_address0  |   20|          4|    4|         16|
    |temp_imag_13_ce0       |   14|          3|    1|          3|
    |temp_imag_13_d0        |   14|          3|   32|         96|
    |temp_imag_14_address0  |   20|          4|    4|         16|
    |temp_imag_14_ce0       |   14|          3|    1|          3|
    |temp_imag_14_d0        |   14|          3|   32|         96|
    |temp_imag_15_address0  |   20|          4|    4|         16|
    |temp_imag_15_ce0       |   14|          3|    1|          3|
    |temp_imag_15_d0        |   14|          3|   32|         96|
    |temp_imag_1_address0   |   20|          4|    4|         16|
    |temp_imag_1_ce0        |   14|          3|    1|          3|
    |temp_imag_1_d0         |   14|          3|   32|         96|
    |temp_imag_2_address0   |   20|          4|    4|         16|
    |temp_imag_2_ce0        |   14|          3|    1|          3|
    |temp_imag_2_d0         |   14|          3|   32|         96|
    |temp_imag_3_address0   |   20|          4|    4|         16|
    |temp_imag_3_ce0        |   14|          3|    1|          3|
    |temp_imag_3_d0         |   14|          3|   32|         96|
    |temp_imag_4_address0   |   20|          4|    4|         16|
    |temp_imag_4_ce0        |   14|          3|    1|          3|
    |temp_imag_4_d0         |   14|          3|   32|         96|
    |temp_imag_5_address0   |   20|          4|    4|         16|
    |temp_imag_5_ce0        |   14|          3|    1|          3|
    |temp_imag_5_d0         |   14|          3|   32|         96|
    |temp_imag_6_address0   |   20|          4|    4|         16|
    |temp_imag_6_ce0        |   14|          3|    1|          3|
    |temp_imag_6_d0         |   14|          3|   32|         96|
    |temp_imag_7_address0   |   20|          4|    4|         16|
    |temp_imag_7_ce0        |   14|          3|    1|          3|
    |temp_imag_7_d0         |   14|          3|   32|         96|
    |temp_imag_8_address0   |   20|          4|    4|         16|
    |temp_imag_8_ce0        |   14|          3|    1|          3|
    |temp_imag_8_d0         |   14|          3|   32|         96|
    |temp_imag_9_address0   |   20|          4|    4|         16|
    |temp_imag_9_ce0        |   14|          3|    1|          3|
    |temp_imag_9_d0         |   14|          3|   32|         96|
    |temp_imag_address0     |   20|          4|    4|         16|
    |temp_imag_ce0          |   14|          3|    1|          3|
    |temp_imag_d0           |   14|          3|   32|         96|
    |temp_real_10_address0  |   20|          4|    4|         16|
    |temp_real_10_ce0       |   14|          3|    1|          3|
    |temp_real_10_d0        |   14|          3|   32|         96|
    |temp_real_11_address0  |   20|          4|    4|         16|
    |temp_real_11_ce0       |   14|          3|    1|          3|
    |temp_real_11_d0        |   14|          3|   32|         96|
    |temp_real_12_address0  |   20|          4|    4|         16|
    |temp_real_12_ce0       |   14|          3|    1|          3|
    |temp_real_12_d0        |   14|          3|   32|         96|
    |temp_real_13_address0  |   20|          4|    4|         16|
    |temp_real_13_ce0       |   14|          3|    1|          3|
    |temp_real_13_d0        |   14|          3|   32|         96|
    |temp_real_14_address0  |   20|          4|    4|         16|
    |temp_real_14_ce0       |   14|          3|    1|          3|
    |temp_real_14_d0        |   14|          3|   32|         96|
    |temp_real_15_address0  |   20|          4|    4|         16|
    |temp_real_15_ce0       |   14|          3|    1|          3|
    |temp_real_15_d0        |   14|          3|   32|         96|
    |temp_real_1_address0   |   20|          4|    4|         16|
    |temp_real_1_ce0        |   14|          3|    1|          3|
    |temp_real_1_d0         |   14|          3|   32|         96|
    |temp_real_2_address0   |   20|          4|    4|         16|
    |temp_real_2_ce0        |   14|          3|    1|          3|
    |temp_real_2_d0         |   14|          3|   32|         96|
    |temp_real_3_address0   |   20|          4|    4|         16|
    |temp_real_3_ce0        |   14|          3|    1|          3|
    |temp_real_3_d0         |   14|          3|   32|         96|
    |temp_real_4_address0   |   20|          4|    4|         16|
    |temp_real_4_ce0        |   14|          3|    1|          3|
    |temp_real_4_d0         |   14|          3|   32|         96|
    |temp_real_5_address0   |   20|          4|    4|         16|
    |temp_real_5_ce0        |   14|          3|    1|          3|
    |temp_real_5_d0         |   14|          3|   32|         96|
    |temp_real_6_address0   |   20|          4|    4|         16|
    |temp_real_6_ce0        |   14|          3|    1|          3|
    |temp_real_6_d0         |   14|          3|   32|         96|
    |temp_real_7_address0   |   20|          4|    4|         16|
    |temp_real_7_ce0        |   14|          3|    1|          3|
    |temp_real_7_d0         |   14|          3|   32|         96|
    |temp_real_8_address0   |   20|          4|    4|         16|
    |temp_real_8_ce0        |   14|          3|    1|          3|
    |temp_real_8_d0         |   14|          3|   32|         96|
    |temp_real_9_address0   |   20|          4|    4|         16|
    |temp_real_9_ce0        |   14|          3|    1|          3|
    |temp_real_9_d0         |   14|          3|   32|         96|
    |temp_real_address0     |   20|          4|    4|         16|
    |temp_real_ce0          |   14|          3|    1|          3|
    |temp_real_d0           |   14|          3|   32|         96|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1757|        366| 1405|       4271|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add1_reg_2183                                          |  32|   0|   32|          0|
    |add261012_reg_1243                                     |  32|   0|   32|          0|
    |add913_reg_1215                                        |  32|   0|   32|          0|
    |add_ln20_reg_1776                                      |   9|   0|    9|          0|
    |add_ln25_reg_1948                                      |   9|   0|    9|          0|
    |add_ln28_reg_1959                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                              |  20|   0|   20|          0|
    |c_reg_2134                                             |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_38_3_fu_1282_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_214                                               |   9|   0|    9|          0|
    |index_reg_1271                                         |   8|   0|    8|          0|
    |j_reg_1204                                             |   9|   0|    9|          0|
    |mul1_reg_2163                                          |  32|   0|   32|          0|
    |mul2_reg_2168                                          |  32|   0|   32|          0|
    |mul3_reg_2173                                          |  32|   0|   32|          0|
    |mul_reg_2158                                           |  32|   0|   32|          0|
    |s_reg_2140                                             |  32|   0|   32|          0|
    |sub_reg_2178                                           |  32|   0|   32|          0|
    |temp_imag_10_addr_reg_1915                             |   4|   0|    4|          0|
    |temp_imag_11_addr_reg_1920                             |   4|   0|    4|          0|
    |temp_imag_12_addr_reg_1925                             |   4|   0|    4|          0|
    |temp_imag_13_addr_reg_1930                             |   4|   0|    4|          0|
    |temp_imag_14_addr_reg_1935                             |   4|   0|    4|          0|
    |temp_imag_15_addr_reg_1940                             |   4|   0|    4|          0|
    |temp_imag_1_addr_reg_1870                              |   4|   0|    4|          0|
    |temp_imag_2_addr_reg_1875                              |   4|   0|    4|          0|
    |temp_imag_3_addr_reg_1880                              |   4|   0|    4|          0|
    |temp_imag_4_addr_reg_1885                              |   4|   0|    4|          0|
    |temp_imag_5_addr_reg_1890                              |   4|   0|    4|          0|
    |temp_imag_6_addr_reg_1895                              |   4|   0|    4|          0|
    |temp_imag_7_addr_reg_1900                              |   4|   0|    4|          0|
    |temp_imag_8_addr_reg_1905                              |   4|   0|    4|          0|
    |temp_imag_9_addr_reg_1910                              |   4|   0|    4|          0|
    |temp_imag_addr_reg_1865                                |   4|   0|    4|          0|
    |temp_real_10_addr_reg_1835                             |   4|   0|    4|          0|
    |temp_real_11_addr_reg_1840                             |   4|   0|    4|          0|
    |temp_real_12_addr_reg_1845                             |   4|   0|    4|          0|
    |temp_real_13_addr_reg_1850                             |   4|   0|    4|          0|
    |temp_real_14_addr_reg_1855                             |   4|   0|    4|          0|
    |temp_real_15_addr_reg_1860                             |   4|   0|    4|          0|
    |temp_real_1_addr_reg_1790                              |   4|   0|    4|          0|
    |temp_real_2_addr_reg_1795                              |   4|   0|    4|          0|
    |temp_real_3_addr_reg_1800                              |   4|   0|    4|          0|
    |temp_real_4_addr_reg_1805                              |   4|   0|    4|          0|
    |temp_real_5_addr_reg_1810                              |   4|   0|    4|          0|
    |temp_real_6_addr_reg_1815                              |   4|   0|    4|          0|
    |temp_real_7_addr_reg_1820                              |   4|   0|    4|          0|
    |temp_real_8_addr_reg_1825                              |   4|   0|    4|          0|
    |temp_real_9_addr_reg_1830                              |   4|   0|    4|          0|
    |temp_real_addr_reg_1785                                |   4|   0|    4|          0|
    |tmp_2_reg_2146                                         |  32|   0|   32|          0|
    |tmp_3_reg_2152                                         |  32|   0|   32|          0|
    |trunc_ln11_2_reg_1953                                  |   4|   0|    4|          0|
    |trunc_ln1_reg_1781                                     |   4|   0|    4|          0|
    |trunc_ln28_reg_1768                                    |   8|   0|    8|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 601|   0|  601|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|                 dft|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|                 dft|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|                 dft|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|                 dft|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|                 dft|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|                 dft|  return value|
|real_sample_in_0_address0    |  out|    4|   ap_memory|    real_sample_in_0|         array|
|real_sample_in_0_ce0         |  out|    1|   ap_memory|    real_sample_in_0|         array|
|real_sample_in_0_q0          |   in|   32|   ap_memory|    real_sample_in_0|         array|
|real_sample_in_1_address0    |  out|    4|   ap_memory|    real_sample_in_1|         array|
|real_sample_in_1_ce0         |  out|    1|   ap_memory|    real_sample_in_1|         array|
|real_sample_in_1_q0          |   in|   32|   ap_memory|    real_sample_in_1|         array|
|real_sample_in_2_address0    |  out|    4|   ap_memory|    real_sample_in_2|         array|
|real_sample_in_2_ce0         |  out|    1|   ap_memory|    real_sample_in_2|         array|
|real_sample_in_2_q0          |   in|   32|   ap_memory|    real_sample_in_2|         array|
|real_sample_in_3_address0    |  out|    4|   ap_memory|    real_sample_in_3|         array|
|real_sample_in_3_ce0         |  out|    1|   ap_memory|    real_sample_in_3|         array|
|real_sample_in_3_q0          |   in|   32|   ap_memory|    real_sample_in_3|         array|
|real_sample_in_4_address0    |  out|    4|   ap_memory|    real_sample_in_4|         array|
|real_sample_in_4_ce0         |  out|    1|   ap_memory|    real_sample_in_4|         array|
|real_sample_in_4_q0          |   in|   32|   ap_memory|    real_sample_in_4|         array|
|real_sample_in_5_address0    |  out|    4|   ap_memory|    real_sample_in_5|         array|
|real_sample_in_5_ce0         |  out|    1|   ap_memory|    real_sample_in_5|         array|
|real_sample_in_5_q0          |   in|   32|   ap_memory|    real_sample_in_5|         array|
|real_sample_in_6_address0    |  out|    4|   ap_memory|    real_sample_in_6|         array|
|real_sample_in_6_ce0         |  out|    1|   ap_memory|    real_sample_in_6|         array|
|real_sample_in_6_q0          |   in|   32|   ap_memory|    real_sample_in_6|         array|
|real_sample_in_7_address0    |  out|    4|   ap_memory|    real_sample_in_7|         array|
|real_sample_in_7_ce0         |  out|    1|   ap_memory|    real_sample_in_7|         array|
|real_sample_in_7_q0          |   in|   32|   ap_memory|    real_sample_in_7|         array|
|real_sample_in_8_address0    |  out|    4|   ap_memory|    real_sample_in_8|         array|
|real_sample_in_8_ce0         |  out|    1|   ap_memory|    real_sample_in_8|         array|
|real_sample_in_8_q0          |   in|   32|   ap_memory|    real_sample_in_8|         array|
|real_sample_in_9_address0    |  out|    4|   ap_memory|    real_sample_in_9|         array|
|real_sample_in_9_ce0         |  out|    1|   ap_memory|    real_sample_in_9|         array|
|real_sample_in_9_q0          |   in|   32|   ap_memory|    real_sample_in_9|         array|
|real_sample_in_10_address0   |  out|    4|   ap_memory|   real_sample_in_10|         array|
|real_sample_in_10_ce0        |  out|    1|   ap_memory|   real_sample_in_10|         array|
|real_sample_in_10_q0         |   in|   32|   ap_memory|   real_sample_in_10|         array|
|real_sample_in_11_address0   |  out|    4|   ap_memory|   real_sample_in_11|         array|
|real_sample_in_11_ce0        |  out|    1|   ap_memory|   real_sample_in_11|         array|
|real_sample_in_11_q0         |   in|   32|   ap_memory|   real_sample_in_11|         array|
|real_sample_in_12_address0   |  out|    4|   ap_memory|   real_sample_in_12|         array|
|real_sample_in_12_ce0        |  out|    1|   ap_memory|   real_sample_in_12|         array|
|real_sample_in_12_q0         |   in|   32|   ap_memory|   real_sample_in_12|         array|
|real_sample_in_13_address0   |  out|    4|   ap_memory|   real_sample_in_13|         array|
|real_sample_in_13_ce0        |  out|    1|   ap_memory|   real_sample_in_13|         array|
|real_sample_in_13_q0         |   in|   32|   ap_memory|   real_sample_in_13|         array|
|real_sample_in_14_address0   |  out|    4|   ap_memory|   real_sample_in_14|         array|
|real_sample_in_14_ce0        |  out|    1|   ap_memory|   real_sample_in_14|         array|
|real_sample_in_14_q0         |   in|   32|   ap_memory|   real_sample_in_14|         array|
|real_sample_in_15_address0   |  out|    4|   ap_memory|   real_sample_in_15|         array|
|real_sample_in_15_ce0        |  out|    1|   ap_memory|   real_sample_in_15|         array|
|real_sample_in_15_q0         |   in|   32|   ap_memory|   real_sample_in_15|         array|
|imag_sample_in_0_address0    |  out|    4|   ap_memory|    imag_sample_in_0|         array|
|imag_sample_in_0_ce0         |  out|    1|   ap_memory|    imag_sample_in_0|         array|
|imag_sample_in_0_q0          |   in|   32|   ap_memory|    imag_sample_in_0|         array|
|imag_sample_in_1_address0    |  out|    4|   ap_memory|    imag_sample_in_1|         array|
|imag_sample_in_1_ce0         |  out|    1|   ap_memory|    imag_sample_in_1|         array|
|imag_sample_in_1_q0          |   in|   32|   ap_memory|    imag_sample_in_1|         array|
|imag_sample_in_2_address0    |  out|    4|   ap_memory|    imag_sample_in_2|         array|
|imag_sample_in_2_ce0         |  out|    1|   ap_memory|    imag_sample_in_2|         array|
|imag_sample_in_2_q0          |   in|   32|   ap_memory|    imag_sample_in_2|         array|
|imag_sample_in_3_address0    |  out|    4|   ap_memory|    imag_sample_in_3|         array|
|imag_sample_in_3_ce0         |  out|    1|   ap_memory|    imag_sample_in_3|         array|
|imag_sample_in_3_q0          |   in|   32|   ap_memory|    imag_sample_in_3|         array|
|imag_sample_in_4_address0    |  out|    4|   ap_memory|    imag_sample_in_4|         array|
|imag_sample_in_4_ce0         |  out|    1|   ap_memory|    imag_sample_in_4|         array|
|imag_sample_in_4_q0          |   in|   32|   ap_memory|    imag_sample_in_4|         array|
|imag_sample_in_5_address0    |  out|    4|   ap_memory|    imag_sample_in_5|         array|
|imag_sample_in_5_ce0         |  out|    1|   ap_memory|    imag_sample_in_5|         array|
|imag_sample_in_5_q0          |   in|   32|   ap_memory|    imag_sample_in_5|         array|
|imag_sample_in_6_address0    |  out|    4|   ap_memory|    imag_sample_in_6|         array|
|imag_sample_in_6_ce0         |  out|    1|   ap_memory|    imag_sample_in_6|         array|
|imag_sample_in_6_q0          |   in|   32|   ap_memory|    imag_sample_in_6|         array|
|imag_sample_in_7_address0    |  out|    4|   ap_memory|    imag_sample_in_7|         array|
|imag_sample_in_7_ce0         |  out|    1|   ap_memory|    imag_sample_in_7|         array|
|imag_sample_in_7_q0          |   in|   32|   ap_memory|    imag_sample_in_7|         array|
|imag_sample_in_8_address0    |  out|    4|   ap_memory|    imag_sample_in_8|         array|
|imag_sample_in_8_ce0         |  out|    1|   ap_memory|    imag_sample_in_8|         array|
|imag_sample_in_8_q0          |   in|   32|   ap_memory|    imag_sample_in_8|         array|
|imag_sample_in_9_address0    |  out|    4|   ap_memory|    imag_sample_in_9|         array|
|imag_sample_in_9_ce0         |  out|    1|   ap_memory|    imag_sample_in_9|         array|
|imag_sample_in_9_q0          |   in|   32|   ap_memory|    imag_sample_in_9|         array|
|imag_sample_in_10_address0   |  out|    4|   ap_memory|   imag_sample_in_10|         array|
|imag_sample_in_10_ce0        |  out|    1|   ap_memory|   imag_sample_in_10|         array|
|imag_sample_in_10_q0         |   in|   32|   ap_memory|   imag_sample_in_10|         array|
|imag_sample_in_11_address0   |  out|    4|   ap_memory|   imag_sample_in_11|         array|
|imag_sample_in_11_ce0        |  out|    1|   ap_memory|   imag_sample_in_11|         array|
|imag_sample_in_11_q0         |   in|   32|   ap_memory|   imag_sample_in_11|         array|
|imag_sample_in_12_address0   |  out|    4|   ap_memory|   imag_sample_in_12|         array|
|imag_sample_in_12_ce0        |  out|    1|   ap_memory|   imag_sample_in_12|         array|
|imag_sample_in_12_q0         |   in|   32|   ap_memory|   imag_sample_in_12|         array|
|imag_sample_in_13_address0   |  out|    4|   ap_memory|   imag_sample_in_13|         array|
|imag_sample_in_13_ce0        |  out|    1|   ap_memory|   imag_sample_in_13|         array|
|imag_sample_in_13_q0         |   in|   32|   ap_memory|   imag_sample_in_13|         array|
|imag_sample_in_14_address0   |  out|    4|   ap_memory|   imag_sample_in_14|         array|
|imag_sample_in_14_ce0        |  out|    1|   ap_memory|   imag_sample_in_14|         array|
|imag_sample_in_14_q0         |   in|   32|   ap_memory|   imag_sample_in_14|         array|
|imag_sample_in_15_address0   |  out|    4|   ap_memory|   imag_sample_in_15|         array|
|imag_sample_in_15_ce0        |  out|    1|   ap_memory|   imag_sample_in_15|         array|
|imag_sample_in_15_q0         |   in|   32|   ap_memory|   imag_sample_in_15|         array|
|real_sample_out_0_address0   |  out|    4|   ap_memory|   real_sample_out_0|         array|
|real_sample_out_0_ce0        |  out|    1|   ap_memory|   real_sample_out_0|         array|
|real_sample_out_0_we0        |  out|    1|   ap_memory|   real_sample_out_0|         array|
|real_sample_out_0_d0         |  out|   32|   ap_memory|   real_sample_out_0|         array|
|real_sample_out_1_address0   |  out|    4|   ap_memory|   real_sample_out_1|         array|
|real_sample_out_1_ce0        |  out|    1|   ap_memory|   real_sample_out_1|         array|
|real_sample_out_1_we0        |  out|    1|   ap_memory|   real_sample_out_1|         array|
|real_sample_out_1_d0         |  out|   32|   ap_memory|   real_sample_out_1|         array|
|real_sample_out_2_address0   |  out|    4|   ap_memory|   real_sample_out_2|         array|
|real_sample_out_2_ce0        |  out|    1|   ap_memory|   real_sample_out_2|         array|
|real_sample_out_2_we0        |  out|    1|   ap_memory|   real_sample_out_2|         array|
|real_sample_out_2_d0         |  out|   32|   ap_memory|   real_sample_out_2|         array|
|real_sample_out_3_address0   |  out|    4|   ap_memory|   real_sample_out_3|         array|
|real_sample_out_3_ce0        |  out|    1|   ap_memory|   real_sample_out_3|         array|
|real_sample_out_3_we0        |  out|    1|   ap_memory|   real_sample_out_3|         array|
|real_sample_out_3_d0         |  out|   32|   ap_memory|   real_sample_out_3|         array|
|real_sample_out_4_address0   |  out|    4|   ap_memory|   real_sample_out_4|         array|
|real_sample_out_4_ce0        |  out|    1|   ap_memory|   real_sample_out_4|         array|
|real_sample_out_4_we0        |  out|    1|   ap_memory|   real_sample_out_4|         array|
|real_sample_out_4_d0         |  out|   32|   ap_memory|   real_sample_out_4|         array|
|real_sample_out_5_address0   |  out|    4|   ap_memory|   real_sample_out_5|         array|
|real_sample_out_5_ce0        |  out|    1|   ap_memory|   real_sample_out_5|         array|
|real_sample_out_5_we0        |  out|    1|   ap_memory|   real_sample_out_5|         array|
|real_sample_out_5_d0         |  out|   32|   ap_memory|   real_sample_out_5|         array|
|real_sample_out_6_address0   |  out|    4|   ap_memory|   real_sample_out_6|         array|
|real_sample_out_6_ce0        |  out|    1|   ap_memory|   real_sample_out_6|         array|
|real_sample_out_6_we0        |  out|    1|   ap_memory|   real_sample_out_6|         array|
|real_sample_out_6_d0         |  out|   32|   ap_memory|   real_sample_out_6|         array|
|real_sample_out_7_address0   |  out|    4|   ap_memory|   real_sample_out_7|         array|
|real_sample_out_7_ce0        |  out|    1|   ap_memory|   real_sample_out_7|         array|
|real_sample_out_7_we0        |  out|    1|   ap_memory|   real_sample_out_7|         array|
|real_sample_out_7_d0         |  out|   32|   ap_memory|   real_sample_out_7|         array|
|real_sample_out_8_address0   |  out|    4|   ap_memory|   real_sample_out_8|         array|
|real_sample_out_8_ce0        |  out|    1|   ap_memory|   real_sample_out_8|         array|
|real_sample_out_8_we0        |  out|    1|   ap_memory|   real_sample_out_8|         array|
|real_sample_out_8_d0         |  out|   32|   ap_memory|   real_sample_out_8|         array|
|real_sample_out_9_address0   |  out|    4|   ap_memory|   real_sample_out_9|         array|
|real_sample_out_9_ce0        |  out|    1|   ap_memory|   real_sample_out_9|         array|
|real_sample_out_9_we0        |  out|    1|   ap_memory|   real_sample_out_9|         array|
|real_sample_out_9_d0         |  out|   32|   ap_memory|   real_sample_out_9|         array|
|real_sample_out_10_address0  |  out|    4|   ap_memory|  real_sample_out_10|         array|
|real_sample_out_10_ce0       |  out|    1|   ap_memory|  real_sample_out_10|         array|
|real_sample_out_10_we0       |  out|    1|   ap_memory|  real_sample_out_10|         array|
|real_sample_out_10_d0        |  out|   32|   ap_memory|  real_sample_out_10|         array|
|real_sample_out_11_address0  |  out|    4|   ap_memory|  real_sample_out_11|         array|
|real_sample_out_11_ce0       |  out|    1|   ap_memory|  real_sample_out_11|         array|
|real_sample_out_11_we0       |  out|    1|   ap_memory|  real_sample_out_11|         array|
|real_sample_out_11_d0        |  out|   32|   ap_memory|  real_sample_out_11|         array|
|real_sample_out_12_address0  |  out|    4|   ap_memory|  real_sample_out_12|         array|
|real_sample_out_12_ce0       |  out|    1|   ap_memory|  real_sample_out_12|         array|
|real_sample_out_12_we0       |  out|    1|   ap_memory|  real_sample_out_12|         array|
|real_sample_out_12_d0        |  out|   32|   ap_memory|  real_sample_out_12|         array|
|real_sample_out_13_address0  |  out|    4|   ap_memory|  real_sample_out_13|         array|
|real_sample_out_13_ce0       |  out|    1|   ap_memory|  real_sample_out_13|         array|
|real_sample_out_13_we0       |  out|    1|   ap_memory|  real_sample_out_13|         array|
|real_sample_out_13_d0        |  out|   32|   ap_memory|  real_sample_out_13|         array|
|real_sample_out_14_address0  |  out|    4|   ap_memory|  real_sample_out_14|         array|
|real_sample_out_14_ce0       |  out|    1|   ap_memory|  real_sample_out_14|         array|
|real_sample_out_14_we0       |  out|    1|   ap_memory|  real_sample_out_14|         array|
|real_sample_out_14_d0        |  out|   32|   ap_memory|  real_sample_out_14|         array|
|real_sample_out_15_address0  |  out|    4|   ap_memory|  real_sample_out_15|         array|
|real_sample_out_15_ce0       |  out|    1|   ap_memory|  real_sample_out_15|         array|
|real_sample_out_15_we0       |  out|    1|   ap_memory|  real_sample_out_15|         array|
|real_sample_out_15_d0        |  out|   32|   ap_memory|  real_sample_out_15|         array|
|imag_sample_out_0_address0   |  out|    4|   ap_memory|   imag_sample_out_0|         array|
|imag_sample_out_0_ce0        |  out|    1|   ap_memory|   imag_sample_out_0|         array|
|imag_sample_out_0_we0        |  out|    1|   ap_memory|   imag_sample_out_0|         array|
|imag_sample_out_0_d0         |  out|   32|   ap_memory|   imag_sample_out_0|         array|
|imag_sample_out_1_address0   |  out|    4|   ap_memory|   imag_sample_out_1|         array|
|imag_sample_out_1_ce0        |  out|    1|   ap_memory|   imag_sample_out_1|         array|
|imag_sample_out_1_we0        |  out|    1|   ap_memory|   imag_sample_out_1|         array|
|imag_sample_out_1_d0         |  out|   32|   ap_memory|   imag_sample_out_1|         array|
|imag_sample_out_2_address0   |  out|    4|   ap_memory|   imag_sample_out_2|         array|
|imag_sample_out_2_ce0        |  out|    1|   ap_memory|   imag_sample_out_2|         array|
|imag_sample_out_2_we0        |  out|    1|   ap_memory|   imag_sample_out_2|         array|
|imag_sample_out_2_d0         |  out|   32|   ap_memory|   imag_sample_out_2|         array|
|imag_sample_out_3_address0   |  out|    4|   ap_memory|   imag_sample_out_3|         array|
|imag_sample_out_3_ce0        |  out|    1|   ap_memory|   imag_sample_out_3|         array|
|imag_sample_out_3_we0        |  out|    1|   ap_memory|   imag_sample_out_3|         array|
|imag_sample_out_3_d0         |  out|   32|   ap_memory|   imag_sample_out_3|         array|
|imag_sample_out_4_address0   |  out|    4|   ap_memory|   imag_sample_out_4|         array|
|imag_sample_out_4_ce0        |  out|    1|   ap_memory|   imag_sample_out_4|         array|
|imag_sample_out_4_we0        |  out|    1|   ap_memory|   imag_sample_out_4|         array|
|imag_sample_out_4_d0         |  out|   32|   ap_memory|   imag_sample_out_4|         array|
|imag_sample_out_5_address0   |  out|    4|   ap_memory|   imag_sample_out_5|         array|
|imag_sample_out_5_ce0        |  out|    1|   ap_memory|   imag_sample_out_5|         array|
|imag_sample_out_5_we0        |  out|    1|   ap_memory|   imag_sample_out_5|         array|
|imag_sample_out_5_d0         |  out|   32|   ap_memory|   imag_sample_out_5|         array|
|imag_sample_out_6_address0   |  out|    4|   ap_memory|   imag_sample_out_6|         array|
|imag_sample_out_6_ce0        |  out|    1|   ap_memory|   imag_sample_out_6|         array|
|imag_sample_out_6_we0        |  out|    1|   ap_memory|   imag_sample_out_6|         array|
|imag_sample_out_6_d0         |  out|   32|   ap_memory|   imag_sample_out_6|         array|
|imag_sample_out_7_address0   |  out|    4|   ap_memory|   imag_sample_out_7|         array|
|imag_sample_out_7_ce0        |  out|    1|   ap_memory|   imag_sample_out_7|         array|
|imag_sample_out_7_we0        |  out|    1|   ap_memory|   imag_sample_out_7|         array|
|imag_sample_out_7_d0         |  out|   32|   ap_memory|   imag_sample_out_7|         array|
|imag_sample_out_8_address0   |  out|    4|   ap_memory|   imag_sample_out_8|         array|
|imag_sample_out_8_ce0        |  out|    1|   ap_memory|   imag_sample_out_8|         array|
|imag_sample_out_8_we0        |  out|    1|   ap_memory|   imag_sample_out_8|         array|
|imag_sample_out_8_d0         |  out|   32|   ap_memory|   imag_sample_out_8|         array|
|imag_sample_out_9_address0   |  out|    4|   ap_memory|   imag_sample_out_9|         array|
|imag_sample_out_9_ce0        |  out|    1|   ap_memory|   imag_sample_out_9|         array|
|imag_sample_out_9_we0        |  out|    1|   ap_memory|   imag_sample_out_9|         array|
|imag_sample_out_9_d0         |  out|   32|   ap_memory|   imag_sample_out_9|         array|
|imag_sample_out_10_address0  |  out|    4|   ap_memory|  imag_sample_out_10|         array|
|imag_sample_out_10_ce0       |  out|    1|   ap_memory|  imag_sample_out_10|         array|
|imag_sample_out_10_we0       |  out|    1|   ap_memory|  imag_sample_out_10|         array|
|imag_sample_out_10_d0        |  out|   32|   ap_memory|  imag_sample_out_10|         array|
|imag_sample_out_11_address0  |  out|    4|   ap_memory|  imag_sample_out_11|         array|
|imag_sample_out_11_ce0       |  out|    1|   ap_memory|  imag_sample_out_11|         array|
|imag_sample_out_11_we0       |  out|    1|   ap_memory|  imag_sample_out_11|         array|
|imag_sample_out_11_d0        |  out|   32|   ap_memory|  imag_sample_out_11|         array|
|imag_sample_out_12_address0  |  out|    4|   ap_memory|  imag_sample_out_12|         array|
|imag_sample_out_12_ce0       |  out|    1|   ap_memory|  imag_sample_out_12|         array|
|imag_sample_out_12_we0       |  out|    1|   ap_memory|  imag_sample_out_12|         array|
|imag_sample_out_12_d0        |  out|   32|   ap_memory|  imag_sample_out_12|         array|
|imag_sample_out_13_address0  |  out|    4|   ap_memory|  imag_sample_out_13|         array|
|imag_sample_out_13_ce0       |  out|    1|   ap_memory|  imag_sample_out_13|         array|
|imag_sample_out_13_we0       |  out|    1|   ap_memory|  imag_sample_out_13|         array|
|imag_sample_out_13_d0        |  out|   32|   ap_memory|  imag_sample_out_13|         array|
|imag_sample_out_14_address0  |  out|    4|   ap_memory|  imag_sample_out_14|         array|
|imag_sample_out_14_ce0       |  out|    1|   ap_memory|  imag_sample_out_14|         array|
|imag_sample_out_14_we0       |  out|    1|   ap_memory|  imag_sample_out_14|         array|
|imag_sample_out_14_d0        |  out|   32|   ap_memory|  imag_sample_out_14|         array|
|imag_sample_out_15_address0  |  out|    4|   ap_memory|  imag_sample_out_15|         array|
|imag_sample_out_15_ce0       |  out|    1|   ap_memory|  imag_sample_out_15|         array|
|imag_sample_out_15_we0       |  out|    1|   ap_memory|  imag_sample_out_15|         array|
|imag_sample_out_15_d0        |  out|   32|   ap_memory|  imag_sample_out_15|         array|
+-----------------------------+-----+-----+------------+--------------------+--------------+

