
PCBv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e22c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c60  0800e3c0  0800e3c0  0001e3c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010020  08010020  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08010020  08010020  00020020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010028  08010028  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010028  08010028  00020028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801002c  0801002c  0002002c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08010030  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e3c  20000220  08010250  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000105c  08010250  0003105c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014d47  00000000  00000000  00030293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003756  00000000  00000000  00044fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001298  00000000  00000000  00048730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e36  00000000  00000000  000499c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d707  00000000  00000000  0004a7fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019909  00000000  00000000  00067f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a822c  00000000  00000000  0008180e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000647c  00000000  00000000  00129a3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0012feb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e3a4 	.word	0x0800e3a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	0800e3a4 	.word	0x0800e3a4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a6 	b.w	800100c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9e08      	ldr	r6, [sp, #32]
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	460f      	mov	r7, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4694      	mov	ip, r2
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0xe2>
 8000d5a:	fab2 f382 	clz	r3, r2
 8000d5e:	b143      	cbz	r3, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	409c      	lsls	r4, r3
 8000d72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d76:	fa1f f58c 	uxth.w	r5, ip
 8000d7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d7e:	0c22      	lsrs	r2, r4, #16
 8000d80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d88:	fb01 f005 	mul.w	r0, r1, r5
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d98:	f080 811c 	bcs.w	8000fd4 <__udivmoddi4+0x290>
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	f240 8119 	bls.w	8000fd4 <__udivmoddi4+0x290>
 8000da2:	3902      	subs	r1, #2
 8000da4:	4462      	add	r2, ip
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db6:	fb00 f505 	mul.w	r5, r0, r5
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	d90a      	bls.n	8000dd4 <__udivmoddi4+0x90>
 8000dbe:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc6:	f080 8107 	bcs.w	8000fd8 <__udivmoddi4+0x294>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	f240 8104 	bls.w	8000fd8 <__udivmoddi4+0x294>
 8000dd0:	4464      	add	r4, ip
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11e      	cbz	r6, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40dc      	lsrs	r4, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c6 4300 	strd	r4, r3, [r6]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0xbc>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f000 80ed 	beq.w	8000fce <__udivmoddi4+0x28a>
 8000df4:	2100      	movs	r1, #0
 8000df6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	fab3 f183 	clz	r1, r3
 8000e04:	2900      	cmp	r1, #0
 8000e06:	d149      	bne.n	8000e9c <__udivmoddi4+0x158>
 8000e08:	42ab      	cmp	r3, r5
 8000e0a:	d302      	bcc.n	8000e12 <__udivmoddi4+0xce>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	f200 80f8 	bhi.w	8001002 <__udivmoddi4+0x2be>
 8000e12:	1a84      	subs	r4, r0, r2
 8000e14:	eb65 0203 	sbc.w	r2, r5, r3
 8000e18:	2001      	movs	r0, #1
 8000e1a:	4617      	mov	r7, r2
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d0e2      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	e9c6 4700 	strd	r4, r7, [r6]
 8000e24:	e7df      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e26:	b902      	cbnz	r2, 8000e2a <__udivmoddi4+0xe6>
 8000e28:	deff      	udf	#255	; 0xff
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 8090 	bne.w	8000f54 <__udivmoddi4+0x210>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3a:	fa1f fe8c 	uxth.w	lr, ip
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e44:	fb07 2015 	mls	r0, r7, r5, r2
 8000e48:	0c22      	lsrs	r2, r4, #16
 8000e4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4e:	fb0e f005 	mul.w	r0, lr, r5
 8000e52:	4290      	cmp	r0, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x122>
 8000e60:	4290      	cmp	r0, r2
 8000e62:	f200 80cb 	bhi.w	8000ffc <__udivmoddi4+0x2b8>
 8000e66:	4645      	mov	r5, r8
 8000e68:	1a12      	subs	r2, r2, r0
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e70:	fb07 2210 	mls	r2, r7, r0, r2
 8000e74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e78:	fb0e fe00 	mul.w	lr, lr, r0
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x14e>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x14c>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f200 80bb 	bhi.w	8001006 <__udivmoddi4+0x2c2>
 8000e90:	4610      	mov	r0, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e9a:	e79f      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ea6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eaa:	fa05 f401 	lsl.w	r4, r5, r1
 8000eae:	fa20 f307 	lsr.w	r3, r0, r7
 8000eb2:	40fd      	lsrs	r5, r7
 8000eb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ebe:	fa1f fe8c 	uxth.w	lr, ip
 8000ec2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ecc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ed0:	42a5      	cmp	r5, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eda:	d90b      	bls.n	8000ef4 <__udivmoddi4+0x1b0>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ee4:	f080 8088 	bcs.w	8000ff8 <__udivmoddi4+0x2b4>
 8000ee8:	42a5      	cmp	r5, r4
 8000eea:	f240 8085 	bls.w	8000ff8 <__udivmoddi4+0x2b4>
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	4464      	add	r4, ip
 8000ef4:	1b64      	subs	r4, r4, r5
 8000ef6:	b29d      	uxth	r5, r3
 8000ef8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000efc:	fb09 4413 	mls	r4, r9, r3, r4
 8000f00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x1da>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f14:	d26c      	bcs.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f16:	45a6      	cmp	lr, r4
 8000f18:	d96a      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f22:	fba3 9502 	umull	r9, r5, r3, r2
 8000f26:	eba4 040e 	sub.w	r4, r4, lr
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	46c8      	mov	r8, r9
 8000f2e:	46ae      	mov	lr, r5
 8000f30:	d356      	bcc.n	8000fe0 <__udivmoddi4+0x29c>
 8000f32:	d053      	beq.n	8000fdc <__udivmoddi4+0x298>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x208>
 8000f36:	ebb0 0208 	subs.w	r2, r0, r8
 8000f3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40ca      	lsrs	r2, r1
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	4317      	orrs	r7, r2
 8000f48:	e9c6 7400 	strd	r7, r4, [r6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f54:	f1c3 0120 	rsb	r1, r3, #32
 8000f58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f60:	fa25 f101 	lsr.w	r1, r5, r1
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432a      	orrs	r2, r5
 8000f68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f74:	fb07 1510 	mls	r5, r7, r0, r1
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f82:	428d      	cmp	r5, r1
 8000f84:	fa04 f403 	lsl.w	r4, r4, r3
 8000f88:	d908      	bls.n	8000f9c <__udivmoddi4+0x258>
 8000f8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f92:	d22f      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f94:	428d      	cmp	r5, r1
 8000f96:	d92d      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f98:	3802      	subs	r0, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fa4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f10e 	mul.w	r1, r5, lr
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x282>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fbc:	d216      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d914      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000fc2:	3d02      	subs	r5, #2
 8000fc4:	4462      	add	r2, ip
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fcc:	e738      	b.n	8000e40 <__udivmoddi4+0xfc>
 8000fce:	4631      	mov	r1, r6
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e708      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e6e6      	b.n	8000da6 <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e6fb      	b.n	8000dd4 <__udivmoddi4+0x90>
 8000fdc:	4548      	cmp	r0, r9
 8000fde:	d2a9      	bcs.n	8000f34 <__udivmoddi4+0x1f0>
 8000fe0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fe4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	e7a3      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8000fec:	4645      	mov	r5, r8
 8000fee:	e7ea      	b.n	8000fc6 <__udivmoddi4+0x282>
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	e794      	b.n	8000f1e <__udivmoddi4+0x1da>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	e7d1      	b.n	8000f9c <__udivmoddi4+0x258>
 8000ff8:	46d0      	mov	r8, sl
 8000ffa:	e77b      	b.n	8000ef4 <__udivmoddi4+0x1b0>
 8000ffc:	3d02      	subs	r5, #2
 8000ffe:	4462      	add	r2, ip
 8001000:	e732      	b.n	8000e68 <__udivmoddi4+0x124>
 8001002:	4608      	mov	r0, r1
 8001004:	e70a      	b.n	8000e1c <__udivmoddi4+0xd8>
 8001006:	4464      	add	r4, ip
 8001008:	3802      	subs	r0, #2
 800100a:	e742      	b.n	8000e92 <__udivmoddi4+0x14e>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <get_lat>:
#include <gps.h>
#include <string.h>
#include <stdlib.h>

double get_lat(char *gga)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b0c6      	sub	sp, #280	; 0x118
 8001014:	af00      	add	r7, sp, #0
 8001016:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800101a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800101e:	6018      	str	r0, [r3, #0]
	double latitude = 0.0;
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 800102c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001030:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001034:	f107 000c 	add.w	r0, r7, #12
 8001038:	f44f 7280 	mov.w	r2, #256	; 0x100
 800103c:	6819      	ldr	r1, [r3, #0]
 800103e:	f008 ff94 	bl	8009f6a <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	4919      	ldr	r1, [pc, #100]	; (80010ac <get_lat+0x9c>)
 8001048:	4618      	mov	r0, r3
 800104a:	f008 ffa1 	bl	8009f90 <strtok>
 800104e:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 8001052:	e01b      	b.n	800108c <get_lat+0x7c>
	{
		if ((strcmp(token, "N") == 0) || (strcmp(token, "S") == 0))
 8001054:	4916      	ldr	r1, [pc, #88]	; (80010b0 <get_lat+0xa0>)
 8001056:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800105a:	f7ff f8b9 	bl	80001d0 <strcmp>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d017      	beq.n	8001094 <get_lat+0x84>
 8001064:	4913      	ldr	r1, [pc, #76]	; (80010b4 <get_lat+0xa4>)
 8001066:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800106a:	f7ff f8b1 	bl	80001d0 <strcmp>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00f      	beq.n	8001094 <get_lat+0x84>
		{
			break;
		}
		else
		{
			latitude = atof(token);
 8001074:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001078:	f007 fb6b 	bl	8008752 <atof>
 800107c:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8001080:	490a      	ldr	r1, [pc, #40]	; (80010ac <get_lat+0x9c>)
 8001082:	2000      	movs	r0, #0
 8001084:	f008 ff84 	bl	8009f90 <strtok>
 8001088:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 800108c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1df      	bne.n	8001054 <get_lat+0x44>
	}

		return latitude;
 8001094:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001098:	ec43 2b17 	vmov	d7, r2, r3
}
 800109c:	eeb0 0a47 	vmov.f32	s0, s14
 80010a0:	eef0 0a67 	vmov.f32	s1, s15
 80010a4:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	0800e3c0 	.word	0x0800e3c0
 80010b0:	0800e3c4 	.word	0x0800e3c4
 80010b4:	0800e3c8 	.word	0x0800e3c8

080010b8 <get_lon>:

double get_lon(char *gga)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b0c6      	sub	sp, #280	; 0x118
 80010bc:	af00      	add	r7, sp, #0
 80010be:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80010c2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80010c6:	6018      	str	r0, [r3, #0]
	double longitude = 0.0;
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	f04f 0300 	mov.w	r3, #0
 80010d0:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 80010d4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80010d8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80010dc:	f107 000c 	add.w	r0, r7, #12
 80010e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e4:	6819      	ldr	r1, [r3, #0]
 80010e6:	f008 ff40 	bl	8009f6a <strncpy>

	char *token = strtok(gga_cpy, ",");
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	4919      	ldr	r1, [pc, #100]	; (8001154 <get_lon+0x9c>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f008 ff4d 	bl	8009f90 <strtok>
 80010f6:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 80010fa:	e01b      	b.n	8001134 <get_lon+0x7c>
	{
		if ((strcmp(token, "W") == 0) || (strcmp(token, "E") == 0))
 80010fc:	4916      	ldr	r1, [pc, #88]	; (8001158 <get_lon+0xa0>)
 80010fe:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001102:	f7ff f865 	bl	80001d0 <strcmp>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d017      	beq.n	800113c <get_lon+0x84>
 800110c:	4913      	ldr	r1, [pc, #76]	; (800115c <get_lon+0xa4>)
 800110e:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001112:	f7ff f85d 	bl	80001d0 <strcmp>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d00f      	beq.n	800113c <get_lon+0x84>
		{
			break;
		}
		else
		{
			longitude = atof(token);
 800111c:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001120:	f007 fb17 	bl	8008752 <atof>
 8001124:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8001128:	490a      	ldr	r1, [pc, #40]	; (8001154 <get_lon+0x9c>)
 800112a:	2000      	movs	r0, #0
 800112c:	f008 ff30 	bl	8009f90 <strtok>
 8001130:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 8001134:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1df      	bne.n	80010fc <get_lon+0x44>
	}

		return longitude;
 800113c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001140:	ec43 2b17 	vmov	d7, r2, r3
}
 8001144:	eeb0 0a47 	vmov.f32	s0, s14
 8001148:	eef0 0a67 	vmov.f32	s1, s15
 800114c:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	0800e3c0 	.word	0x0800e3c0
 8001158:	0800e3cc 	.word	0x0800e3cc
 800115c:	0800e3d0 	.word	0x0800e3d0

08001160 <get_alt>:

double get_alt(char *gga)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b0c6      	sub	sp, #280	; 0x118
 8001164:	af00      	add	r7, sp, #0
 8001166:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800116a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800116e:	6018      	str	r0, [r3, #0]
	double altitude = 0.0;
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	f04f 0300 	mov.w	r3, #0
 8001178:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 800117c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001180:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001184:	f107 000c 	add.w	r0, r7, #12
 8001188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800118c:	6819      	ldr	r1, [r3, #0]
 800118e:	f008 feec 	bl	8009f6a <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	4916      	ldr	r1, [pc, #88]	; (80011f0 <get_alt+0x90>)
 8001198:	4618      	mov	r0, r3
 800119a:	f008 fef9 	bl	8009f90 <strtok>
 800119e:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 80011a2:	e013      	b.n	80011cc <get_alt+0x6c>
	{
		if (strcmp(token, "M") == 0)
 80011a4:	4913      	ldr	r1, [pc, #76]	; (80011f4 <get_alt+0x94>)
 80011a6:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80011aa:	f7ff f811 	bl	80001d0 <strcmp>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d010      	beq.n	80011d6 <get_alt+0x76>
		{
			break;
		}
		else
		{
			altitude = atof(token);
 80011b4:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80011b8:	f007 facb 	bl	8008752 <atof>
 80011bc:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 80011c0:	490b      	ldr	r1, [pc, #44]	; (80011f0 <get_alt+0x90>)
 80011c2:	2000      	movs	r0, #0
 80011c4:	f008 fee4 	bl	8009f90 <strtok>
 80011c8:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 80011cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d1e7      	bne.n	80011a4 <get_alt+0x44>
 80011d4:	e000      	b.n	80011d8 <get_alt+0x78>
			break;
 80011d6:	bf00      	nop
	}

		return altitude;
 80011d8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80011dc:	ec43 2b17 	vmov	d7, r2, r3
}
 80011e0:	eeb0 0a47 	vmov.f32	s0, s14
 80011e4:	eef0 0a67 	vmov.f32	s1, s15
 80011e8:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	0800e3c0 	.word	0x0800e3c0
 80011f4:	0800e3d4 	.word	0x0800e3d4

080011f8 <ddm2dd>:


double ddm2dd(double ddm) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	ed87 0b00 	vstr	d0, [r7]
    double degrees = floor(ddm / 100.0);
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	4b1f      	ldr	r3, [pc, #124]	; (8001284 <ddm2dd+0x8c>)
 8001208:	e9d7 0100 	ldrd	r0, r1, [r7]
 800120c:	f7ff fb2e 	bl	800086c <__aeabi_ddiv>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	ec43 2b17 	vmov	d7, r2, r3
 8001218:	eeb0 0a47 	vmov.f32	s0, s14
 800121c:	eef0 0a67 	vmov.f32	s1, s15
 8001220:	f00b fe4a 	bl	800ceb8 <floor>
 8001224:	ed87 0b06 	vstr	d0, [r7, #24]
    double minutes = ddm - degrees * 100.0;
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	4b15      	ldr	r3, [pc, #84]	; (8001284 <ddm2dd+0x8c>)
 800122e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001232:	f7ff f9f1 	bl	8000618 <__aeabi_dmul>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800123e:	f7ff f833 	bl	80002a8 <__aeabi_dsub>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double dd = degrees + minutes / 60.0;
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <ddm2dd+0x90>)
 8001250:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001254:	f7ff fb0a 	bl	800086c <__aeabi_ddiv>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001260:	f7ff f824 	bl	80002ac <__adddf3>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return dd;
 800126c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001270:	ec43 2b17 	vmov	d7, r2, r3
}
 8001274:	eeb0 0a47 	vmov.f32	s0, s14
 8001278:	eef0 0a67 	vmov.f32	s1, s15
 800127c:	3720      	adds	r7, #32
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40590000 	.word	0x40590000
 8001288:	404e0000 	.word	0x404e0000
 800128c:	00000000 	.word	0x00000000

08001290 <degreesToRadians>:

// Function to convert degrees to radians
double degreesToRadians(double degrees) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	ed87 0b00 	vstr	d0, [r7]
    return degrees * M_PI / 180.0;
 800129a:	a30e      	add	r3, pc, #56	; (adr r3, 80012d4 <degreesToRadians+0x44>)
 800129c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012a4:	f7ff f9b8 	bl	8000618 <__aeabi_dmul>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <degreesToRadians+0x40>)
 80012b6:	f7ff fad9 	bl	800086c <__aeabi_ddiv>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	ec43 2b17 	vmov	d7, r2, r3
}
 80012c2:	eeb0 0a47 	vmov.f32	s0, s14
 80012c6:	eef0 0a67 	vmov.f32	s1, s15
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40668000 	.word	0x40668000
 80012d4:	54442d18 	.word	0x54442d18
 80012d8:	400921fb 	.word	0x400921fb
 80012dc:	00000000 	.word	0x00000000

080012e0 <calculateDistance>:

// Function to calculate the distance between two coordinates using Haversine formula
double calculateDistance(double lat1, double lon1, double lat2, double lon2) {
 80012e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012e4:	ed2d 8b02 	vpush	{d8}
 80012e8:	b092      	sub	sp, #72	; 0x48
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	ed87 0b06 	vstr	d0, [r7, #24]
 80012f0:	ed87 1b04 	vstr	d1, [r7, #16]
 80012f4:	ed87 2b02 	vstr	d2, [r7, #8]
 80012f8:	ed87 3b00 	vstr	d3, [r7]
    // Convert latitude and longitude from degrees to radians
    lat1 = degreesToRadians(ddm2dd(lat1));
 80012fc:	ed97 0b06 	vldr	d0, [r7, #24]
 8001300:	f7ff ff7a 	bl	80011f8 <ddm2dd>
 8001304:	eeb0 7a40 	vmov.f32	s14, s0
 8001308:	eef0 7a60 	vmov.f32	s15, s1
 800130c:	eeb0 0a47 	vmov.f32	s0, s14
 8001310:	eef0 0a67 	vmov.f32	s1, s15
 8001314:	f7ff ffbc 	bl	8001290 <degreesToRadians>
 8001318:	ed87 0b06 	vstr	d0, [r7, #24]
    lon1 = degreesToRadians(ddm2dd(lon1));
 800131c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001320:	f7ff ff6a 	bl	80011f8 <ddm2dd>
 8001324:	eeb0 7a40 	vmov.f32	s14, s0
 8001328:	eef0 7a60 	vmov.f32	s15, s1
 800132c:	eeb0 0a47 	vmov.f32	s0, s14
 8001330:	eef0 0a67 	vmov.f32	s1, s15
 8001334:	f7ff ffac 	bl	8001290 <degreesToRadians>
 8001338:	ed87 0b04 	vstr	d0, [r7, #16]
    lat2 = degreesToRadians(ddm2dd(lat2));
 800133c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001340:	f7ff ff5a 	bl	80011f8 <ddm2dd>
 8001344:	eeb0 7a40 	vmov.f32	s14, s0
 8001348:	eef0 7a60 	vmov.f32	s15, s1
 800134c:	eeb0 0a47 	vmov.f32	s0, s14
 8001350:	eef0 0a67 	vmov.f32	s1, s15
 8001354:	f7ff ff9c 	bl	8001290 <degreesToRadians>
 8001358:	ed87 0b02 	vstr	d0, [r7, #8]
    lon2 = degreesToRadians(ddm2dd(lon2));
 800135c:	ed97 0b00 	vldr	d0, [r7]
 8001360:	f7ff ff4a 	bl	80011f8 <ddm2dd>
 8001364:	eeb0 7a40 	vmov.f32	s14, s0
 8001368:	eef0 7a60 	vmov.f32	s15, s1
 800136c:	eeb0 0a47 	vmov.f32	s0, s14
 8001370:	eef0 0a67 	vmov.f32	s1, s15
 8001374:	f7ff ff8c 	bl	8001290 <degreesToRadians>
 8001378:	ed87 0b00 	vstr	d0, [r7]

    // Haversine formula
    double dlat = lat2 - lat1;
 800137c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001380:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001384:	f7fe ff90 	bl	80002a8 <__aeabi_dsub>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double dlon = lon2 - lon1;
 8001390:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001394:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001398:	f7fe ff86 	bl	80002a8 <__aeabi_dsub>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double a = sin(dlat/2) * sin(dlat/2) + cos(lat1) * cos(lat2) * sin(dlon/2) * sin(dlon/2);
 80013a4:	f04f 0200 	mov.w	r2, #0
 80013a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013ac:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80013b0:	f7ff fa5c 	bl	800086c <__aeabi_ddiv>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	ec43 2b17 	vmov	d7, r2, r3
 80013bc:	eeb0 0a47 	vmov.f32	s0, s14
 80013c0:	eef0 0a67 	vmov.f32	s1, s15
 80013c4:	f00b fc44 	bl	800cc50 <sin>
 80013c8:	ec55 4b10 	vmov	r4, r5, d0
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013d4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80013d8:	f7ff fa48 	bl	800086c <__aeabi_ddiv>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	ec43 2b17 	vmov	d7, r2, r3
 80013e4:	eeb0 0a47 	vmov.f32	s0, s14
 80013e8:	eef0 0a67 	vmov.f32	s1, s15
 80013ec:	f00b fc30 	bl	800cc50 <sin>
 80013f0:	ec53 2b10 	vmov	r2, r3, d0
 80013f4:	4620      	mov	r0, r4
 80013f6:	4629      	mov	r1, r5
 80013f8:	f7ff f90e 	bl	8000618 <__aeabi_dmul>
 80013fc:	4602      	mov	r2, r0
 80013fe:	460b      	mov	r3, r1
 8001400:	4614      	mov	r4, r2
 8001402:	461d      	mov	r5, r3
 8001404:	ed97 0b06 	vldr	d0, [r7, #24]
 8001408:	f00b fbce 	bl	800cba8 <cos>
 800140c:	ec59 8b10 	vmov	r8, r9, d0
 8001410:	ed97 0b02 	vldr	d0, [r7, #8]
 8001414:	f00b fbc8 	bl	800cba8 <cos>
 8001418:	ec53 2b10 	vmov	r2, r3, d0
 800141c:	4640      	mov	r0, r8
 800141e:	4649      	mov	r1, r9
 8001420:	f7ff f8fa 	bl	8000618 <__aeabi_dmul>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4690      	mov	r8, r2
 800142a:	4699      	mov	r9, r3
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001434:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001438:	f7ff fa18 	bl	800086c <__aeabi_ddiv>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	ec43 2b17 	vmov	d7, r2, r3
 8001444:	eeb0 0a47 	vmov.f32	s0, s14
 8001448:	eef0 0a67 	vmov.f32	s1, s15
 800144c:	f00b fc00 	bl	800cc50 <sin>
 8001450:	ec53 2b10 	vmov	r2, r3, d0
 8001454:	4640      	mov	r0, r8
 8001456:	4649      	mov	r1, r9
 8001458:	f7ff f8de 	bl	8000618 <__aeabi_dmul>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4690      	mov	r8, r2
 8001462:	4699      	mov	r9, r3
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800146c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001470:	f7ff f9fc 	bl	800086c <__aeabi_ddiv>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	ec43 2b17 	vmov	d7, r2, r3
 800147c:	eeb0 0a47 	vmov.f32	s0, s14
 8001480:	eef0 0a67 	vmov.f32	s1, s15
 8001484:	f00b fbe4 	bl	800cc50 <sin>
 8001488:	ec53 2b10 	vmov	r2, r3, d0
 800148c:	4640      	mov	r0, r8
 800148e:	4649      	mov	r1, r9
 8001490:	f7ff f8c2 	bl	8000618 <__aeabi_dmul>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4620      	mov	r0, r4
 800149a:	4629      	mov	r1, r5
 800149c:	f7fe ff06 	bl	80002ac <__adddf3>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double c = 2 * atan2(sqrt(a), sqrt(1 - a));
 80014a8:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80014ac:	f00b fb50 	bl	800cb50 <sqrt>
 80014b0:	eeb0 8a40 	vmov.f32	s16, s0
 80014b4:	eef0 8a60 	vmov.f32	s17, s1
 80014b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80014bc:	f04f 0000 	mov.w	r0, #0
 80014c0:	4921      	ldr	r1, [pc, #132]	; (8001548 <calculateDistance+0x268>)
 80014c2:	f7fe fef1 	bl	80002a8 <__aeabi_dsub>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	ec43 2b17 	vmov	d7, r2, r3
 80014ce:	eeb0 0a47 	vmov.f32	s0, s14
 80014d2:	eef0 0a67 	vmov.f32	s1, s15
 80014d6:	f00b fb3b 	bl	800cb50 <sqrt>
 80014da:	eeb0 7a40 	vmov.f32	s14, s0
 80014de:	eef0 7a60 	vmov.f32	s15, s1
 80014e2:	eeb0 1a47 	vmov.f32	s2, s14
 80014e6:	eef0 1a67 	vmov.f32	s3, s15
 80014ea:	eeb0 0a48 	vmov.f32	s0, s16
 80014ee:	eef0 0a68 	vmov.f32	s1, s17
 80014f2:	f00b fb2b 	bl	800cb4c <atan2>
 80014f6:	ec51 0b10 	vmov	r0, r1, d0
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	f7fe fed5 	bl	80002ac <__adddf3>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double distance = RADIUS_OF_EARTH * c;
 800150a:	a30d      	add	r3, pc, #52	; (adr r3, 8001540 <calculateDistance+0x260>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001514:	f7ff f880 	bl	8000618 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    return distance;
 8001520:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001524:	ec43 2b17 	vmov	d7, r2, r3
}
 8001528:	eeb0 0a47 	vmov.f32	s0, s14
 800152c:	eef0 0a67 	vmov.f32	s1, s15
 8001530:	3748      	adds	r7, #72	; 0x48
 8001532:	46bd      	mov	sp, r7
 8001534:	ecbd 8b02 	vpop	{d8}
 8001538:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800153c:	f3af 8000 	nop.w
 8001540:	00000000 	.word	0x00000000
 8001544:	41584dae 	.word	0x41584dae
 8001548:	3ff00000 	.word	0x3ff00000

0800154c <I2C_Start>:
//    -- Automatically generate a STOP condition after all bytes have been transmitted 
// Direction = 0: Master requests a write transfer
// Direction = 1: Master requests a read transfer
//=============================================================================== 

int8_t I2C_Start(I2C_TypeDef * I2Cx, uint32_t DevAddress, uint8_t Size, uint8_t Direction) {	
 800154c:	b480      	push	{r7}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	4611      	mov	r1, r2
 8001558:	461a      	mov	r2, r3
 800155a:	460b      	mov	r3, r1
 800155c:	71fb      	strb	r3, [r7, #7]
 800155e:	4613      	mov	r3, r2
 8001560:	71bb      	strb	r3, [r7, #6]
	
	// Direction = 0: Master requests a write transfer
	// Direction = 1: Master requests a read transfer
	
	uint32_t tmpreg = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
	
	// This bit is set by software, and cleared by hardware after the Start followed by the address
	// sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0.
	tmpreg = I2Cx->CR2;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	617b      	str	r3, [r7, #20]
	
	tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	4b14      	ldr	r3, [pc, #80]	; (80015c0 <I2C_Start+0x74>)
 8001570:	4013      	ands	r3, r2
 8001572:	617b      	str	r3, [r7, #20]
	
	if (Direction == READ_FROM_SLAVE)
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d104      	bne.n	8001584 <I2C_Start+0x38>
		tmpreg |= I2C_CR2_RD_WRN;  // Read from Slave
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e003      	b.n	800158c <I2C_Start+0x40>
	else
		tmpreg &= ~I2C_CR2_RD_WRN; // Write to Slave
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800158a:	617b      	str	r3, [r7, #20]
		
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES));
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	041b      	lsls	r3, r3, #16
 8001596:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800159a:	4313      	orrs	r3, r2
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	4313      	orrs	r3, r2
 80015a0:	617b      	str	r3, [r7, #20]
	
	tmpreg |= I2C_CR2_START;
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015a8:	617b      	str	r3, [r7, #20]
	// RELOAD
	// 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow).
	// 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded).
	// tmpreg |= I2C_CR2_RELOAD;
	
	I2Cx->CR2 = tmpreg; 
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	697a      	ldr	r2, [r7, #20]
 80015ae:	605a      	str	r2, [r3, #4]
//	}
//	
//	if ( (I2Cx->ISR & I2C_ISR_NACKF) == I2C_ISR_NACKF )
//		return -1;  // Failed
	
   	return 0;  // Success
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	371c      	adds	r7, #28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	fc009800 	.word	0xfc009800

080015c4 <I2C_Stop>:

//===============================================================================
//                           I2C Stop
//=============================================================================== 
void I2C_Stop(I2C_TypeDef * I2Cx){
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	// Master: Generate STOP bit after the current byte has been transferred 
	I2Cx->CR2 |= I2C_CR2_STOP;								
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]
	// Wait until STOPF flag is reset
	while( (I2Cx->ISR & I2C_ISR_STOPF) == 0 ); 
 80015d8:	bf00      	nop
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	f003 0320 	and.w	r3, r3, #32
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0f9      	beq.n	80015da <I2C_Stop+0x16>
}
 80015e6:	bf00      	nop
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <I2C_WaitLineIdle>:

//===============================================================================
//                           Wait for the bus is ready
//=============================================================================== 
void I2C_WaitLineIdle(I2C_TypeDef * I2Cx){
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	// Wait until I2C bus is ready
	while( (I2Cx->ISR & I2C_ISR_BUSY) == I2C_ISR_BUSY );	// If busy, wait
 80015fc:	bf00      	nop
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001606:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800160a:	d0f8      	beq.n	80015fe <I2C_WaitLineIdle+0xa>
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <I2C_SendData>:

//===============================================================================
//                           I2C Send Data
//=============================================================================== 
int8_t I2C_SendData(I2C_TypeDef * I2Cx, uint8_t DeviceAddress, uint8_t *pData, uint8_t Size) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b086      	sub	sp, #24
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	461a      	mov	r2, r3
 8001626:	460b      	mov	r3, r1
 8001628:	72fb      	strb	r3, [r7, #11]
 800162a:	4613      	mov	r3, r2
 800162c:	72bb      	strb	r3, [r7, #10]
	int i;
	
	if (Size <= 0 || pData == NULL) 
 800162e:	7abb      	ldrb	r3, [r7, #10]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <I2C_SendData+0x20>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d102      	bne.n	8001640 <I2C_SendData+0x26>
		return -1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
 800163e:	e040      	b.n	80016c2 <I2C_SendData+0xa8>
	
	I2C_WaitLineIdle(I2Cx);
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f7ff ffd7 	bl	80015f4 <I2C_WaitLineIdle>
	
	if (I2C_Start(I2Cx, DeviceAddress, Size, WRITE_TO_SLAVE) < 0 )
 8001646:	7af9      	ldrb	r1, [r7, #11]
 8001648:	7aba      	ldrb	r2, [r7, #10]
 800164a:	2300      	movs	r3, #0
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	f7ff ff7d 	bl	800154c <I2C_Start>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	da02      	bge.n	800165e <I2C_SendData+0x44>
		return -1;
 8001658:	f04f 33ff 	mov.w	r3, #4294967295
 800165c:	e031      	b.n	80016c2 <I2C_SendData+0xa8>
	// Send Data
	// Write the first data in DR register
	// while((I2Cx->ISR & I2C_ISR_TXE) == 0);
	// I2Cx->TXDR = pData[0] & I2C_TXDR_TXDATA;  

	for (i = 0; i < Size; i++) {
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e010      	b.n	8001686 <I2C_SendData+0x6c>
		// TXE is set by hardware when the I2C_TXDR register is empty. It is cleared when the next
		// data to be sent is written in the I2C_TXDR register.
		while( (I2Cx->ISR & I2C_ISR_TXE) == 0 ); 
 8001664:	bf00      	nop
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f9      	beq.n	8001666 <I2C_SendData+0x4c>
		// TXIS bit is set by hardware when the I2C_TXDR register is empty and the data to be
		// transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be
		// sent is written in the I2C_TXDR register.
		// The TXIS flag is not set when a NACK is received.
		// while((I2Cx->ISR & I2C_ISR_TXIS) == 0 );
		I2Cx->TXDR = pData[i] & I2C_TXDR_TXDATA;  // TXE is cleared by writing to the TXDR register.
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	4413      	add	r3, r2
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < Size; i++) {
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	3301      	adds	r3, #1
 8001684:	617b      	str	r3, [r7, #20]
 8001686:	7abb      	ldrb	r3, [r7, #10]
 8001688:	697a      	ldr	r2, [r7, #20]
 800168a:	429a      	cmp	r2, r3
 800168c:	dbea      	blt.n	8001664 <I2C_SendData+0x4a>
	}
	
	// Wait until TC flag is set 
	while((I2Cx->ISR & I2C_ISR_TC) == 0 && (I2Cx->ISR & I2C_ISR_NACKF) == 0);
 800168e:	bf00      	nop
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001698:	2b00      	cmp	r3, #0
 800169a:	d105      	bne.n	80016a8 <I2C_SendData+0x8e>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	f003 0310 	and.w	r3, r3, #16
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0f3      	beq.n	8001690 <I2C_SendData+0x76>
	
	if ( (I2Cx->ISR & I2C_ISR_NACKF) != 0 )
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0310 	and.w	r3, r3, #16
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d002      	beq.n	80016ba <I2C_SendData+0xa0>
		return -1;
 80016b4:	f04f 33ff 	mov.w	r3, #4294967295
 80016b8:	e003      	b.n	80016c2 <I2C_SendData+0xa8>

	I2C_Stop(I2Cx);
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff ff82 	bl	80015c4 <I2C_Stop>
	return 0;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3718      	adds	r7, #24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <I2C1_EV_IRQHandler>:
	
	return 0;
}


void I2C1_EV_IRQHandler(void){
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
	// I2C1->ICR |= 
}
 80016ce:	bf00      	nop
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void){
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <SquareRoot>:
 *
 * \param[in] a_nInput - unsigned integer for which to find the square root
 *
 * \return Integer square root of the input value.
 */
static uint32_t SquareRoot(uint32_t a_nInput) {
 80016e6:	b480      	push	{r7}
 80016e8:	b087      	sub	sp, #28
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
    uint32_t op  = a_nInput;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	617b      	str	r3, [r7, #20]
    uint32_t res = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
    uint32_t one = 1uL << 30; // The second-to-top bit is set: use 1u << 14 for uint16_t type; use 1uL<<30 for uint32_t type
 80016f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016fa:	60fb      	str	r3, [r7, #12]

    // "one" starts at the highest power of four <= than the argument.
    while (one > op) {
 80016fc:	e002      	b.n	8001704 <SquareRoot+0x1e>
        one >>= 2;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	089b      	lsrs	r3, r3, #2
 8001702:	60fb      	str	r3, [r7, #12]
    while (one > op) {
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	429a      	cmp	r2, r3
 800170a:	d8f8      	bhi.n	80016fe <SquareRoot+0x18>
    }

    while (one != 0) {
 800170c:	e016      	b.n	800173c <SquareRoot+0x56>
        if (op >= res + one) {
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4413      	add	r3, r2
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	429a      	cmp	r2, r3
 8001718:	d30a      	bcc.n	8001730 <SquareRoot+0x4a>
            op  = op - (res + one);
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4413      	add	r3, r2
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	617b      	str	r3, [r7, #20]
            res = res +  2 * one;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4413      	add	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        }
        res >>= 1;
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	085b      	lsrs	r3, r3, #1
 8001734:	613b      	str	r3, [r7, #16]
        one >>= 2;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	089b      	lsrs	r3, r3, #2
 800173a:	60fb      	str	r3, [r7, #12]
    while (one != 0) {
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1e5      	bne.n	800170e <SquareRoot+0x28>
    }
    return res;
 8001742:	693b      	ldr	r3, [r7, #16]
}
 8001744:	4618      	mov	r0, r3
 8001746:	371c      	adds	r7, #28
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <get_autocorr_peak_stats>:
//take a look at the original autocorrelation signal at index i and see if
//its a real peak or if its just a fake "noisy" peak corresponding to
//non-walking. basically just count the number of points of the
//autocorrelation peak to the right and left of the peak. this function gets
//the number of points to the right and left of the peak, as well as the delta amplitude
static void get_autocorr_peak_stats(int64_t *autocorr_buff, uint8_t *neg_slope_count, int64_t *delta_amplitude_right, uint8_t *pos_slope_count, int64_t *delta_amplitude_left, uint8_t peak_ind) {
 8001750:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001754:	b088      	sub	sp, #32
 8001756:	af00      	add	r7, sp, #0
 8001758:	6178      	str	r0, [r7, #20]
 800175a:	6139      	str	r1, [r7, #16]
 800175c:	60fa      	str	r2, [r7, #12]
 800175e:	60bb      	str	r3, [r7, #8]

    //first look to the right of the peak. walk forward until the slope begins decreasing
    uint8_t  neg_slope_ind = peak_ind;
 8001760:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001764:	77fb      	strb	r3, [r7, #31]
    uint16_t loop_limit    = NUM_AUTOCORR_LAGS-1;
 8001766:	2331      	movs	r3, #49	; 0x31
 8001768:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 800176a:	e008      	b.n	800177e <get_autocorr_peak_stats+0x2e>
        *neg_slope_count = *neg_slope_count + 1;
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	b2da      	uxtb	r2, r3
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	701a      	strb	r2, [r3, #0]
        neg_slope_ind    = neg_slope_ind + 1;
 8001778:	7ffb      	ldrb	r3, [r7, #31]
 800177a:	3301      	adds	r3, #1
 800177c:	77fb      	strb	r3, [r7, #31]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 800177e:	7ffb      	ldrb	r3, [r7, #31]
 8001780:	3301      	adds	r3, #1
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	4413      	add	r3, r2
 8001788:	e9d3 0100 	ldrd	r0, r1, [r3]
 800178c:	7ffb      	ldrb	r3, [r7, #31]
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	4413      	add	r3, r2
 8001794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001798:	1a86      	subs	r6, r0, r2
 800179a:	603e      	str	r6, [r7, #0]
 800179c:	eb61 0303 	sbc.w	r3, r1, r3
 80017a0:	607b      	str	r3, [r7, #4]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	da04      	bge.n	80017b2 <get_autocorr_peak_stats+0x62>
 80017a8:	7ffb      	ldrb	r3, [r7, #31]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	8bba      	ldrh	r2, [r7, #28]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d8dc      	bhi.n	800176c <get_autocorr_peak_stats+0x1c>
    }

    //get the delta amplitude between peak and right trough
    *delta_amplitude_right = autocorr_buff[peak_ind] - autocorr_buff[neg_slope_ind];
 80017b2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	4413      	add	r3, r2
 80017bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017c0:	7ffb      	ldrb	r3, [r7, #31]
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	4413      	add	r3, r2
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	ebb0 0a02 	subs.w	sl, r0, r2
 80017d0:	eb61 0b03 	sbc.w	fp, r1, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	e9c3 ab00 	strd	sl, fp, [r3]

    //next look to the left of the peak. walk backward until the slope begins increasing
    uint8_t pos_slope_ind = peak_ind;
 80017da:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80017de:	77bb      	strb	r3, [r7, #30]
    loop_limit    = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 80017e4:	e008      	b.n	80017f8 <get_autocorr_peak_stats+0xa8>
        *pos_slope_count = *pos_slope_count + 1;
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	3301      	adds	r3, #1
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	701a      	strb	r2, [r3, #0]
        pos_slope_ind    = pos_slope_ind - 1;
 80017f2:	7fbb      	ldrb	r3, [r7, #30]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	77bb      	strb	r3, [r7, #30]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 80017f8:	7fbb      	ldrb	r3, [r7, #30]
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	4413      	add	r3, r2
 8001800:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001804:	7fbb      	ldrb	r3, [r7, #30]
 8001806:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800180a:	3b01      	subs	r3, #1
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	697a      	ldr	r2, [r7, #20]
 8001810:	4413      	add	r3, r2
 8001812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001816:	1a84      	subs	r4, r0, r2
 8001818:	eb61 0503 	sbc.w	r5, r1, r3
 800181c:	2c01      	cmp	r4, #1
 800181e:	f175 0300 	sbcs.w	r3, r5, #0
 8001822:	db04      	blt.n	800182e <get_autocorr_peak_stats+0xde>
 8001824:	7fbb      	ldrb	r3, [r7, #30]
 8001826:	b29b      	uxth	r3, r3
 8001828:	8bba      	ldrh	r2, [r7, #28]
 800182a:	429a      	cmp	r2, r3
 800182c:	d3db      	bcc.n	80017e6 <get_autocorr_peak_stats+0x96>
    }

    //get the delta amplitude between the peak and the left trough
    *delta_amplitude_left = autocorr_buff[peak_ind] - autocorr_buff[pos_slope_ind];
 800182e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	4413      	add	r3, r2
 8001838:	e9d3 0100 	ldrd	r0, r1, [r3]
 800183c:	7fbb      	ldrb	r3, [r7, #30]
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	697a      	ldr	r2, [r7, #20]
 8001842:	4413      	add	r3, r2
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	ebb0 0802 	subs.w	r8, r0, r2
 800184c:	eb61 0903 	sbc.w	r9, r1, r3
 8001850:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001852:	e9c3 8900 	strd	r8, r9, [r3]
}
 8001856:	bf00      	nop
 8001858:	3720      	adds	r7, #32
 800185a:	46bd      	mov	sp, r7
 800185c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001860:	4770      	bx	lr

08001862 <get_precise_peakind>:


//use the original autocorrelation signal to hone in on the
//exact peak index. this corresponds to the point where the points to the
//left and right are less than the current point
static uint8_t get_precise_peakind(int64_t *autocorr_buff, uint8_t peak_ind) {
 8001862:	b480      	push	{r7}
 8001864:	b085      	sub	sp, #20
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	460b      	mov	r3, r1
 800186c:	70fb      	strb	r3, [r7, #3]
    uint8_t loop_limit = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	73fb      	strb	r3, [r7, #15]
    if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1])) {
 8001872:	78fb      	ldrb	r3, [r7, #3]
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	4413      	add	r3, r2
 800187a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187e:	78f9      	ldrb	r1, [r7, #3]
 8001880:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8001884:	3901      	subs	r1, #1
 8001886:	00c9      	lsls	r1, r1, #3
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	4401      	add	r1, r0
 800188c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001890:	4290      	cmp	r0, r2
 8001892:	eb71 0303 	sbcs.w	r3, r1, r3
 8001896:	da11      	bge.n	80018bc <get_precise_peakind+0x5a>
 8001898:	78fb      	ldrb	r3, [r7, #3]
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	78f9      	ldrb	r1, [r7, #3]
 80018a6:	3101      	adds	r1, #1
 80018a8:	00c9      	lsls	r1, r1, #3
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	4401      	add	r1, r0
 80018ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018b2:	4290      	cmp	r0, r2
 80018b4:	eb71 0303 	sbcs.w	r3, r1, r3
 80018b8:	f2c0 8087 	blt.w	80019ca <get_precise_peakind+0x168>
        //peak_ind is perfectly set at the peak. nothing to do
    }
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80018bc:	78fb      	ldrb	r3, [r7, #3]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	4413      	add	r3, r2
 80018c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c8:	78f9      	ldrb	r1, [r7, #3]
 80018ca:	3101      	adds	r1, #1
 80018cc:	00c9      	lsls	r1, r1, #3
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	4401      	add	r1, r0
 80018d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018d6:	4290      	cmp	r0, r2
 80018d8:	eb71 0303 	sbcs.w	r3, r1, r3
 80018dc:	da43      	bge.n	8001966 <get_precise_peakind+0x104>
 80018de:	78fb      	ldrb	r3, [r7, #3]
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018ea:	78fb      	ldrb	r3, [r7, #3]
 80018ec:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80018f0:	3b01      	subs	r3, #1
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	4413      	add	r3, r2
 80018f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fc:	4290      	cmp	r0, r2
 80018fe:	eb71 0303 	sbcs.w	r3, r1, r3
 8001902:	da30      	bge.n	8001966 <get_precise_peakind+0x104>
        //peak is to the left. keep moving in that direction
        loop_limit = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 8001908:	e005      	b.n	8001916 <get_precise_peakind+0xb4>
            peak_ind = peak_ind - 1;
 800190a:	78fb      	ldrb	r3, [r7, #3]
 800190c:	3b01      	subs	r3, #1
 800190e:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	3301      	adds	r3, #1
 8001914:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 8001916:	78fb      	ldrb	r3, [r7, #3]
 8001918:	00db      	lsls	r3, r3, #3
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	78f9      	ldrb	r1, [r7, #3]
 8001924:	3101      	adds	r1, #1
 8001926:	00c9      	lsls	r1, r1, #3
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	4401      	add	r1, r0
 800192c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001930:	4290      	cmp	r0, r2
 8001932:	eb71 0303 	sbcs.w	r3, r1, r3
 8001936:	da47      	bge.n	80019c8 <get_precise_peakind+0x166>
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	4413      	add	r3, r2
 8001940:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001944:	78fb      	ldrb	r3, [r7, #3]
 8001946:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800194a:	3b01      	subs	r3, #1
 800194c:	00db      	lsls	r3, r3, #3
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001956:	4290      	cmp	r0, r2
 8001958:	eb71 0303 	sbcs.w	r3, r1, r3
 800195c:	da34      	bge.n	80019c8 <get_precise_peakind+0x166>
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	2b09      	cmp	r3, #9
 8001962:	d9d2      	bls.n	800190a <get_precise_peakind+0xa8>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 8001964:	e030      	b.n	80019c8 <get_precise_peakind+0x166>
        }
    }
    else {
        //peak is to the right. keep moving in that direction
        loop_limit = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 800196a:	e005      	b.n	8001978 <get_precise_peakind+0x116>
            peak_ind = peak_ind + 1;
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	3301      	adds	r3, #1
 8001970:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	3301      	adds	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 8001978:	78fb      	ldrb	r3, [r7, #3]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001984:	78f9      	ldrb	r1, [r7, #3]
 8001986:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 800198a:	3901      	subs	r1, #1
 800198c:	00c9      	lsls	r1, r1, #3
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	4401      	add	r1, r0
 8001992:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001996:	4290      	cmp	r0, r2
 8001998:	eb71 0303 	sbcs.w	r3, r1, r3
 800199c:	da15      	bge.n	80019ca <get_precise_peakind+0x168>
 800199e:	78fb      	ldrb	r3, [r7, #3]
 80019a0:	00db      	lsls	r3, r3, #3
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019aa:	78fb      	ldrb	r3, [r7, #3]
 80019ac:	3301      	adds	r3, #1
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b8:	4290      	cmp	r0, r2
 80019ba:	eb71 0303 	sbcs.w	r3, r1, r3
 80019be:	da04      	bge.n	80019ca <get_precise_peakind+0x168>
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	2b09      	cmp	r3, #9
 80019c4:	d9d2      	bls.n	800196c <get_precise_peakind+0x10a>
 80019c6:	e000      	b.n	80019ca <get_precise_peakind+0x168>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80019c8:	bf00      	nop
        }
    }
    return peak_ind;
 80019ca:	78fb      	ldrb	r3, [r7, #3]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <derivative>:


//calculate deriviative via FIR filter
static void derivative(int64_t *autocorr_buff, int64_t *deriv) {
 80019d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80019dc:	b086      	sub	sp, #24
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	6039      	str	r1, [r7, #0]

    uint8_t n          = 0;
 80019e4:	2100      	movs	r1, #0
 80019e6:	75f9      	strb	r1, [r7, #23]
    uint8_t i          = 0;
 80019e8:	2100      	movs	r1, #0
 80019ea:	75b9      	strb	r1, [r7, #22]
    int64_t temp_deriv = 0;
 80019ec:	f04f 0000 	mov.w	r0, #0
 80019f0:	f04f 0100 	mov.w	r1, #0
 80019f4:	e9c7 0102 	strd	r0, r1, [r7, #8]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 80019f8:	2100      	movs	r1, #0
 80019fa:	75f9      	strb	r1, [r7, #23]
 80019fc:	e03e      	b.n	8001a7c <derivative+0xa4>
        temp_deriv = 0;
 80019fe:	f04f 0000 	mov.w	r0, #0
 8001a02:	f04f 0100 	mov.w	r1, #0
 8001a06:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	75b9      	strb	r1, [r7, #22]
 8001a0e:	e027      	b.n	8001a60 <derivative+0x88>
            if (n-i >= 0) {     //handle the case when n < filter length
 8001a10:	7df8      	ldrb	r0, [r7, #23]
 8001a12:	7db9      	ldrb	r1, [r7, #22]
 8001a14:	1a41      	subs	r1, r0, r1
 8001a16:	2900      	cmp	r1, #0
 8001a18:	db1f      	blt.n	8001a5a <derivative+0x82>
                temp_deriv += deriv_coeffs[i]*autocorr_buff[n-i];
 8001a1a:	7db9      	ldrb	r1, [r7, #22]
 8001a1c:	481c      	ldr	r0, [pc, #112]	; (8001a90 <derivative+0xb8>)
 8001a1e:	5641      	ldrsb	r1, [r0, r1]
 8001a20:	b249      	sxtb	r1, r1
 8001a22:	17c8      	asrs	r0, r1, #31
 8001a24:	460c      	mov	r4, r1
 8001a26:	4605      	mov	r5, r0
 8001a28:	7df8      	ldrb	r0, [r7, #23]
 8001a2a:	7db9      	ldrb	r1, [r7, #22]
 8001a2c:	1a41      	subs	r1, r0, r1
 8001a2e:	00c9      	lsls	r1, r1, #3
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	4401      	add	r1, r0
 8001a34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a38:	fb00 fc05 	mul.w	ip, r0, r5
 8001a3c:	fb04 f601 	mul.w	r6, r4, r1
 8001a40:	4466      	add	r6, ip
 8001a42:	fba4 2300 	umull	r2, r3, r4, r0
 8001a46:	18f1      	adds	r1, r6, r3
 8001a48:	460b      	mov	r3, r1
 8001a4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a4e:	eb10 0802 	adds.w	r8, r0, r2
 8001a52:	eb41 0903 	adc.w	r9, r1, r3
 8001a56:	e9c7 8902 	strd	r8, r9, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 8001a5a:	7db9      	ldrb	r1, [r7, #22]
 8001a5c:	3101      	adds	r1, #1
 8001a5e:	75b9      	strb	r1, [r7, #22]
 8001a60:	7db9      	ldrb	r1, [r7, #22]
 8001a62:	2904      	cmp	r1, #4
 8001a64:	d9d4      	bls.n	8001a10 <derivative+0x38>
            }
        }
        deriv[n] = temp_deriv;
 8001a66:	7df9      	ldrb	r1, [r7, #23]
 8001a68:	00c9      	lsls	r1, r1, #3
 8001a6a:	6838      	ldr	r0, [r7, #0]
 8001a6c:	1846      	adds	r6, r0, r1
 8001a6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a72:	e9c6 0100 	strd	r0, r1, [r6]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 8001a76:	7df9      	ldrb	r1, [r7, #23]
 8001a78:	3101      	adds	r1, #1
 8001a7a:	75f9      	strb	r1, [r7, #23]
 8001a7c:	7df9      	ldrb	r1, [r7, #23]
 8001a7e:	2931      	cmp	r1, #49	; 0x31
 8001a80:	d9bd      	bls.n	80019fe <derivative+0x26>
    }
}
 8001a82:	bf00      	nop
 8001a84:	bf00      	nop
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001a8e:	4770      	bx	lr
 8001a90:	20000000 	.word	0x20000000

08001a94 <autocorr>:


//autocorrelation function
//this takes a lot of computation. there are efficient implementations, but this is more intuitive
static void autocorr(int32_t *lpf, int64_t *autocorr_buff) {
 8001a94:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]

    uint8_t lag;
    uint16_t i;
    int64_t temp_ac;
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	75f9      	strb	r1, [r7, #23]
 8001aa4:	e03f      	b.n	8001b26 <autocorr+0x92>
        temp_ac = 0;
 8001aa6:	f04f 0000 	mov.w	r0, #0
 8001aaa:	f04f 0100 	mov.w	r1, #0
 8001aae:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	82b9      	strh	r1, [r7, #20]
 8001ab6:	e025      	b.n	8001b04 <autocorr+0x70>
            temp_ac += (int64_t)lpf[i]*(int64_t)lpf[i+lag];
 8001ab8:	8ab9      	ldrh	r1, [r7, #20]
 8001aba:	0089      	lsls	r1, r1, #2
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	4401      	add	r1, r0
 8001ac0:	6809      	ldr	r1, [r1, #0]
 8001ac2:	17c8      	asrs	r0, r1, #31
 8001ac4:	460c      	mov	r4, r1
 8001ac6:	4605      	mov	r5, r0
 8001ac8:	8ab8      	ldrh	r0, [r7, #20]
 8001aca:	7df9      	ldrb	r1, [r7, #23]
 8001acc:	4401      	add	r1, r0
 8001ace:	0089      	lsls	r1, r1, #2
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	4401      	add	r1, r0
 8001ad4:	6809      	ldr	r1, [r1, #0]
 8001ad6:	17c8      	asrs	r0, r1, #31
 8001ad8:	4688      	mov	r8, r1
 8001ada:	4681      	mov	r9, r0
 8001adc:	fb08 f005 	mul.w	r0, r8, r5
 8001ae0:	fb04 f109 	mul.w	r1, r4, r9
 8001ae4:	4401      	add	r1, r0
 8001ae6:	fba4 2308 	umull	r2, r3, r4, r8
 8001aea:	4419      	add	r1, r3
 8001aec:	460b      	mov	r3, r1
 8001aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001af2:	eb10 0a02 	adds.w	sl, r0, r2
 8001af6:	eb41 0b03 	adc.w	fp, r1, r3
 8001afa:	e9c7 ab02 	strd	sl, fp, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 8001afe:	8ab9      	ldrh	r1, [r7, #20]
 8001b00:	3101      	adds	r1, #1
 8001b02:	82b9      	strh	r1, [r7, #20]
 8001b04:	8ab8      	ldrh	r0, [r7, #20]
 8001b06:	7df9      	ldrb	r1, [r7, #23]
 8001b08:	f1c1 0150 	rsb	r1, r1, #80	; 0x50
 8001b0c:	4288      	cmp	r0, r1
 8001b0e:	dbd3      	blt.n	8001ab8 <autocorr+0x24>
        }
        autocorr_buff[lag] = temp_ac;
 8001b10:	7df9      	ldrb	r1, [r7, #23]
 8001b12:	00c9      	lsls	r1, r1, #3
 8001b14:	6838      	ldr	r0, [r7, #0]
 8001b16:	1846      	adds	r6, r0, r1
 8001b18:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b1c:	e9c6 0100 	strd	r0, r1, [r6]
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 8001b20:	7df9      	ldrb	r1, [r7, #23]
 8001b22:	3101      	adds	r1, #1
 8001b24:	75f9      	strb	r1, [r7, #23]
 8001b26:	7df9      	ldrb	r1, [r7, #23]
 8001b28:	2931      	cmp	r1, #49	; 0x31
 8001b2a:	d9bc      	bls.n	8001aa6 <autocorr+0x12>
    }
}
 8001b2c:	bf00      	nop
 8001b2e:	bf00      	nop
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001b38:	4770      	bx	lr
	...

08001b3c <remove_mean>:


//calculate and remove the mean
static void remove_mean(int32_t *lpf) {
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

    int32_t sum = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]
    uint16_t i;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b48:	2300      	movs	r3, #0
 8001b4a:	817b      	strh	r3, [r7, #10]
 8001b4c:	e00a      	b.n	8001b64 <remove_mean+0x28>
        sum += lpf[i];
 8001b4e:	897b      	ldrh	r3, [r7, #10]
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b5e:	897b      	ldrh	r3, [r7, #10]
 8001b60:	3301      	adds	r3, #1
 8001b62:	817b      	strh	r3, [r7, #10]
 8001b64:	897b      	ldrh	r3, [r7, #10]
 8001b66:	2b4f      	cmp	r3, #79	; 0x4f
 8001b68:	d9f1      	bls.n	8001b4e <remove_mean+0x12>
    }
    sum = sum/(NUM_TUPLES);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	4a11      	ldr	r2, [pc, #68]	; (8001bb4 <remove_mean+0x78>)
 8001b6e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b72:	1152      	asrs	r2, r2, #5
 8001b74:	17db      	asrs	r3, r3, #31
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	60fb      	str	r3, [r7, #12]

    for (i = 0; i < NUM_TUPLES; i++) {
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	817b      	strh	r3, [r7, #10]
 8001b7e:	e00e      	b.n	8001b9e <remove_mean+0x62>
        lpf[i] = lpf[i] - sum;
 8001b80:	897b      	ldrh	r3, [r7, #10]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	4413      	add	r3, r2
 8001b88:	6819      	ldr	r1, [r3, #0]
 8001b8a:	897b      	ldrh	r3, [r7, #10]
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	1a8a      	subs	r2, r1, r2
 8001b96:	601a      	str	r2, [r3, #0]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b98:	897b      	ldrh	r3, [r7, #10]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	817b      	strh	r3, [r7, #10]
 8001b9e:	897b      	ldrh	r3, [r7, #10]
 8001ba0:	2b4f      	cmp	r3, #79	; 0x4f
 8001ba2:	d9ed      	bls.n	8001b80 <remove_mean+0x44>
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	66666667 	.word	0x66666667

08001bb8 <lowpassfilt>:


//FIR low pass filter
static void lowpassfilt(uint8_t *mag_sqrt, int32_t *lpf) {
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]

    uint16_t n;
    uint8_t i;
    int32_t temp_lpf;
    for (n = 0; n < NUM_TUPLES; n++) {
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	81fb      	strh	r3, [r7, #14]
 8001bc6:	e028      	b.n	8001c1a <lowpassfilt+0x62>
        temp_lpf = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 8001bcc:	2300      	movs	r3, #0
 8001bce:	737b      	strb	r3, [r7, #13]
 8001bd0:	e017      	b.n	8001c02 <lowpassfilt+0x4a>
            if (n-i >= 0) {     //handle the case when n < filter length
 8001bd2:	89fa      	ldrh	r2, [r7, #14]
 8001bd4:	7b7b      	ldrb	r3, [r7, #13]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	db0f      	blt.n	8001bfc <lowpassfilt+0x44>
                temp_lpf += (int32_t)lpf_coeffs[i]*(int32_t)mag_sqrt[n-i];
 8001bdc:	7b7b      	ldrb	r3, [r7, #13]
 8001bde:	4a14      	ldr	r2, [pc, #80]	; (8001c30 <lowpassfilt+0x78>)
 8001be0:	56d3      	ldrsb	r3, [r2, r3]
 8001be2:	4619      	mov	r1, r3
 8001be4:	89fa      	ldrh	r2, [r7, #14]
 8001be6:	7b7b      	ldrb	r3, [r7, #13]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	461a      	mov	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4413      	add	r3, r2
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	fb01 f303 	mul.w	r3, r1, r3
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 8001bfc:	7b7b      	ldrb	r3, [r7, #13]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	737b      	strb	r3, [r7, #13]
 8001c02:	7b7b      	ldrb	r3, [r7, #13]
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d9e4      	bls.n	8001bd2 <lowpassfilt+0x1a>
            }
        }
        lpf[n] = temp_lpf;
 8001c08:	89fb      	ldrh	r3, [r7, #14]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	68ba      	ldr	r2, [r7, #8]
 8001c12:	601a      	str	r2, [r3, #0]
    for (n = 0; n < NUM_TUPLES; n++) {
 8001c14:	89fb      	ldrh	r3, [r7, #14]
 8001c16:	3301      	adds	r3, #1
 8001c18:	81fb      	strh	r3, [r7, #14]
 8001c1a:	89fb      	ldrh	r3, [r7, #14]
 8001c1c:	2b4f      	cmp	r3, #79	; 0x4f
 8001c1e:	d9d3      	bls.n	8001bc8 <lowpassfilt+0x10>
    }
}
 8001c20:	bf00      	nop
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	20000008 	.word	0x20000008
 8001c34:	00000000 	.word	0x00000000

08001c38 <count_steps>:


//algorithm interface
uint8_t count_steps(int8_t *data) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08c      	sub	sp, #48	; 0x30
 8001c3c:	af02      	add	r7, sp, #8
 8001c3e:	6078      	str	r0, [r7, #4]
    //assume data is in the format data = [x1,y1,z1,x2,y2,z2...etc]
    //calculate the magnitude of each of triplet ie temp_mag = [x1^2+y1^2+z1^2]
    //then temp_mag = sqrt(temp_mag)
    uint16_t i;
    uint16_t temp_mag;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001c40:	2300      	movs	r3, #0
 8001c42:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001c44:	e054      	b.n	8001cf0 <count_steps+0xb8>
        temp_mag = (uint16_t)((uint16_t)data[i*3+0]*(uint16_t)data[i*3+0] + (uint16_t)data[i*3+1]*(uint16_t)data[i*3+1] + (uint16_t)data[i*3+2]*(uint16_t)data[i*3+2]);
 8001c46:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c48:	4613      	mov	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	461a      	mov	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4413      	add	r3, r2
 8001c54:	f993 3000 	ldrsb.w	r3, [r3]
 8001c58:	b299      	uxth	r1, r3
 8001c5a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	461a      	mov	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4413      	add	r3, r2
 8001c68:	f993 3000 	ldrsb.w	r3, [r3]
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	fb11 f303 	smulbb	r3, r1, r3
 8001c72:	b299      	uxth	r1, r3
 8001c74:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	f993 3000 	ldrsb.w	r3, [r3]
 8001c86:	b298      	uxth	r0, r3
 8001c88:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4413      	add	r3, r2
 8001c90:	3301      	adds	r3, #1
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	f993 3000 	ldrsb.w	r3, [r3]
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	fb10 f303 	smulbb	r3, r0, r3
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	440b      	add	r3, r1
 8001ca4:	b299      	uxth	r1, r3
 8001ca6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	3302      	adds	r3, #2
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	f993 3000 	ldrsb.w	r3, [r3]
 8001cb8:	b298      	uxth	r0, r3
 8001cba:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	fb10 f303 	smulbb	r3, r0, r3
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	440b      	add	r3, r1
 8001cd6:	847b      	strh	r3, [r7, #34]	; 0x22
        mag_sqrt[i] = (uint8_t)SquareRoot(temp_mag);
 8001cd8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff fd03 	bl	80016e6 <SquareRoot>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ce4:	b2d1      	uxtb	r1, r2
 8001ce6:	4a5a      	ldr	r2, [pc, #360]	; (8001e50 <count_steps+0x218>)
 8001ce8:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001cea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cec:	3301      	adds	r3, #1
 8001cee:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001cf0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cf2:	2b4f      	cmp	r3, #79	; 0x4f
 8001cf4:	d9a7      	bls.n	8001c46 <count_steps+0xe>
    }

    //apply low pass filter to mag_sqrt, result is stored in lpf
    lowpassfilt(mag_sqrt, lpf);
 8001cf6:	4957      	ldr	r1, [pc, #348]	; (8001e54 <count_steps+0x21c>)
 8001cf8:	4855      	ldr	r0, [pc, #340]	; (8001e50 <count_steps+0x218>)
 8001cfa:	f7ff ff5d 	bl	8001bb8 <lowpassfilt>

    //remove mean from lpf, store result in lpf
    remove_mean(lpf);
 8001cfe:	4855      	ldr	r0, [pc, #340]	; (8001e54 <count_steps+0x21c>)
 8001d00:	f7ff ff1c 	bl	8001b3c <remove_mean>

    //do the autocorrelation on the lpf buffer, store the result in autocorr_buff
    autocorr(lpf, autocorr_buff);
 8001d04:	4954      	ldr	r1, [pc, #336]	; (8001e58 <count_steps+0x220>)
 8001d06:	4853      	ldr	r0, [pc, #332]	; (8001e54 <count_steps+0x21c>)
 8001d08:	f7ff fec4 	bl	8001a94 <autocorr>

    //get the derivative of the autocorr_buff, store in deriv
    derivative(autocorr_buff, deriv);
 8001d0c:	4953      	ldr	r1, [pc, #332]	; (8001e5c <count_steps+0x224>)
 8001d0e:	4852      	ldr	r0, [pc, #328]	; (8001e58 <count_steps+0x220>)
 8001d10:	f7ff fe62 	bl	80019d8 <derivative>

    //look for first zero crossing where derivative goes from positive to negative. that
    //corresponds to the first positive peak in the autocorrelation. look at two samples
    //instead of just one to maybe reduce the chances of getting tricked by noise
    uint8_t peak_ind = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //start index is set to 8 lags, which corresponds to a walking rate of 2.5Hz @20Hz sampling rate. its probably
    //running if its faster than this
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001d1a:	2308      	movs	r3, #8
 8001d1c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d1e:	e02f      	b.n	8001d80 <count_steps+0x148>
        if ((deriv[i] > 0) && (deriv[i-1] > 0) && (deriv[i-2] < 0) && (deriv[i-3] < 0)) {
 8001d20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d22:	4a4e      	ldr	r2, [pc, #312]	; (8001e5c <count_steps+0x224>)
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	4413      	add	r3, r2
 8001d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2c:	2a01      	cmp	r2, #1
 8001d2e:	f173 0300 	sbcs.w	r3, r3, #0
 8001d32:	db22      	blt.n	8001d7a <count_steps+0x142>
 8001d34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d36:	3b01      	subs	r3, #1
 8001d38:	4a48      	ldr	r2, [pc, #288]	; (8001e5c <count_steps+0x224>)
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	4413      	add	r3, r2
 8001d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d42:	2a01      	cmp	r2, #1
 8001d44:	f173 0300 	sbcs.w	r3, r3, #0
 8001d48:	db17      	blt.n	8001d7a <count_steps+0x142>
 8001d4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d4c:	3b02      	subs	r3, #2
 8001d4e:	4a43      	ldr	r2, [pc, #268]	; (8001e5c <count_steps+0x224>)
 8001d50:	00db      	lsls	r3, r3, #3
 8001d52:	4413      	add	r3, r2
 8001d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	da0e      	bge.n	8001d7a <count_steps+0x142>
 8001d5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d5e:	3b03      	subs	r3, #3
 8001d60:	4a3e      	ldr	r2, [pc, #248]	; (8001e5c <count_steps+0x224>)
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	4413      	add	r3, r2
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	da05      	bge.n	8001d7a <count_steps+0x142>
            peak_ind = i-1;
 8001d6e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	3b01      	subs	r3, #1
 8001d74:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
            break;
 8001d78:	e005      	b.n	8001d86 <count_steps+0x14e>
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001d7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d82:	2b31      	cmp	r3, #49	; 0x31
 8001d84:	d9cc      	bls.n	8001d20 <count_steps+0xe8>
        }
    }

    //hone in on the exact peak index
    peak_ind = get_precise_peakind(autocorr_buff, peak_ind);
 8001d86:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4832      	ldr	r0, [pc, #200]	; (8001e58 <count_steps+0x220>)
 8001d8e:	f7ff fd68 	bl	8001862 <get_precise_peakind>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //printf("peak ind: %i\n", peak_ind);

    //get autocorrelation peak stats
    uint8_t neg_slope_count = 0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    int64_t delta_amplitude_right = 0;
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    uint8_t pos_slope_count = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	75fb      	strb	r3, [r7, #23]
    int64_t delta_amplitude_left = 0;
 8001dae:	f04f 0200 	mov.w	r2, #0
 8001db2:	f04f 0300 	mov.w	r3, #0
 8001db6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    get_autocorr_peak_stats(autocorr_buff, &neg_slope_count, &delta_amplitude_right, &pos_slope_count, &delta_amplitude_left, peak_ind);
 8001dba:	f107 0017 	add.w	r0, r7, #23
 8001dbe:	f107 0218 	add.w	r2, r7, #24
 8001dc2:	f107 0121 	add.w	r1, r7, #33	; 0x21
 8001dc6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001dca:	9301      	str	r3, [sp, #4]
 8001dcc:	f107 0308 	add.w	r3, r7, #8
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4820      	ldr	r0, [pc, #128]	; (8001e58 <count_steps+0x220>)
 8001dd6:	f7ff fcbb 	bl	8001750 <get_autocorr_peak_stats>

    //now check the conditions to see if it was a real peak or not, and if so, calculate the number of steps
    uint8_t num_steps = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    if ((pos_slope_count > AUTOCORR_MIN_HALF_LEN) && (neg_slope_count > AUTOCORR_MIN_HALF_LEN) && (delta_amplitude_right > AUTOCORR_DELTA_AMPLITUDE_THRESH) && (delta_amplitude_left > AUTOCORR_DELTA_AMPLITUDE_THRESH)) {
 8001de0:	7dfb      	ldrb	r3, [r7, #23]
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d927      	bls.n	8001e36 <count_steps+0x1fe>
 8001de6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d923      	bls.n	8001e36 <count_steps+0x1fe>
 8001dee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001df2:	4610      	mov	r0, r2
 8001df4:	4619      	mov	r1, r3
 8001df6:	f7fe fbe1 	bl	80005bc <__aeabi_l2d>
 8001dfa:	a313      	add	r3, pc, #76	; (adr r3, 8001e48 <count_steps+0x210>)
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	f7fe fe9a 	bl	8000b38 <__aeabi_dcmpgt>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d015      	beq.n	8001e36 <count_steps+0x1fe>
 8001e0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e0e:	4610      	mov	r0, r2
 8001e10:	4619      	mov	r1, r3
 8001e12:	f7fe fbd3 	bl	80005bc <__aeabi_l2d>
 8001e16:	a30c      	add	r3, pc, #48	; (adr r3, 8001e48 <count_steps+0x210>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fe8c 	bl	8000b38 <__aeabi_dcmpgt>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d007      	beq.n	8001e36 <count_steps+0x1fe>
        //the period is peak_ind/sampling_rate seconds. that corresponds to a frequency of 1/period
        //with the frequency known, and the number of seconds is 4 seconds, you can then find out the number of steps
        num_steps = (SAMPLING_RATE*WINDOW_LENGTH)/peak_ind;
 8001e26:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e2a:	2250      	movs	r2, #80	; 0x50
 8001e2c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001e30:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001e34:	e002      	b.n	8001e3c <count_steps+0x204>
    } else {
        //not a valid autocorrelation peak
        num_steps = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    }

    //printf("num steps: %i\n", num_steps);
    return num_steps;
 8001e3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3728      	adds	r7, #40	; 0x28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	00000000 	.word	0x00000000
 8001e4c:	41bdcd65 	.word	0x41bdcd65
 8001e50:	2000023c 	.word	0x2000023c
 8001e54:	2000028c 	.word	0x2000028c
 8001e58:	200003d0 	.word	0x200003d0
 8001e5c:	20000560 	.word	0x20000560

08001e60 <lis3dh_init>:

#define I2C_READ_BIT   (1)
#define I2C_WRITE_BIT  (0)
#define TIMEOUT_MS     (50)

HAL_StatusTypeDef lis3dh_init(lis3dh_t *lis3dh, I2C_HandleTypeDef *i2c, uint8_t *buf, uint16_t bufsize) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
 8001e6c:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;

	lis3dh->i2c = i2c;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	601a      	str	r2, [r3, #0]
	lis3dh->i2c_addr = LIS3DH_ADDR << 1;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2230      	movs	r2, #48	; 0x30
 8001e78:	809a      	strh	r2, [r3, #4]
	lis3dh->buf = buf;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	61da      	str	r2, [r3, #28]
	lis3dh->bufsize = bufsize;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	887a      	ldrh	r2, [r7, #2]
 8001e84:	831a      	strh	r2, [r3, #24]

	/* Let device wake up. */
	HAL_Delay(LID3DH_POWER_UP_MS);
 8001e86:	200a      	movs	r0, #10
 8001e88:	f001 fb5e 	bl	8003548 <HAL_Delay>

	status = HAL_I2C_IsDeviceReady(lis3dh->i2c, lis3dh->i2c_addr, 1, TIMEOUT_MS);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	8899      	ldrh	r1, [r3, #4]
 8001e94:	2332      	movs	r3, #50	; 0x32
 8001e96:	2201      	movs	r2, #1
 8001e98:	f002 f978 	bl	800418c <HAL_I2C_IsDeviceReady>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <lis3dh_init+0x4a>
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	e032      	b.n	8001f10 <lis3dh_init+0xb0>

    /* Confirm the device identifies itself as expected. */
	status = lis3dh_read(lis3dh, REG_WHO_AM_I, 1);
 8001eaa:	2201      	movs	r2, #1
 8001eac:	210f      	movs	r1, #15
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f000 f850 	bl	8001f54 <lis3dh_read>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001eb8:	7dfb      	ldrb	r3, [r7, #23]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <lis3dh_init+0x62>
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
 8001ec0:	e026      	b.n	8001f10 <lis3dh_init+0xb0>
	if (lis3dh->buf[0] != LIS3DH_DEVICE_ID) return HAL_ERROR;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b33      	cmp	r3, #51	; 0x33
 8001eca:	d001      	beq.n	8001ed0 <lis3dh_init+0x70>
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e01f      	b.n	8001f10 <lis3dh_init+0xb0>

	// Set power mode to operational; Enable all axes; Normal operation.
	status = lis3dh_write(lis3dh, REG_CTRL_REG1, DATA_RATE_NORM_1kHz344 | 0x07);
 8001ed0:	2297      	movs	r2, #151	; 0x97
 8001ed2:	2120      	movs	r1, #32
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f000 f864 	bl	8001fa2 <lis3dh_write>
 8001eda:	4603      	mov	r3, r0
 8001edc:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ede:	7dfb      	ldrb	r3, [r7, #23]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <lis3dh_init+0x88>
 8001ee4:	7dfb      	ldrb	r3, [r7, #23]
 8001ee6:	e013      	b.n	8001f10 <lis3dh_init+0xb0>

	// High resolution; BDU enabled.
	status = lis3dh_write(lis3dh, REG_CTRL_REG4, 0x88);
 8001ee8:	2288      	movs	r2, #136	; 0x88
 8001eea:	2123      	movs	r1, #35	; 0x23
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 f858 	bl	8001fa2 <lis3dh_write>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <lis3dh_init+0xa0>
 8001efc:	7dfb      	ldrb	r3, [r7, #23]
 8001efe:	e007      	b.n	8001f10 <lis3dh_init+0xb0>

	// Enable temp sensor.
	status = lis3dh_write(lis3dh, REG_TEMP_CFG_REG, 0x80);
 8001f00:	2280      	movs	r2, #128	; 0x80
 8001f02:	211f      	movs	r1, #31
 8001f04:	68f8      	ldr	r0, [r7, #12]
 8001f06:	f000 f84c 	bl	8001fa2 <lis3dh_write>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	75fb      	strb	r3, [r7, #23]
	return status;
 8001f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3718      	adds	r7, #24
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <lis3dh_xyz_available>:

bool lis3dh_xyz_available(lis3dh_t *lis3dh) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	/*
	 * Read STATUS_REG bit 2 (ZYXDA): New X, Y, Z data available.
	 */
	HAL_StatusTypeDef status;
	status = lis3dh_read(lis3dh, REG_STATUS_REG, 1);
 8001f20:	2201      	movs	r2, #1
 8001f22:	2127      	movs	r1, #39	; 0x27
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f815 	bl	8001f54 <lis3dh_read>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return false;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <lis3dh_xyz_available+0x20>
 8001f34:	2300      	movs	r3, #0
 8001f36:	e009      	b.n	8001f4c <lis3dh_xyz_available+0x34>

	return (lis3dh->buf[0] & 2) > 0;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bfcc      	ite	gt
 8001f46:	2301      	movgt	r3, #1
 8001f48:	2300      	movle	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3710      	adds	r7, #16
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <lis3dh_read>:

HAL_StatusTypeDef lis3dh_read(lis3dh_t* lis3dh, uint16_t reg, uint16_t bufsize) {
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af04      	add	r7, sp, #16
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	807b      	strh	r3, [r7, #2]
 8001f60:	4613      	mov	r3, r2
 8001f62:	803b      	strh	r3, [r7, #0]
	if (bufsize > lis3dh->bufsize) return HAL_ERROR;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	8b1b      	ldrh	r3, [r3, #24]
 8001f68:	883a      	ldrh	r2, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d901      	bls.n	8001f72 <lis3dh_read+0x1e>
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e013      	b.n	8001f9a <lis3dh_read+0x46>

	return HAL_I2C_Mem_Read(lis3dh->i2c, lis3dh->i2c_addr | I2C_READ_BIT, reg, 1, lis3dh->buf, bufsize, TIMEOUT_MS);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6818      	ldr	r0, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	889b      	ldrh	r3, [r3, #4]
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	b299      	uxth	r1, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	887c      	ldrh	r4, [r7, #2]
 8001f86:	2232      	movs	r2, #50	; 0x32
 8001f88:	9202      	str	r2, [sp, #8]
 8001f8a:	883a      	ldrh	r2, [r7, #0]
 8001f8c:	9201      	str	r2, [sp, #4]
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	2301      	movs	r3, #1
 8001f92:	4622      	mov	r2, r4
 8001f94:	f001 ffe0 	bl	8003f58 <HAL_I2C_Mem_Read>
 8001f98:	4603      	mov	r3, r0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd90      	pop	{r4, r7, pc}

08001fa2 <lis3dh_write>:

HAL_StatusTypeDef lis3dh_write(lis3dh_t* lis3dh, uint16_t reg, uint8_t data) {
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af04      	add	r7, sp, #16
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	460b      	mov	r3, r1
 8001fac:	807b      	strh	r3, [r7, #2]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	707b      	strb	r3, [r7, #1]
	return HAL_I2C_Mem_Write(lis3dh->i2c, lis3dh->i2c_addr, reg, 1, &data, 1, TIMEOUT_MS);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6818      	ldr	r0, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	8899      	ldrh	r1, [r3, #4]
 8001fba:	887a      	ldrh	r2, [r7, #2]
 8001fbc:	2332      	movs	r3, #50	; 0x32
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	1c7b      	adds	r3, r7, #1
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	2301      	movs	r3, #1
 8001fca:	f001 feb1 	bl	8003d30 <HAL_I2C_Mem_Write>
 8001fce:	4603      	mov	r3, r0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <lis3dh_get_xyz>:

HAL_StatusTypeDef lis3dh_get_xyz(lis3dh_t* lis3dh) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af04      	add	r7, sp, #16
 8001fde:	6078      	str	r0, [r7, #4]
	if (lis3dh->bufsize < 6) return HAL_ERROR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	8b1b      	ldrh	r3, [r3, #24]
 8001fe4:	2b05      	cmp	r3, #5
 8001fe6:	d801      	bhi.n	8001fec <lis3dh_get_xyz+0x14>
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e04b      	b.n	8002084 <lis3dh_get_xyz+0xac>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
			lis3dh->i2c,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6818      	ldr	r0, [r3, #0]
			lis3dh->i2c_addr | I2C_READ_BIT,
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	889b      	ldrh	r3, [r3, #4]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	b299      	uxth	r1, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	2232      	movs	r2, #50	; 0x32
 8002000:	9202      	str	r2, [sp, #8]
 8002002:	2206      	movs	r2, #6
 8002004:	9201      	str	r2, [sp, #4]
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2301      	movs	r3, #1
 800200a:	22a8      	movs	r2, #168	; 0xa8
 800200c:	f001 ffa4 	bl	8003f58 <HAL_I2C_Mem_Read>
 8002010:	4603      	mov	r3, r0
 8002012:	73fb      	strb	r3, [r7, #15]
			1,
			lis3dh->buf,
			6,
			TIMEOUT_MS);

	if (status != HAL_OK) {
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00d      	beq.n	8002036 <lis3dh_get_xyz+0x5e>
		lis3dh->x = -1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f04f 32ff 	mov.w	r2, #4294967295
 8002020:	609a      	str	r2, [r3, #8]
		lis3dh->y = -1;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f04f 32ff 	mov.w	r2, #4294967295
 8002028:	60da      	str	r2, [r3, #12]
		lis3dh->z = -1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f04f 32ff 	mov.w	r2, #4294967295
 8002030:	611a      	str	r2, [r3, #16]
		return status;
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	e026      	b.n	8002084 <lis3dh_get_xyz+0xac>
	}

	lis3dh->x = (int) (((int8_t) lis3dh->buf[1]) << 8) | lis3dh->buf[0];
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	3301      	adds	r3, #1
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b25b      	sxtb	r3, r3
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	69d2      	ldr	r2, [r2, #28]
 8002046:	7812      	ldrb	r2, [r2, #0]
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	609a      	str	r2, [r3, #8]
	lis3dh->y = (int) (((int8_t) lis3dh->buf[3]) << 8) | lis3dh->buf[2];
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	3303      	adds	r3, #3
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	b25b      	sxtb	r3, r3
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	69d2      	ldr	r2, [r2, #28]
 800205e:	3202      	adds	r2, #2
 8002060:	7812      	ldrb	r2, [r2, #0]
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	60da      	str	r2, [r3, #12]
	lis3dh->z = (int) (((int8_t) lis3dh->buf[5]) << 8) | lis3dh->buf[4];
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	3305      	adds	r3, #5
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	b25b      	sxtb	r3, r3
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	69d2      	ldr	r2, [r2, #28]
 8002078:	3204      	adds	r2, #4
 800207a:	7812      	ldrb	r2, [r2, #0]
 800207c:	431a      	orrs	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	611a      	str	r2, [r3, #16]

	return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_UART_RxCpltCallback>:
double pre_lat = 0;
double pre_lon = 0;
double alt = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a30      	ldr	r2, [pc, #192]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d158      	bne.n	800214e <HAL_UART_RxCpltCallback+0xc2>

        nmea_buf[i++] = nmea;
 800209c:	4b2f      	ldr	r3, [pc, #188]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	b2d1      	uxtb	r1, r2
 80020a4:	4a2d      	ldr	r2, [pc, #180]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 80020a6:	7011      	strb	r1, [r2, #0]
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b2d      	ldr	r3, [pc, #180]	; (8002160 <HAL_UART_RxCpltCallback+0xd4>)
 80020ac:	7819      	ldrb	r1, [r3, #0]
 80020ae:	4b2d      	ldr	r3, [pc, #180]	; (8002164 <HAL_UART_RxCpltCallback+0xd8>)
 80020b0:	5499      	strb	r1, [r3, r2]

        if (nmea == '\n' || i >= sizeof(nmea_buf) - 1) {
 80020b2:	4b2b      	ldr	r3, [pc, #172]	; (8002160 <HAL_UART_RxCpltCallback+0xd4>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	2b0a      	cmp	r3, #10
 80020b8:	d003      	beq.n	80020c2 <HAL_UART_RxCpltCallback+0x36>
 80020ba:	4b28      	ldr	r3, [pc, #160]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2bff      	cmp	r3, #255	; 0xff
 80020c0:	d140      	bne.n	8002144 <HAL_UART_RxCpltCallback+0xb8>
        	if(nmea_buf[3]=='G' && nmea_buf[4]=='G' && nmea_buf[5] == 'A')
 80020c2:	4b28      	ldr	r3, [pc, #160]	; (8002164 <HAL_UART_RxCpltCallback+0xd8>)
 80020c4:	78db      	ldrb	r3, [r3, #3]
 80020c6:	2b47      	cmp	r3, #71	; 0x47
 80020c8:	d133      	bne.n	8002132 <HAL_UART_RxCpltCallback+0xa6>
 80020ca:	4b26      	ldr	r3, [pc, #152]	; (8002164 <HAL_UART_RxCpltCallback+0xd8>)
 80020cc:	791b      	ldrb	r3, [r3, #4]
 80020ce:	2b47      	cmp	r3, #71	; 0x47
 80020d0:	d12f      	bne.n	8002132 <HAL_UART_RxCpltCallback+0xa6>
 80020d2:	4b24      	ldr	r3, [pc, #144]	; (8002164 <HAL_UART_RxCpltCallback+0xd8>)
 80020d4:	795b      	ldrb	r3, [r3, #5]
 80020d6:	2b41      	cmp	r3, #65	; 0x41
 80020d8:	d12b      	bne.n	8002132 <HAL_UART_RxCpltCallback+0xa6>
        	{
        		memcpy(nmea_gga, nmea_buf, 256);
 80020da:	4a23      	ldr	r2, [pc, #140]	; (8002168 <HAL_UART_RxCpltCallback+0xdc>)
 80020dc:	4b21      	ldr	r3, [pc, #132]	; (8002164 <HAL_UART_RxCpltCallback+0xd8>)
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020e6:	461a      	mov	r2, r3
 80020e8:	f008 f824 	bl	800a134 <memcpy>
        		cur_lat = get_lat(nmea_gga);
 80020ec:	481e      	ldr	r0, [pc, #120]	; (8002168 <HAL_UART_RxCpltCallback+0xdc>)
 80020ee:	f7fe ff8f 	bl	8001010 <get_lat>
 80020f2:	eeb0 7a40 	vmov.f32	s14, s0
 80020f6:	eef0 7a60 	vmov.f32	s15, s1
 80020fa:	4b1c      	ldr	r3, [pc, #112]	; (800216c <HAL_UART_RxCpltCallback+0xe0>)
 80020fc:	ed83 7b00 	vstr	d7, [r3]
        		cur_lon = get_lon(nmea_gga);
 8002100:	4819      	ldr	r0, [pc, #100]	; (8002168 <HAL_UART_RxCpltCallback+0xdc>)
 8002102:	f7fe ffd9 	bl	80010b8 <get_lon>
 8002106:	eeb0 7a40 	vmov.f32	s14, s0
 800210a:	eef0 7a60 	vmov.f32	s15, s1
 800210e:	4b18      	ldr	r3, [pc, #96]	; (8002170 <HAL_UART_RxCpltCallback+0xe4>)
 8002110:	ed83 7b00 	vstr	d7, [r3]
        		alt = get_alt(nmea_gga);
 8002114:	4814      	ldr	r0, [pc, #80]	; (8002168 <HAL_UART_RxCpltCallback+0xdc>)
 8002116:	f7ff f823 	bl	8001160 <get_alt>
 800211a:	eeb0 7a40 	vmov.f32	s14, s0
 800211e:	eef0 7a60 	vmov.f32	s15, s1
 8002122:	4b14      	ldr	r3, [pc, #80]	; (8002174 <HAL_UART_RxCpltCallback+0xe8>)
 8002124:	ed83 7b00 	vstr	d7, [r3]
        		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);
 8002128:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800212c:	4812      	ldr	r0, [pc, #72]	; (8002178 <HAL_UART_RxCpltCallback+0xec>)
 800212e:	f001 fd49 	bl	8003bc4 <HAL_GPIO_TogglePin>

        	}

            memset(nmea_buf, 0, sizeof(nmea_buf));
 8002132:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002136:	2100      	movs	r1, #0
 8002138:	480a      	ldr	r0, [pc, #40]	; (8002164 <HAL_UART_RxCpltCallback+0xd8>)
 800213a:	f007 fefc 	bl	8009f36 <memset>
            i = 0;
 800213e:	4b07      	ldr	r3, [pc, #28]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 8002140:	2200      	movs	r2, #0
 8002142:	701a      	strb	r2, [r3, #0]
        }

        // Start the next reception
        HAL_UART_Receive_IT(&huart1, &nmea, 1);
 8002144:	2201      	movs	r2, #1
 8002146:	4906      	ldr	r1, [pc, #24]	; (8002160 <HAL_UART_RxCpltCallback+0xd4>)
 8002148:	4803      	ldr	r0, [pc, #12]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 800214a:	f004 fad5 	bl	80066f8 <HAL_UART_Receive_IT>
    }
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200007fc 	.word	0x200007fc
 800215c:	20000ab0 	.word	0x20000ab0
 8002160:	200008ad 	.word	0x200008ad
 8002164:	200008b0 	.word	0x200008b0
 8002168:	200009b0 	.word	0x200009b0
 800216c:	20000ab8 	.word	0x20000ab8
 8002170:	20000ac0 	.word	0x20000ac0
 8002174:	20000ad8 	.word	0x20000ad8
 8002178:	48000400 	.word	0x48000400
 800217c:	00000000 	.word	0x00000000

08002180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	f5ad 6def 	sub.w	sp, sp, #1912	; 0x778
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002188:	f001 f969 	bl	800345e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800218c:	f000 fa88 	bl	80026a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002190:	f000 fbc6 	bl	8002920 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002194:	f000 fad2 	bl	800273c <MX_I2C1_Init>
  MX_I2C2_Init();
 8002198:	f000 fb10 	bl	80027bc <MX_I2C2_Init>
  MX_SPI1_Init();
 800219c:	f000 fb4e 	bl	800283c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80021a0:	f000 fb8a 	bl	80028b8 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 80021a4:	f005 fd3a 	bl	8007c1c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
    char buf1[16];
      //char buf2[16];
  /* USER CODE END 2 */
    status = lis3dh_init(&lis3dh, &hi2c1, xyz_buf, 6);
 80021a8:	2306      	movs	r3, #6
 80021aa:	4ada      	ldr	r2, [pc, #872]	; (8002514 <main+0x394>)
 80021ac:	49da      	ldr	r1, [pc, #872]	; (8002518 <main+0x398>)
 80021ae:	48db      	ldr	r0, [pc, #876]	; (800251c <main+0x39c>)
 80021b0:	f7ff fe56 	bl	8001e60 <lis3dh_init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	461a      	mov	r2, r3
 80021b8:	4bd9      	ldr	r3, [pc, #868]	; (8002520 <main+0x3a0>)
 80021ba:	701a      	strb	r2, [r3, #0]

    char message[64] = "Starting Up";
 80021bc:	4ad9      	ldr	r2, [pc, #868]	; (8002524 <main+0x3a4>)
 80021be:	f207 63fc 	addw	r3, r7, #1788	; 0x6fc
 80021c2:	6810      	ldr	r0, [r2, #0]
 80021c4:	6851      	ldr	r1, [r2, #4]
 80021c6:	6892      	ldr	r2, [r2, #8]
 80021c8:	c307      	stmia	r3!, {r0, r1, r2}
 80021ca:	f507 63e1 	add.w	r3, r7, #1800	; 0x708
 80021ce:	2234      	movs	r2, #52	; 0x34
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f007 feaf 	bl	8009f36 <memset>
    ssd1306_Init();
 80021d8:	f000 fc92 	bl	8002b00 <ssd1306_Init>
    ssd1306_Fill(Black);
 80021dc:	2000      	movs	r0, #0
 80021de:	f000 fd05 	bl	8002bec <ssd1306_Fill>
    ssd1306_SetCursor(2,0);
 80021e2:	2100      	movs	r1, #0
 80021e4:	2002      	movs	r0, #2
 80021e6:	f000 fe5b 	bl	8002ea0 <ssd1306_SetCursor>
    ssd1306_WriteString(message, Font_11x18, White);
 80021ea:	4acf      	ldr	r2, [pc, #828]	; (8002528 <main+0x3a8>)
 80021ec:	f207 60fc 	addw	r0, r7, #1788	; 0x6fc
 80021f0:	2301      	movs	r3, #1
 80021f2:	ca06      	ldmia	r2, {r1, r2}
 80021f4:	f000 fe2e 	bl	8002e54 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 80021f8:	f000 fd1c 	bl	8002c34 <ssd1306_UpdateScreen>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
              uint16_t  num_steps  = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	f8a7 3776 	strh.w	r3, [r7, #1910]	; 0x776
              float total_distance = 0;
 8002202:	f04f 0300 	mov.w	r3, #0
 8002206:	f507 62ee 	add.w	r2, r7, #1904	; 0x770
 800220a:	6013      	str	r3, [r2, #0]
              float new_distance;
              float miles;
              //char buf[20];
              HAL_UART_Receive_IT(&huart1, &nmea, 1);
 800220c:	2201      	movs	r2, #1
 800220e:	49c7      	ldr	r1, [pc, #796]	; (800252c <main+0x3ac>)
 8002210:	48c7      	ldr	r0, [pc, #796]	; (8002530 <main+0x3b0>)
 8002212:	f004 fa71 	bl	80066f8 <HAL_UART_Receive_IT>
              while (1)
              {
              	//hold the data from the CSV file in a fifo-like data structure where the accelerometer data looks like
  				//[x1,y1,z1,x2,y2,z2...x400,y400,z400]
  				int8_t acc[NUM_SAMPLES*3] = {0};
 8002216:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 800221a:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	3304      	adds	r3, #4
 8002224:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8002228:	2100      	movs	r1, #0
 800222a:	4618      	mov	r0, r3
 800222c:	f007 fe83 	bl	8009f36 <memset>
  				uint16_t i    = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	f8a7 376e 	strh.w	r3, [r7, #1902]	; 0x76e
  				float    temp = 0;
 8002236:	f04f 0300 	mov.w	r3, #0
 800223a:	f507 62ed 	add.w	r2, r7, #1896	; 0x768
 800223e:	6013      	str	r3, [r2, #0]
  				while(i < NUM_SAMPLES*3) //while data array is being filled
 8002240:	e0b9      	b.n	80023b6 <main+0x236>
  				{
  					  HAL_Delay(50); //20Hz
 8002242:	2032      	movs	r0, #50	; 0x32
 8002244:	f001 f980 	bl	8003548 <HAL_Delay>
  					  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);

  					//scaling factor to convert the decimal data to int8 integers. calculated in matlab by taking the absolute value of all the data
  					//and then calculating the max of that data. then divide that by 127 to get the scaling factor
  					  float scale_factor = 55.3293;
 8002248:	4bba      	ldr	r3, [pc, #744]	; (8002534 <main+0x3b4>)
 800224a:	f507 62eb 	add.w	r2, r7, #1880	; 0x758
 800224e:	6013      	str	r3, [r2, #0]

  					  if (lis3dh_xyz_available(&lis3dh)) {
 8002250:	48b2      	ldr	r0, [pc, #712]	; (800251c <main+0x39c>)
 8002252:	f7ff fe61 	bl	8001f18 <lis3dh_xyz_available>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	f000 80ac 	beq.w	80023b6 <main+0x236>
  							status = lis3dh_get_xyz(&lis3dh);
 800225e:	48af      	ldr	r0, [pc, #700]	; (800251c <main+0x39c>)
 8002260:	f7ff feba 	bl	8001fd8 <lis3dh_get_xyz>
 8002264:	4603      	mov	r3, r0
 8002266:	461a      	mov	r2, r3
 8002268:	4bad      	ldr	r3, [pc, #692]	; (8002520 <main+0x3a0>)
 800226a:	701a      	strb	r2, [r3, #0]
  							float xx = lis3dh.x/ACCEL_DATA_SCALER;
 800226c:	4bab      	ldr	r3, [pc, #684]	; (800251c <main+0x39c>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	2b00      	cmp	r3, #0
 8002272:	da02      	bge.n	800227a <main+0xfa>
 8002274:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8002278:	333f      	adds	r3, #63	; 0x3f
 800227a:	139b      	asrs	r3, r3, #14
 800227c:	ee07 3a90 	vmov	s15, r3
 8002280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002284:	f207 7354 	addw	r3, r7, #1876	; 0x754
 8002288:	edc3 7a00 	vstr	s15, [r3]
  							float yy = lis3dh.y/ACCEL_DATA_SCALER;
 800228c:	4ba3      	ldr	r3, [pc, #652]	; (800251c <main+0x39c>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	2b00      	cmp	r3, #0
 8002292:	da02      	bge.n	800229a <main+0x11a>
 8002294:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8002298:	333f      	adds	r3, #63	; 0x3f
 800229a:	139b      	asrs	r3, r3, #14
 800229c:	ee07 3a90 	vmov	s15, r3
 80022a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022a4:	f507 63ea 	add.w	r3, r7, #1872	; 0x750
 80022a8:	edc3 7a00 	vstr	s15, [r3]
  							float zz = lis3dh.z/ACCEL_DATA_SCALER;
 80022ac:	4b9b      	ldr	r3, [pc, #620]	; (800251c <main+0x39c>)
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	da02      	bge.n	80022ba <main+0x13a>
 80022b4:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 80022b8:	333f      	adds	r3, #63	; 0x3f
 80022ba:	139b      	asrs	r3, r3, #14
 80022bc:	ee07 3a90 	vmov	s15, r3
 80022c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c4:	f207 734c 	addw	r3, r7, #1868	; 0x74c
 80022c8:	edc3 7a00 	vstr	s15, [r3]

  							temp     = roundf(xx*scale_factor);
 80022cc:	f207 7354 	addw	r3, r7, #1876	; 0x754
 80022d0:	ed93 7a00 	vldr	s14, [r3]
 80022d4:	f507 63eb 	add.w	r3, r7, #1880	; 0x758
 80022d8:	edd3 7a00 	vldr	s15, [r3]
 80022dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022e0:	eeb0 0a67 	vmov.f32	s0, s15
 80022e4:	f00a fe68 	bl	800cfb8 <roundf>
 80022e8:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 80022ec:	ed83 0a00 	vstr	s0, [r3]
  							acc[i++] = (int8_t)temp;
 80022f0:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 80022f4:	1c5a      	adds	r2, r3, #1
 80022f6:	f8a7 276e 	strh.w	r2, [r7, #1902]	; 0x76e
 80022fa:	461a      	mov	r2, r3
 80022fc:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 8002300:	edd3 7a00 	vldr	s15, [r3]
 8002304:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002308:	edc7 7a01 	vstr	s15, [r7, #4]
 800230c:	793b      	ldrb	r3, [r7, #4]
 800230e:	b259      	sxtb	r1, r3
 8002310:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 8002314:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 8002318:	5499      	strb	r1, [r3, r2]

  							temp     = roundf(yy*scale_factor);
 800231a:	f507 63ea 	add.w	r3, r7, #1872	; 0x750
 800231e:	ed93 7a00 	vldr	s14, [r3]
 8002322:	f507 63eb 	add.w	r3, r7, #1880	; 0x758
 8002326:	edd3 7a00 	vldr	s15, [r3]
 800232a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800232e:	eeb0 0a67 	vmov.f32	s0, s15
 8002332:	f00a fe41 	bl	800cfb8 <roundf>
 8002336:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 800233a:	ed83 0a00 	vstr	s0, [r3]
  							acc[i++] = (int8_t)temp;
 800233e:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 8002342:	1c5a      	adds	r2, r3, #1
 8002344:	f8a7 276e 	strh.w	r2, [r7, #1902]	; 0x76e
 8002348:	461a      	mov	r2, r3
 800234a:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 800234e:	edd3 7a00 	vldr	s15, [r3]
 8002352:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002356:	edc7 7a01 	vstr	s15, [r7, #4]
 800235a:	793b      	ldrb	r3, [r7, #4]
 800235c:	b259      	sxtb	r1, r3
 800235e:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 8002362:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 8002366:	5499      	strb	r1, [r3, r2]

  							temp     = roundf(zz*scale_factor);
 8002368:	f207 734c 	addw	r3, r7, #1868	; 0x74c
 800236c:	ed93 7a00 	vldr	s14, [r3]
 8002370:	f507 63eb 	add.w	r3, r7, #1880	; 0x758
 8002374:	edd3 7a00 	vldr	s15, [r3]
 8002378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800237c:	eeb0 0a67 	vmov.f32	s0, s15
 8002380:	f00a fe1a 	bl	800cfb8 <roundf>
 8002384:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 8002388:	ed83 0a00 	vstr	s0, [r3]
  							acc[i++] = (int8_t)temp;
 800238c:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 8002390:	1c5a      	adds	r2, r3, #1
 8002392:	f8a7 276e 	strh.w	r2, [r7, #1902]	; 0x76e
 8002396:	461a      	mov	r2, r3
 8002398:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 800239c:	edd3 7a00 	vldr	s15, [r3]
 80023a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80023a8:	793b      	ldrb	r3, [r7, #4]
 80023aa:	b259      	sxtb	r1, r3
 80023ac:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 80023b0:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 80023b4:	5499      	strb	r1, [r3, r2]
  				while(i < NUM_SAMPLES*3) //while data array is being filled
 80023b6:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 80023ba:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80023be:	f4ff af40 	bcc.w	8002242 <main+0xc2>
  							// You now have raw acceleration of gravity in lis3dh->x, y, and z.

  						  }
  				  }
  				  //pass data to step counting algorithm, 4 seconds at a time (which is the WINDOW_LENGTH). put the data into a temporary buffer each loop
  					  int8_t   data[NUM_TUPLES*3] = {0};
 80023c2:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 80023c6:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	3304      	adds	r3, #4
 80023d0:	22ec      	movs	r2, #236	; 0xec
 80023d2:	2100      	movs	r1, #0
 80023d4:	4618      	mov	r0, r3
 80023d6:	f007 fdae 	bl	8009f36 <memset>
  					  uint8_t  num_segments       = NUM_SAMPLES/(SAMPLING_RATE*WINDOW_LENGTH);
 80023da:	2306      	movs	r3, #6
 80023dc:	f887 3767 	strb.w	r3, [r7, #1895]	; 0x767
  					  uint16_t j                  = 0;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f8a7 376c 	strh.w	r3, [r7, #1900]	; 0x76c

  					  for (i = 0; i < num_segments; i++) {
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8a7 376e 	strh.w	r3, [r7, #1902]	; 0x76e
 80023ec:	e03e      	b.n	800246c <main+0x2ec>
  						  for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 80023ee:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 80023f2:	461a      	mov	r2, r3
 80023f4:	0112      	lsls	r2, r2, #4
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	011b      	lsls	r3, r3, #4
 80023fa:	f8a7 376c 	strh.w	r3, [r7, #1900]	; 0x76c
 80023fe:	e019      	b.n	8002434 <main+0x2b4>
  							  data[j-SAMPLING_RATE*WINDOW_LENGTH*i*3] = acc[j];
 8002400:	f8b7 176c 	ldrh.w	r1, [r7, #1900]	; 0x76c
 8002404:	f8b7 076c 	ldrh.w	r0, [r7, #1900]	; 0x76c
 8002408:	f8b7 276e 	ldrh.w	r2, [r7, #1902]	; 0x76e
 800240c:	4613      	mov	r3, r2
 800240e:	0112      	lsls	r2, r2, #4
 8002410:	1a9b      	subs	r3, r3, r2
 8002412:	011b      	lsls	r3, r3, #4
 8002414:	4403      	add	r3, r0
 8002416:	f507 62ef 	add.w	r2, r7, #1912	; 0x778
 800241a:	f2a2 627c 	subw	r2, r2, #1660	; 0x67c
 800241e:	5651      	ldrsb	r1, [r2, r1]
 8002420:	f507 62ef 	add.w	r2, r7, #1912	; 0x778
 8002424:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
 8002428:	54d1      	strb	r1, [r2, r3]
  						  for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 800242a:	f8b7 376c 	ldrh.w	r3, [r7, #1900]	; 0x76c
 800242e:	3301      	adds	r3, #1
 8002430:	f8a7 376c 	strh.w	r3, [r7, #1900]	; 0x76c
 8002434:	f8b7 176c 	ldrh.w	r1, [r7, #1900]	; 0x76c
 8002438:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 800243c:	1c5a      	adds	r2, r3, #1
 800243e:	4613      	mov	r3, r2
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	4299      	cmp	r1, r3
 8002448:	dbda      	blt.n	8002400 <main+0x280>
  						  }
  						  num_steps += count_steps(data);
 800244a:	f107 030c 	add.w	r3, r7, #12
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fbf2 	bl	8001c38 <count_steps>
 8002454:	4603      	mov	r3, r0
 8002456:	b29a      	uxth	r2, r3
 8002458:	f8b7 3776 	ldrh.w	r3, [r7, #1910]	; 0x776
 800245c:	4413      	add	r3, r2
 800245e:	f8a7 3776 	strh.w	r3, [r7, #1910]	; 0x776
  					  for (i = 0; i < num_segments; i++) {
 8002462:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 8002466:	3301      	adds	r3, #1
 8002468:	f8a7 376e 	strh.w	r3, [r7, #1902]	; 0x76e
 800246c:	f897 3767 	ldrb.w	r3, [r7, #1895]	; 0x767
 8002470:	b29b      	uxth	r3, r3
 8002472:	f8b7 276e 	ldrh.w	r2, [r7, #1902]	; 0x76e
 8002476:	429a      	cmp	r2, r3
 8002478:	d3b9      	bcc.n	80023ee <main+0x26e>
  					  }

  					  //printf("num steps: %i\n\r", num_steps);
  					  ssd1306_Fill(Black);
 800247a:	2000      	movs	r0, #0
 800247c:	f000 fbb6 	bl	8002bec <ssd1306_Fill>
  					  ssd1306_SetCursor(2,0);
 8002480:	2100      	movs	r1, #0
 8002482:	2002      	movs	r0, #2
 8002484:	f000 fd0c 	bl	8002ea0 <ssd1306_SetCursor>
  					  ssd1306_WriteString("Steps:", Font_11x18, White);
 8002488:	4a27      	ldr	r2, [pc, #156]	; (8002528 <main+0x3a8>)
 800248a:	2301      	movs	r3, #1
 800248c:	ca06      	ldmia	r2, {r1, r2}
 800248e:	482a      	ldr	r0, [pc, #168]	; (8002538 <main+0x3b8>)
 8002490:	f000 fce0 	bl	8002e54 <ssd1306_WriteString>
  					  ssd1306_SetCursor(2,15);
 8002494:	210f      	movs	r1, #15
 8002496:	2002      	movs	r0, #2
 8002498:	f000 fd02 	bl	8002ea0 <ssd1306_SetCursor>
  					  ssd1306_WriteString(itoa(num_steps,message,10), Font_11x18, White);
 800249c:	f8b7 3776 	ldrh.w	r3, [r7, #1910]	; 0x776
 80024a0:	f207 61fc 	addw	r1, r7, #1788	; 0x6fc
 80024a4:	220a      	movs	r2, #10
 80024a6:	4618      	mov	r0, r3
 80024a8:	f006 f96e 	bl	8008788 <itoa>
 80024ac:	4a1e      	ldr	r2, [pc, #120]	; (8002528 <main+0x3a8>)
 80024ae:	2301      	movs	r3, #1
 80024b0:	ca06      	ldmia	r2, {r1, r2}
 80024b2:	f000 fccf 	bl	8002e54 <ssd1306_WriteString>
  					  ssd1306_SetCursor(2,30);
 80024b6:	211e      	movs	r1, #30
 80024b8:	2002      	movs	r0, #2
 80024ba:	f000 fcf1 	bl	8002ea0 <ssd1306_SetCursor>
  					  ssd1306_WriteString("Distance:", Font_11x18, White);
 80024be:	4a1a      	ldr	r2, [pc, #104]	; (8002528 <main+0x3a8>)
 80024c0:	2301      	movs	r3, #1
 80024c2:	ca06      	ldmia	r2, {r1, r2}
 80024c4:	481d      	ldr	r0, [pc, #116]	; (800253c <main+0x3bc>)
 80024c6:	f000 fcc5 	bl	8002e54 <ssd1306_WriteString>
  					  //ssd1306_UpdateScreen();

  					  if((pre_lat == 0) && (pre_lon == 0))
 80024ca:	4b1d      	ldr	r3, [pc, #116]	; (8002540 <main+0x3c0>)
 80024cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	f7fe fb06 	bl	8000ae8 <__aeabi_dcmpeq>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d036      	beq.n	8002550 <main+0x3d0>
 80024e2:	4b18      	ldr	r3, [pc, #96]	; (8002544 <main+0x3c4>)
 80024e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	f04f 0300 	mov.w	r3, #0
 80024f0:	f7fe fafa 	bl	8000ae8 <__aeabi_dcmpeq>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d02a      	beq.n	8002550 <main+0x3d0>
  					  {
  						  ssd1306_SetCursor(2,50);
 80024fa:	2132      	movs	r1, #50	; 0x32
 80024fc:	2002      	movs	r0, #2
 80024fe:	f000 fccf 	bl	8002ea0 <ssd1306_SetCursor>
  						  ssd1306_WriteString("Need GPS Lock", Font_7x10, White);
 8002502:	4a11      	ldr	r2, [pc, #68]	; (8002548 <main+0x3c8>)
 8002504:	2301      	movs	r3, #1
 8002506:	ca06      	ldmia	r2, {r1, r2}
 8002508:	4810      	ldr	r0, [pc, #64]	; (800254c <main+0x3cc>)
 800250a:	f000 fca3 	bl	8002e54 <ssd1306_WriteString>
  						  ssd1306_UpdateScreen();
 800250e:	f000 fb91 	bl	8002c34 <ssd1306_UpdateScreen>
 8002512:	e0a3      	b.n	800265c <main+0x4dc>
 8002514:	20000884 	.word	0x20000884
 8002518:	200006f0 	.word	0x200006f0
 800251c:	2000088c 	.word	0x2000088c
 8002520:	200008ac 	.word	0x200008ac
 8002524:	0800e418 	.word	0x0800e418
 8002528:	2000001c 	.word	0x2000001c
 800252c:	200008ad 	.word	0x200008ad
 8002530:	200007fc 	.word	0x200007fc
 8002534:	425d5134 	.word	0x425d5134
 8002538:	0800e3d8 	.word	0x0800e3d8
 800253c:	0800e3e0 	.word	0x0800e3e0
 8002540:	20000ac8 	.word	0x20000ac8
 8002544:	20000ad0 	.word	0x20000ad0
 8002548:	20000014 	.word	0x20000014
 800254c:	0800e3ec 	.word	0x0800e3ec
  					  }
  					  else
  					  {
  						  new_distance = calculateDistance(pre_lat, pre_lon, cur_lat, cur_lon);
 8002550:	4b4b      	ldr	r3, [pc, #300]	; (8002680 <main+0x500>)
 8002552:	ed93 7b00 	vldr	d7, [r3]
 8002556:	4b4b      	ldr	r3, [pc, #300]	; (8002684 <main+0x504>)
 8002558:	ed93 6b00 	vldr	d6, [r3]
 800255c:	4b4a      	ldr	r3, [pc, #296]	; (8002688 <main+0x508>)
 800255e:	ed93 5b00 	vldr	d5, [r3]
 8002562:	4b4a      	ldr	r3, [pc, #296]	; (800268c <main+0x50c>)
 8002564:	ed93 4b00 	vldr	d4, [r3]
 8002568:	eeb0 3a44 	vmov.f32	s6, s8
 800256c:	eef0 3a64 	vmov.f32	s7, s9
 8002570:	eeb0 2a45 	vmov.f32	s4, s10
 8002574:	eef0 2a65 	vmov.f32	s5, s11
 8002578:	eeb0 1a46 	vmov.f32	s2, s12
 800257c:	eef0 1a66 	vmov.f32	s3, s13
 8002580:	eeb0 0a47 	vmov.f32	s0, s14
 8002584:	eef0 0a67 	vmov.f32	s1, s15
 8002588:	f7fe feaa 	bl	80012e0 <calculateDistance>
 800258c:	ec53 2b10 	vmov	r2, r3, d0
 8002590:	4610      	mov	r0, r2
 8002592:	4619      	mov	r1, r3
 8002594:	f7fe fb38 	bl	8000c08 <__aeabi_d2f>
 8002598:	4603      	mov	r3, r0
 800259a:	f507 62ec 	add.w	r2, r7, #1888	; 0x760
 800259e:	6013      	str	r3, [r2, #0]
  						  if (new_distance > MIN_GPS_DISTANCE){
 80025a0:	f507 63ec 	add.w	r3, r7, #1888	; 0x760
 80025a4:	edd3 7a00 	vldr	s15, [r3]
 80025a8:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80025ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b4:	dd0d      	ble.n	80025d2 <main+0x452>
  							  total_distance += new_distance;
 80025b6:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 80025ba:	ed93 7a00 	vldr	s14, [r3]
 80025be:	f507 63ec 	add.w	r3, r7, #1888	; 0x760
 80025c2:	edd3 7a00 	vldr	s15, [r3]
 80025c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ca:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 80025ce:	edc3 7a00 	vstr	s15, [r3]
  						  }
  						  if (total_distance < 400)
 80025d2:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8002690 <main+0x510>
 80025de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e6:	d50c      	bpl.n	8002602 <main+0x482>
  						  {
  							  sprintf(buf1,"%0.2f meters",total_distance);
 80025e8:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 80025ec:	6818      	ldr	r0, [r3, #0]
 80025ee:	f7fd ffbb 	bl	8000568 <__aeabi_f2d>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	f207 703c 	addw	r0, r7, #1852	; 0x73c
 80025fa:	4926      	ldr	r1, [pc, #152]	; (8002694 <main+0x514>)
 80025fc:	f007 fc38 	bl	8009e70 <siprintf>
 8002600:	e01f      	b.n	8002642 <main+0x4c2>
  						  }
  						  else{
  							  miles = total_distance / METERS_TO_MILES;
 8002602:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 8002606:	6818      	ldr	r0, [r3, #0]
 8002608:	f7fd ffae 	bl	8000568 <__aeabi_f2d>
 800260c:	a31a      	add	r3, pc, #104	; (adr r3, 8002678 <main+0x4f8>)
 800260e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002612:	f7fe f92b 	bl	800086c <__aeabi_ddiv>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4610      	mov	r0, r2
 800261c:	4619      	mov	r1, r3
 800261e:	f7fe faf3 	bl	8000c08 <__aeabi_d2f>
 8002622:	4603      	mov	r3, r0
 8002624:	f207 725c 	addw	r2, r7, #1884	; 0x75c
 8002628:	6013      	str	r3, [r2, #0]
  							  sprintf(buf1,"%0.2f miles",miles);
 800262a:	f207 735c 	addw	r3, r7, #1884	; 0x75c
 800262e:	6818      	ldr	r0, [r3, #0]
 8002630:	f7fd ff9a 	bl	8000568 <__aeabi_f2d>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	f207 703c 	addw	r0, r7, #1852	; 0x73c
 800263c:	4916      	ldr	r1, [pc, #88]	; (8002698 <main+0x518>)
 800263e:	f007 fc17 	bl	8009e70 <siprintf>
  						  }
  						  ssd1306_SetCursor(2,45);
 8002642:	212d      	movs	r1, #45	; 0x2d
 8002644:	2002      	movs	r0, #2
 8002646:	f000 fc2b 	bl	8002ea0 <ssd1306_SetCursor>
  						  ssd1306_WriteString(buf1, Font_11x18, White);
 800264a:	4a14      	ldr	r2, [pc, #80]	; (800269c <main+0x51c>)
 800264c:	f207 703c 	addw	r0, r7, #1852	; 0x73c
 8002650:	2301      	movs	r3, #1
 8002652:	ca06      	ldmia	r2, {r1, r2}
 8002654:	f000 fbfe 	bl	8002e54 <ssd1306_WriteString>
  						  ssd1306_UpdateScreen();
 8002658:	f000 faec 	bl	8002c34 <ssd1306_UpdateScreen>

  					  }
  					  pre_lat = cur_lat;
 800265c:	4b0a      	ldr	r3, [pc, #40]	; (8002688 <main+0x508>)
 800265e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002662:	4907      	ldr	r1, [pc, #28]	; (8002680 <main+0x500>)
 8002664:	e9c1 2300 	strd	r2, r3, [r1]
  					  pre_lon = cur_lon;
 8002668:	4b08      	ldr	r3, [pc, #32]	; (800268c <main+0x50c>)
 800266a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266e:	4905      	ldr	r1, [pc, #20]	; (8002684 <main+0x504>)
 8002670:	e9c1 2300 	strd	r2, r3, [r1]
              {
 8002674:	e5cf      	b.n	8002216 <main+0x96>
 8002676:	bf00      	nop
 8002678:	28f5c28f 	.word	0x28f5c28f
 800267c:	4099255c 	.word	0x4099255c
 8002680:	20000ac8 	.word	0x20000ac8
 8002684:	20000ad0 	.word	0x20000ad0
 8002688:	20000ab8 	.word	0x20000ab8
 800268c:	20000ac0 	.word	0x20000ac0
 8002690:	43c80000 	.word	0x43c80000
 8002694:	0800e3fc 	.word	0x0800e3fc
 8002698:	0800e40c 	.word	0x0800e40c
 800269c:	2000001c 	.word	0x2000001c

080026a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b096      	sub	sp, #88	; 0x58
 80026a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026a6:	f107 0314 	add.w	r3, r7, #20
 80026aa:	2244      	movs	r2, #68	; 0x44
 80026ac:	2100      	movs	r1, #0
 80026ae:	4618      	mov	r0, r3
 80026b0:	f007 fc41 	bl	8009f36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026b4:	463b      	mov	r3, r7
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	609a      	str	r2, [r3, #8]
 80026be:	60da      	str	r2, [r3, #12]
 80026c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80026c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80026c6:	f002 f9c9 	bl	8004a5c <HAL_PWREx_ControlVoltageScaling>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80026d0:	f000 f9a8 	bl	8002a24 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026d4:	2301      	movs	r3, #1
 80026d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026de:	2302      	movs	r3, #2
 80026e0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026e2:	2303      	movs	r3, #3
 80026e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026e6:	2301      	movs	r3, #1
 80026e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 20;
 80026ea:	2314      	movs	r3, #20
 80026ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026ee:	2302      	movs	r3, #2
 80026f0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026f2:	2302      	movs	r3, #2
 80026f4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026f6:	f107 0314 	add.w	r3, r7, #20
 80026fa:	4618      	mov	r0, r3
 80026fc:	f002 fa04 	bl	8004b08 <HAL_RCC_OscConfig>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002706:	f000 f98d 	bl	8002a24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800270a:	230f      	movs	r3, #15
 800270c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800270e:	2303      	movs	r3, #3
 8002710:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002712:	2300      	movs	r3, #0
 8002714:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800271e:	463b      	mov	r3, r7
 8002720:	2104      	movs	r1, #4
 8002722:	4618      	mov	r0, r3
 8002724:	f002 fe52 	bl	80053cc <HAL_RCC_ClockConfig>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800272e:	f000 f979 	bl	8002a24 <Error_Handler>
  }
}
 8002732:	bf00      	nop
 8002734:	3758      	adds	r7, #88	; 0x58
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
	...

0800273c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002740:	4b1b      	ldr	r3, [pc, #108]	; (80027b0 <MX_I2C1_Init+0x74>)
 8002742:	4a1c      	ldr	r2, [pc, #112]	; (80027b4 <MX_I2C1_Init+0x78>)
 8002744:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8002746:	4b1a      	ldr	r3, [pc, #104]	; (80027b0 <MX_I2C1_Init+0x74>)
 8002748:	4a1b      	ldr	r2, [pc, #108]	; (80027b8 <MX_I2C1_Init+0x7c>)
 800274a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800274c:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <MX_I2C1_Init+0x74>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002752:	4b17      	ldr	r3, [pc, #92]	; (80027b0 <MX_I2C1_Init+0x74>)
 8002754:	2201      	movs	r2, #1
 8002756:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002758:	4b15      	ldr	r3, [pc, #84]	; (80027b0 <MX_I2C1_Init+0x74>)
 800275a:	2200      	movs	r2, #0
 800275c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800275e:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <MX_I2C1_Init+0x74>)
 8002760:	2200      	movs	r2, #0
 8002762:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <MX_I2C1_Init+0x74>)
 8002766:	2200      	movs	r2, #0
 8002768:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <MX_I2C1_Init+0x74>)
 800276c:	2200      	movs	r2, #0
 800276e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002770:	4b0f      	ldr	r3, [pc, #60]	; (80027b0 <MX_I2C1_Init+0x74>)
 8002772:	2200      	movs	r2, #0
 8002774:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002776:	480e      	ldr	r0, [pc, #56]	; (80027b0 <MX_I2C1_Init+0x74>)
 8002778:	f001 fa3e 	bl	8003bf8 <HAL_I2C_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002782:	f000 f94f 	bl	8002a24 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002786:	2100      	movs	r1, #0
 8002788:	4809      	ldr	r0, [pc, #36]	; (80027b0 <MX_I2C1_Init+0x74>)
 800278a:	f002 f8c1 	bl	8004910 <HAL_I2CEx_ConfigAnalogFilter>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002794:	f000 f946 	bl	8002a24 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002798:	2100      	movs	r1, #0
 800279a:	4805      	ldr	r0, [pc, #20]	; (80027b0 <MX_I2C1_Init+0x74>)
 800279c:	f002 f903 	bl	80049a6 <HAL_I2CEx_ConfigDigitalFilter>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80027a6:	f000 f93d 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	200006f0 	.word	0x200006f0
 80027b4:	40005400 	.word	0x40005400
 80027b8:	10909cec 	.word	0x10909cec

080027bc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80027c0:	4b1b      	ldr	r3, [pc, #108]	; (8002830 <MX_I2C2_Init+0x74>)
 80027c2:	4a1c      	ldr	r2, [pc, #112]	; (8002834 <MX_I2C2_Init+0x78>)
 80027c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80027c6:	4b1a      	ldr	r3, [pc, #104]	; (8002830 <MX_I2C2_Init+0x74>)
 80027c8:	4a1b      	ldr	r2, [pc, #108]	; (8002838 <MX_I2C2_Init+0x7c>)
 80027ca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80027cc:	4b18      	ldr	r3, [pc, #96]	; (8002830 <MX_I2C2_Init+0x74>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027d2:	4b17      	ldr	r3, [pc, #92]	; (8002830 <MX_I2C2_Init+0x74>)
 80027d4:	2201      	movs	r2, #1
 80027d6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027d8:	4b15      	ldr	r3, [pc, #84]	; (8002830 <MX_I2C2_Init+0x74>)
 80027da:	2200      	movs	r2, #0
 80027dc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80027de:	4b14      	ldr	r3, [pc, #80]	; (8002830 <MX_I2C2_Init+0x74>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027e4:	4b12      	ldr	r3, [pc, #72]	; (8002830 <MX_I2C2_Init+0x74>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027ea:	4b11      	ldr	r3, [pc, #68]	; (8002830 <MX_I2C2_Init+0x74>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027f0:	4b0f      	ldr	r3, [pc, #60]	; (8002830 <MX_I2C2_Init+0x74>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80027f6:	480e      	ldr	r0, [pc, #56]	; (8002830 <MX_I2C2_Init+0x74>)
 80027f8:	f001 f9fe 	bl	8003bf8 <HAL_I2C_Init>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002802:	f000 f90f 	bl	8002a24 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002806:	2100      	movs	r1, #0
 8002808:	4809      	ldr	r0, [pc, #36]	; (8002830 <MX_I2C2_Init+0x74>)
 800280a:	f002 f881 	bl	8004910 <HAL_I2CEx_ConfigAnalogFilter>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002814:	f000 f906 	bl	8002a24 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002818:	2100      	movs	r1, #0
 800281a:	4805      	ldr	r0, [pc, #20]	; (8002830 <MX_I2C2_Init+0x74>)
 800281c:	f002 f8c3 	bl	80049a6 <HAL_I2CEx_ConfigDigitalFilter>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002826:	f000 f8fd 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000744 	.word	0x20000744
 8002834:	40005800 	.word	0x40005800
 8002838:	10909cec 	.word	0x10909cec

0800283c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002840:	4b1b      	ldr	r3, [pc, #108]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002842:	4a1c      	ldr	r2, [pc, #112]	; (80028b4 <MX_SPI1_Init+0x78>)
 8002844:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002846:	4b1a      	ldr	r3, [pc, #104]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002848:	f44f 7282 	mov.w	r2, #260	; 0x104
 800284c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002850:	2200      	movs	r2, #0
 8002852:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002854:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002856:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800285a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800285c:	4b14      	ldr	r3, [pc, #80]	; (80028b0 <MX_SPI1_Init+0x74>)
 800285e:	2200      	movs	r2, #0
 8002860:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002862:	4b13      	ldr	r3, [pc, #76]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002864:	2200      	movs	r2, #0
 8002866:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002868:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <MX_SPI1_Init+0x74>)
 800286a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800286e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002870:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002872:	2230      	movs	r2, #48	; 0x30
 8002874:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002876:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002878:	2200      	movs	r2, #0
 800287a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800287c:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <MX_SPI1_Init+0x74>)
 800287e:	2200      	movs	r2, #0
 8002880:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002882:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002884:	2200      	movs	r2, #0
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002888:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <MX_SPI1_Init+0x74>)
 800288a:	2207      	movs	r2, #7
 800288c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800288e:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002890:	2200      	movs	r2, #0
 8002892:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002894:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <MX_SPI1_Init+0x74>)
 8002896:	2208      	movs	r2, #8
 8002898:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800289a:	4805      	ldr	r0, [pc, #20]	; (80028b0 <MX_SPI1_Init+0x74>)
 800289c:	f003 f940 	bl	8005b20 <HAL_SPI_Init>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80028a6:	f000 f8bd 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000798 	.word	0x20000798
 80028b4:	40013000 	.word	0x40013000

080028b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028bc:	4b16      	ldr	r3, [pc, #88]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028be:	4a17      	ldr	r2, [pc, #92]	; (800291c <MX_USART1_UART_Init+0x64>)
 80028c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80028c2:	4b15      	ldr	r3, [pc, #84]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80028c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028ca:	4b13      	ldr	r3, [pc, #76]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028d0:	4b11      	ldr	r3, [pc, #68]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028d6:	4b10      	ldr	r3, [pc, #64]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028d8:	2200      	movs	r2, #0
 80028da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028dc:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028de:	220c      	movs	r2, #12
 80028e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028e2:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028ee:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80028f4:	4b08      	ldr	r3, [pc, #32]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028f6:	2210      	movs	r2, #16
 80028f8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80028fa:	4b07      	ldr	r3, [pc, #28]	; (8002918 <MX_USART1_UART_Init+0x60>)
 80028fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002900:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002902:	4805      	ldr	r0, [pc, #20]	; (8002918 <MX_USART1_UART_Init+0x60>)
 8002904:	f003 feaa 	bl	800665c <HAL_UART_Init>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800290e:	f000 f889 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	200007fc 	.word	0x200007fc
 800291c:	40013800 	.word	0x40013800

08002920 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08a      	sub	sp, #40	; 0x28
 8002924:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002926:	f107 0314 	add.w	r3, r7, #20
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	605a      	str	r2, [r3, #4]
 8002930:	609a      	str	r2, [r3, #8]
 8002932:	60da      	str	r2, [r3, #12]
 8002934:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002936:	4b38      	ldr	r3, [pc, #224]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293a:	4a37      	ldr	r2, [pc, #220]	; (8002a18 <MX_GPIO_Init+0xf8>)
 800293c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002942:	4b35      	ldr	r3, [pc, #212]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800294e:	4b32      	ldr	r3, [pc, #200]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002952:	4a31      	ldr	r2, [pc, #196]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800295a:	4b2f      	ldr	r3, [pc, #188]	; (8002a18 <MX_GPIO_Init+0xf8>)
 800295c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002966:	4b2c      	ldr	r3, [pc, #176]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296a:	4a2b      	ldr	r2, [pc, #172]	; (8002a18 <MX_GPIO_Init+0xf8>)
 800296c:	f043 0302 	orr.w	r3, r3, #2
 8002970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002972:	4b29      	ldr	r3, [pc, #164]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	60bb      	str	r3, [r7, #8]
 800297c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800297e:	4b26      	ldr	r3, [pc, #152]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002982:	4a25      	ldr	r2, [pc, #148]	; (8002a18 <MX_GPIO_Init+0xf8>)
 8002984:	f043 0304 	orr.w	r3, r3, #4
 8002988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800298a:	4b23      	ldr	r3, [pc, #140]	; (8002a18 <MX_GPIO_Init+0xf8>)
 800298c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298e:	f003 0304 	and.w	r3, r3, #4
 8002992:	607b      	str	r3, [r7, #4]
 8002994:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8002996:	2200      	movs	r2, #0
 8002998:	2110      	movs	r1, #16
 800299a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800299e:	f001 f8f9 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80029a2:	2200      	movs	r2, #0
 80029a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029a8:	481c      	ldr	r0, [pc, #112]	; (8002a1c <MX_GPIO_Init+0xfc>)
 80029aa:	f001 f8f3 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2140      	movs	r1, #64	; 0x40
 80029b2:	481b      	ldr	r0, [pc, #108]	; (8002a20 <MX_GPIO_Init+0x100>)
 80029b4:	f001 f8ee 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80029b8:	2310      	movs	r3, #16
 80029ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029bc:	2301      	movs	r3, #1
 80029be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c4:	2300      	movs	r3, #0
 80029c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	4619      	mov	r1, r3
 80029ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029d2:	f000 ff6d 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80029d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029dc:	2301      	movs	r3, #1
 80029de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e4:	2300      	movs	r3, #0
 80029e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	4619      	mov	r1, r3
 80029ee:	480b      	ldr	r0, [pc, #44]	; (8002a1c <MX_GPIO_Init+0xfc>)
 80029f0:	f000 ff5e 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80029f4:	2340      	movs	r3, #64	; 0x40
 80029f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f8:	2301      	movs	r3, #1
 80029fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fc:	2300      	movs	r3, #0
 80029fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a00:	2300      	movs	r3, #0
 8002a02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a04:	f107 0314 	add.w	r3, r7, #20
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4805      	ldr	r0, [pc, #20]	; (8002a20 <MX_GPIO_Init+0x100>)
 8002a0c:	f000 ff50 	bl	80038b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a10:	bf00      	nop
 8002a12:	3728      	adds	r7, #40	; 0x28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	48000400 	.word	0x48000400
 8002a20:	48000800 	.word	0x48000800

08002a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a28:	b672      	cpsid	i
}
 8002a2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a2c:	e7fe      	b.n	8002a2c <Error_Handler+0x8>

08002a2e <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy
#include "I2C.h"

void ssd1306_Reset(void) {
 8002a2e:	b480      	push	{r7}
 8002a30:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002a32:	bf00      	nop
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	71fb      	strb	r3, [r7, #7]
		uint8_t buffer[2];
		buffer[0] = 0x00;
 8002a46:	2300      	movs	r3, #0
 8002a48:	733b      	strb	r3, [r7, #12]
		buffer[1] = byte;
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	737b      	strb	r3, [r7, #13]
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
 8002a4e:	f107 020c 	add.w	r2, r7, #12
 8002a52:	2302      	movs	r3, #2
 8002a54:	2178      	movs	r1, #120	; 0x78
 8002a56:	4803      	ldr	r0, [pc, #12]	; (8002a64 <ssd1306_WriteCommand+0x28>)
 8002a58:	f7fe fddf 	bl	800161a <I2C_SendData>
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, &byte, 1);
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 8002a5c:	bf00      	nop
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40005800 	.word	0x40005800

08002a68 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002a74:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8002a78:	6018      	str	r0, [r3, #0]
 8002a7a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002a7e:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8002a82:	6019      	str	r1, [r3, #0]
		int i;
		uint8_t buffer2[SSD1306_BUFFER_SIZE+1];
		buffer2[0] = 0x40;
 8002a84:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002a88:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002a8c:	2240      	movs	r2, #64	; 0x40
 8002a8e:	701a      	strb	r2, [r3, #0]
		for(i=0; i<buff_size;  i++)
 8002a90:	2300      	movs	r3, #0
 8002a92:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002a96:	e015      	b.n	8002ac4 <ssd1306_WriteData+0x5c>
			buffer2[i+1] = buffer[i];
 8002a98:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002a9c:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002aa0:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
 8002aa4:	6812      	ldr	r2, [r2, #0]
 8002aa6:	441a      	add	r2, r3
 8002aa8:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002aac:	3301      	adds	r3, #1
 8002aae:	7811      	ldrb	r1, [r2, #0]
 8002ab0:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002ab4:	f5a2 6281 	sub.w	r2, r2, #1032	; 0x408
 8002ab8:	54d1      	strb	r1, [r2, r3]
		for(i=0; i<buff_size;  i++)
 8002aba:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002abe:	3301      	adds	r3, #1
 8002ac0:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002ac4:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002ac8:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002acc:	f5a2 6282 	sub.w	r2, r2, #1040	; 0x410
 8002ad0:	6812      	ldr	r2, [r2, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d8e0      	bhi.n	8002a98 <ssd1306_WriteData+0x30>
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer2, buff_size+1);
 8002ad6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002ada:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	f107 0208 	add.w	r2, r7, #8
 8002aea:	2178      	movs	r1, #120	; 0x78
 8002aec:	4803      	ldr	r0, [pc, #12]	; (8002afc <ssd1306_WriteData+0x94>)
 8002aee:	f7fe fd94 	bl	800161a <I2C_SendData>
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}
 8002af2:	bf00      	nop
 8002af4:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40005800 	.word	0x40005800

08002b00 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
		volatile uint32_t i;
	
    // Reset OLED
    ssd1306_Reset();
 8002b06:	f7ff ff92 	bl	8002a2e <ssd1306_Reset>

    // Wait for the screen to boot
    //delay(100);
	  for(i=0; i<100000; i++)
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	607b      	str	r3, [r7, #4]
 8002b0e:	e002      	b.n	8002b16 <ssd1306_Init+0x16>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3301      	adds	r3, #1
 8002b14:	607b      	str	r3, [r7, #4]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a32      	ldr	r2, [pc, #200]	; (8002be4 <ssd1306_Init+0xe4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d9f8      	bls.n	8002b10 <ssd1306_Init+0x10>
			;

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f000 f9ea 	bl	8002ef8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002b24:	2020      	movs	r0, #32
 8002b26:	f7ff ff89 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	f7ff ff86 	bl	8002a3c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002b30:	20b0      	movs	r0, #176	; 0xb0
 8002b32:	f7ff ff83 	bl	8002a3c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002b36:	20c8      	movs	r0, #200	; 0xc8
 8002b38:	f7ff ff80 	bl	8002a3c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	f7ff ff7d 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002b42:	2010      	movs	r0, #16
 8002b44:	f7ff ff7a 	bl	8002a3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002b48:	2040      	movs	r0, #64	; 0x40
 8002b4a:	f7ff ff77 	bl	8002a3c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002b4e:	20ff      	movs	r0, #255	; 0xff
 8002b50:	f000 f9be 	bl	8002ed0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002b54:	20a1      	movs	r0, #161	; 0xa1
 8002b56:	f7ff ff71 	bl	8002a3c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002b5a:	20a6      	movs	r0, #166	; 0xa6
 8002b5c:	f7ff ff6e 	bl	8002a3c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002b60:	20a8      	movs	r0, #168	; 0xa8
 8002b62:	f7ff ff6b 	bl	8002a3c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002b66:	203f      	movs	r0, #63	; 0x3f
 8002b68:	f7ff ff68 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002b6c:	20a4      	movs	r0, #164	; 0xa4
 8002b6e:	f7ff ff65 	bl	8002a3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002b72:	20d3      	movs	r0, #211	; 0xd3
 8002b74:	f7ff ff62 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002b78:	2000      	movs	r0, #0
 8002b7a:	f7ff ff5f 	bl	8002a3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002b7e:	20d5      	movs	r0, #213	; 0xd5
 8002b80:	f7ff ff5c 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002b84:	20f0      	movs	r0, #240	; 0xf0
 8002b86:	f7ff ff59 	bl	8002a3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002b8a:	20d9      	movs	r0, #217	; 0xd9
 8002b8c:	f7ff ff56 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002b90:	2022      	movs	r0, #34	; 0x22
 8002b92:	f7ff ff53 	bl	8002a3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002b96:	20da      	movs	r0, #218	; 0xda
 8002b98:	f7ff ff50 	bl	8002a3c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002b9c:	2012      	movs	r0, #18
 8002b9e:	f7ff ff4d 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002ba2:	20db      	movs	r0, #219	; 0xdb
 8002ba4:	f7ff ff4a 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002ba8:	2020      	movs	r0, #32
 8002baa:	f7ff ff47 	bl	8002a3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002bae:	208d      	movs	r0, #141	; 0x8d
 8002bb0:	f7ff ff44 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002bb4:	2014      	movs	r0, #20
 8002bb6:	f7ff ff41 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002bba:	2001      	movs	r0, #1
 8002bbc:	f000 f99c 	bl	8002ef8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f000 f813 	bl	8002bec <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002bc6:	f000 f835 	bl	8002c34 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002bca:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <ssd1306_Init+0xe8>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002bd0:	4b05      	ldr	r3, [pc, #20]	; (8002be8 <ssd1306_Init+0xe8>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002bd6:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <ssd1306_Init+0xe8>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	715a      	strb	r2, [r3, #5]
}
 8002bdc:	bf00      	nop
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	0001869f 	.word	0x0001869f
 8002be8:	20000ee0 	.word	0x20000ee0

08002bec <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60fb      	str	r3, [r7, #12]
 8002bfa:	e00d      	b.n	8002c18 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <ssd1306_Fill+0x1a>
 8002c02:	2100      	movs	r1, #0
 8002c04:	e000      	b.n	8002c08 <ssd1306_Fill+0x1c>
 8002c06:	21ff      	movs	r1, #255	; 0xff
 8002c08:	4a09      	ldr	r2, [pc, #36]	; (8002c30 <ssd1306_Fill+0x44>)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	460a      	mov	r2, r1
 8002c10:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	3301      	adds	r3, #1
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c1e:	d3ed      	bcc.n	8002bfc <ssd1306_Fill+0x10>
    }
}
 8002c20:	bf00      	nop
 8002c22:	bf00      	nop
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	20000ae0 	.word	0x20000ae0

08002c34 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
		uint8_t i;
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	71fb      	strb	r3, [r7, #7]
 8002c3e:	e016      	b.n	8002c6e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	3b50      	subs	r3, #80	; 0x50
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff fef8 	bl	8002a3c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	f7ff fef5 	bl	8002a3c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002c52:	2010      	movs	r0, #16
 8002c54:	f7ff fef2 	bl	8002a3c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	01db      	lsls	r3, r3, #7
 8002c5c:	4a08      	ldr	r2, [pc, #32]	; (8002c80 <ssd1306_UpdateScreen+0x4c>)
 8002c5e:	4413      	add	r3, r2
 8002c60:	2180      	movs	r1, #128	; 0x80
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff ff00 	bl	8002a68 <ssd1306_WriteData>
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	71fb      	strb	r3, [r7, #7]
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	2b07      	cmp	r3, #7
 8002c72:	d9e5      	bls.n	8002c40 <ssd1306_UpdateScreen+0xc>
    }
}
 8002c74:	bf00      	nop
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000ae0 	.word	0x20000ae0

08002c84 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	71fb      	strb	r3, [r7, #7]
 8002c8e:	460b      	mov	r3, r1
 8002c90:	71bb      	strb	r3, [r7, #6]
 8002c92:	4613      	mov	r3, r2
 8002c94:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	db48      	blt.n	8002d30 <ssd1306_DrawPixel+0xac>
 8002c9e:	79bb      	ldrb	r3, [r7, #6]
 8002ca0:	2b3f      	cmp	r3, #63	; 0x3f
 8002ca2:	d845      	bhi.n	8002d30 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002ca4:	4b25      	ldr	r3, [pc, #148]	; (8002d3c <ssd1306_DrawPixel+0xb8>)
 8002ca6:	791b      	ldrb	r3, [r3, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d006      	beq.n	8002cba <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002cac:	797b      	ldrb	r3, [r7, #5]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2301      	moveq	r3, #1
 8002cb4:	2300      	movne	r3, #0
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8002cba:	797b      	ldrb	r3, [r7, #5]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d11a      	bne.n	8002cf6 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002cc0:	79fa      	ldrb	r2, [r7, #7]
 8002cc2:	79bb      	ldrb	r3, [r7, #6]
 8002cc4:	08db      	lsrs	r3, r3, #3
 8002cc6:	b2d8      	uxtb	r0, r3
 8002cc8:	4603      	mov	r3, r0
 8002cca:	01db      	lsls	r3, r3, #7
 8002ccc:	4413      	add	r3, r2
 8002cce:	4a1c      	ldr	r2, [pc, #112]	; (8002d40 <ssd1306_DrawPixel+0xbc>)
 8002cd0:	5cd3      	ldrb	r3, [r2, r3]
 8002cd2:	b25a      	sxtb	r2, r3
 8002cd4:	79bb      	ldrb	r3, [r7, #6]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	2101      	movs	r1, #1
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	b25b      	sxtb	r3, r3
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	b259      	sxtb	r1, r3
 8002ce6:	79fa      	ldrb	r2, [r7, #7]
 8002ce8:	4603      	mov	r3, r0
 8002cea:	01db      	lsls	r3, r3, #7
 8002cec:	4413      	add	r3, r2
 8002cee:	b2c9      	uxtb	r1, r1
 8002cf0:	4a13      	ldr	r2, [pc, #76]	; (8002d40 <ssd1306_DrawPixel+0xbc>)
 8002cf2:	54d1      	strb	r1, [r2, r3]
 8002cf4:	e01d      	b.n	8002d32 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002cf6:	79fa      	ldrb	r2, [r7, #7]
 8002cf8:	79bb      	ldrb	r3, [r7, #6]
 8002cfa:	08db      	lsrs	r3, r3, #3
 8002cfc:	b2d8      	uxtb	r0, r3
 8002cfe:	4603      	mov	r3, r0
 8002d00:	01db      	lsls	r3, r3, #7
 8002d02:	4413      	add	r3, r2
 8002d04:	4a0e      	ldr	r2, [pc, #56]	; (8002d40 <ssd1306_DrawPixel+0xbc>)
 8002d06:	5cd3      	ldrb	r3, [r2, r3]
 8002d08:	b25a      	sxtb	r2, r3
 8002d0a:	79bb      	ldrb	r3, [r7, #6]
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	2101      	movs	r1, #1
 8002d12:	fa01 f303 	lsl.w	r3, r1, r3
 8002d16:	b25b      	sxtb	r3, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	b25b      	sxtb	r3, r3
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	b259      	sxtb	r1, r3
 8002d20:	79fa      	ldrb	r2, [r7, #7]
 8002d22:	4603      	mov	r3, r0
 8002d24:	01db      	lsls	r3, r3, #7
 8002d26:	4413      	add	r3, r2
 8002d28:	b2c9      	uxtb	r1, r1
 8002d2a:	4a05      	ldr	r2, [pc, #20]	; (8002d40 <ssd1306_DrawPixel+0xbc>)
 8002d2c:	54d1      	strb	r1, [r2, r3]
 8002d2e:	e000      	b.n	8002d32 <ssd1306_DrawPixel+0xae>
        return;
 8002d30:	bf00      	nop
    }
}
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	20000ee0 	.word	0x20000ee0
 8002d40:	20000ae0 	.word	0x20000ae0

08002d44 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002d44:	b590      	push	{r4, r7, lr}
 8002d46:	b089      	sub	sp, #36	; 0x24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	1d38      	adds	r0, r7, #4
 8002d4e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002d52:	461a      	mov	r2, r3
 8002d54:	4623      	mov	r3, r4
 8002d56:	73fb      	strb	r3, [r7, #15]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b1f      	cmp	r3, #31
 8002d60:	d902      	bls.n	8002d68 <ssd1306_WriteChar+0x24>
 8002d62:	7bfb      	ldrb	r3, [r7, #15]
 8002d64:	2b7e      	cmp	r3, #126	; 0x7e
 8002d66:	d901      	bls.n	8002d6c <ssd1306_WriteChar+0x28>
        return 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e06d      	b.n	8002e48 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002d6c:	4b38      	ldr	r3, [pc, #224]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002d6e:	881b      	ldrh	r3, [r3, #0]
 8002d70:	461a      	mov	r2, r3
 8002d72:	793b      	ldrb	r3, [r7, #4]
 8002d74:	4413      	add	r3, r2
 8002d76:	2b80      	cmp	r3, #128	; 0x80
 8002d78:	dc06      	bgt.n	8002d88 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002d7a:	4b35      	ldr	r3, [pc, #212]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002d7c:	885b      	ldrh	r3, [r3, #2]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	797b      	ldrb	r3, [r7, #5]
 8002d82:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002d84:	2b40      	cmp	r3, #64	; 0x40
 8002d86:	dd01      	ble.n	8002d8c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	e05d      	b.n	8002e48 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	61fb      	str	r3, [r7, #28]
 8002d90:	e04c      	b.n	8002e2c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
 8002d96:	3b20      	subs	r3, #32
 8002d98:	7979      	ldrb	r1, [r7, #5]
 8002d9a:	fb01 f303 	mul.w	r3, r1, r3
 8002d9e:	4619      	mov	r1, r3
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	440b      	add	r3, r1
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	4413      	add	r3, r2
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002dac:	2300      	movs	r3, #0
 8002dae:	61bb      	str	r3, [r7, #24]
 8002db0:	e034      	b.n	8002e1c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d012      	beq.n	8002de8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002dc2:	4b23      	ldr	r3, [pc, #140]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002dc4:	881b      	ldrh	r3, [r3, #0]
 8002dc6:	b2da      	uxtb	r2, r3
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	4413      	add	r3, r2
 8002dce:	b2d8      	uxtb	r0, r3
 8002dd0:	4b1f      	ldr	r3, [pc, #124]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002dd2:	885b      	ldrh	r3, [r3, #2]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	4413      	add	r3, r2
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	7bba      	ldrb	r2, [r7, #14]
 8002de0:	4619      	mov	r1, r3
 8002de2:	f7ff ff4f 	bl	8002c84 <ssd1306_DrawPixel>
 8002de6:	e016      	b.n	8002e16 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002de8:	4b19      	ldr	r3, [pc, #100]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	b2d8      	uxtb	r0, r3
 8002df6:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002df8:	885b      	ldrh	r3, [r3, #2]
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	4413      	add	r3, r2
 8002e02:	b2d9      	uxtb	r1, r3
 8002e04:	7bbb      	ldrb	r3, [r7, #14]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	bf0c      	ite	eq
 8002e0a:	2301      	moveq	r3, #1
 8002e0c:	2300      	movne	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	461a      	mov	r2, r3
 8002e12:	f7ff ff37 	bl	8002c84 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	61bb      	str	r3, [r7, #24]
 8002e1c:	793b      	ldrb	r3, [r7, #4]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d3c5      	bcc.n	8002db2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	61fb      	str	r3, [r7, #28]
 8002e2c:	797b      	ldrb	r3, [r7, #5]
 8002e2e:	461a      	mov	r2, r3
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d3ad      	bcc.n	8002d92 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002e36:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002e38:	881a      	ldrh	r2, [r3, #0]
 8002e3a:	793b      	ldrb	r3, [r7, #4]
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4413      	add	r3, r2
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <ssd1306_WriteChar+0x10c>)
 8002e44:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3724      	adds	r7, #36	; 0x24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd90      	pop	{r4, r7, pc}
 8002e50:	20000ee0 	.word	0x20000ee0

08002e54 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	1d38      	adds	r0, r7, #4
 8002e5e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002e62:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002e64:	e012      	b.n	8002e8c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	7818      	ldrb	r0, [r3, #0]
 8002e6a:	78fb      	ldrb	r3, [r7, #3]
 8002e6c:	1d3a      	adds	r2, r7, #4
 8002e6e:	ca06      	ldmia	r2, {r1, r2}
 8002e70:	f7ff ff68 	bl	8002d44 <ssd1306_WriteChar>
 8002e74:	4603      	mov	r3, r0
 8002e76:	461a      	mov	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d002      	beq.n	8002e86 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	e008      	b.n	8002e98 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1e8      	bne.n	8002e66 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	781b      	ldrb	r3, [r3, #0]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	460a      	mov	r2, r1
 8002eaa:	71fb      	strb	r3, [r7, #7]
 8002eac:	4613      	mov	r3, r2
 8002eae:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	4b05      	ldr	r3, [pc, #20]	; (8002ecc <ssd1306_SetCursor+0x2c>)
 8002eb6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002eb8:	79bb      	ldrb	r3, [r7, #6]
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	4b03      	ldr	r3, [pc, #12]	; (8002ecc <ssd1306_SetCursor+0x2c>)
 8002ebe:	805a      	strh	r2, [r3, #2]
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	20000ee0 	.word	0x20000ee0

08002ed0 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002eda:	2381      	movs	r3, #129	; 0x81
 8002edc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fdab 	bl	8002a3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff fda7 	bl	8002a3c <ssd1306_WriteCommand>
}
 8002eee:	bf00      	nop
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002f02:	79fb      	ldrb	r3, [r7, #7]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d005      	beq.n	8002f14 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002f08:	23af      	movs	r3, #175	; 0xaf
 8002f0a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002f0c:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <ssd1306_SetDisplayOn+0x38>)
 8002f0e:	2201      	movs	r2, #1
 8002f10:	719a      	strb	r2, [r3, #6]
 8002f12:	e004      	b.n	8002f1e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002f14:	23ae      	movs	r3, #174	; 0xae
 8002f16:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002f18:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <ssd1306_SetDisplayOn+0x38>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f7ff fd8b 	bl	8002a3c <ssd1306_WriteCommand>
}
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000ee0 	.word	0x20000ee0

08002f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f3a:	4b0f      	ldr	r3, [pc, #60]	; (8002f78 <HAL_MspInit+0x44>)
 8002f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3e:	4a0e      	ldr	r2, [pc, #56]	; (8002f78 <HAL_MspInit+0x44>)
 8002f40:	f043 0301 	orr.w	r3, r3, #1
 8002f44:	6613      	str	r3, [r2, #96]	; 0x60
 8002f46:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <HAL_MspInit+0x44>)
 8002f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	607b      	str	r3, [r7, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f52:	4b09      	ldr	r3, [pc, #36]	; (8002f78 <HAL_MspInit+0x44>)
 8002f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f56:	4a08      	ldr	r2, [pc, #32]	; (8002f78 <HAL_MspInit+0x44>)
 8002f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f5c:	6593      	str	r3, [r2, #88]	; 0x58
 8002f5e:	4b06      	ldr	r3, [pc, #24]	; (8002f78 <HAL_MspInit+0x44>)
 8002f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f66:	603b      	str	r3, [r7, #0]
 8002f68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	40021000 	.word	0x40021000

08002f7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b098      	sub	sp, #96	; 0x60
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f84:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	605a      	str	r2, [r3, #4]
 8002f8e:	609a      	str	r2, [r3, #8]
 8002f90:	60da      	str	r2, [r3, #12]
 8002f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f94:	f107 0318 	add.w	r3, r7, #24
 8002f98:	2234      	movs	r2, #52	; 0x34
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f006 ffca 	bl	8009f36 <memset>
  if(hi2c->Instance==I2C1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a3e      	ldr	r2, [pc, #248]	; (80030a0 <HAL_I2C_MspInit+0x124>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d138      	bne.n	800301e <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002fac:	2340      	movs	r3, #64	; 0x40
 8002fae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fb4:	f107 0318 	add.w	r3, r7, #24
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f002 fc2b 	bl	8005814 <HAL_RCCEx_PeriphCLKConfig>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002fc4:	f7ff fd2e 	bl	8002a24 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fc8:	4b36      	ldr	r3, [pc, #216]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8002fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fcc:	4a35      	ldr	r2, [pc, #212]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fd4:	4b33      	ldr	r3, [pc, #204]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8002fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd8:	f003 0301 	and.w	r3, r3, #1
 8002fdc:	617b      	str	r3, [r7, #20]
 8002fde:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Accel_SCL_Pin|Accel_SDA_Pin;
 8002fe0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fe6:	2312      	movs	r3, #18
 8002fe8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ff2:	2304      	movs	r3, #4
 8002ff4:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003000:	f000 fc56 	bl	80038b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003004:	4b27      	ldr	r3, [pc, #156]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8003006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003008:	4a26      	ldr	r2, [pc, #152]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 800300a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800300e:	6593      	str	r3, [r2, #88]	; 0x58
 8003010:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8003012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003018:	613b      	str	r3, [r7, #16]
 800301a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800301c:	e03b      	b.n	8003096 <HAL_I2C_MspInit+0x11a>
  else if(hi2c->Instance==I2C2)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a21      	ldr	r2, [pc, #132]	; (80030a8 <HAL_I2C_MspInit+0x12c>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d136      	bne.n	8003096 <HAL_I2C_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003028:	2380      	movs	r3, #128	; 0x80
 800302a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800302c:	2300      	movs	r3, #0
 800302e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003030:	f107 0318 	add.w	r3, r7, #24
 8003034:	4618      	mov	r0, r3
 8003036:	f002 fbed 	bl	8005814 <HAL_RCCEx_PeriphCLKConfig>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_I2C_MspInit+0xc8>
      Error_Handler();
 8003040:	f7ff fcf0 	bl	8002a24 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003044:	4b17      	ldr	r3, [pc, #92]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8003046:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003048:	4a16      	ldr	r2, [pc, #88]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 800304a:	f043 0302 	orr.w	r3, r3, #2
 800304e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003050:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8003052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Disp_SCL_Pin|Disp_SDA_Pin;
 800305c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003060:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003062:	2312      	movs	r3, #18
 8003064:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800306a:	2303      	movs	r3, #3
 800306c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800306e:	2304      	movs	r3, #4
 8003070:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003072:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003076:	4619      	mov	r1, r3
 8003078:	480c      	ldr	r0, [pc, #48]	; (80030ac <HAL_I2C_MspInit+0x130>)
 800307a:	f000 fc19 	bl	80038b0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800307e:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8003080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003082:	4a08      	ldr	r2, [pc, #32]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 8003084:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003088:	6593      	str	r3, [r2, #88]	; 0x58
 800308a:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <HAL_I2C_MspInit+0x128>)
 800308c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	68bb      	ldr	r3, [r7, #8]
}
 8003096:	bf00      	nop
 8003098:	3760      	adds	r7, #96	; 0x60
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40005400 	.word	0x40005400
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40005800 	.word	0x40005800
 80030ac:	48000400 	.word	0x48000400

080030b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08a      	sub	sp, #40	; 0x28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a17      	ldr	r2, [pc, #92]	; (800312c <HAL_SPI_MspInit+0x7c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d128      	bne.n	8003124 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030d2:	4b17      	ldr	r3, [pc, #92]	; (8003130 <HAL_SPI_MspInit+0x80>)
 80030d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030d6:	4a16      	ldr	r2, [pc, #88]	; (8003130 <HAL_SPI_MspInit+0x80>)
 80030d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030dc:	6613      	str	r3, [r2, #96]	; 0x60
 80030de:	4b14      	ldr	r3, [pc, #80]	; (8003130 <HAL_SPI_MspInit+0x80>)
 80030e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030e6:	613b      	str	r3, [r7, #16]
 80030e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ea:	4b11      	ldr	r3, [pc, #68]	; (8003130 <HAL_SPI_MspInit+0x80>)
 80030ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ee:	4a10      	ldr	r2, [pc, #64]	; (8003130 <HAL_SPI_MspInit+0x80>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030f6:	4b0e      	ldr	r3, [pc, #56]	; (8003130 <HAL_SPI_MspInit+0x80>)
 80030f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8003102:	23c2      	movs	r3, #194	; 0xc2
 8003104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003106:	2302      	movs	r3, #2
 8003108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310a:	2300      	movs	r3, #0
 800310c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800310e:	2303      	movs	r3, #3
 8003110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003112:	2305      	movs	r3, #5
 8003114:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003116:	f107 0314 	add.w	r3, r7, #20
 800311a:	4619      	mov	r1, r3
 800311c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003120:	f000 fbc6 	bl	80038b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003124:	bf00      	nop
 8003126:	3728      	adds	r7, #40	; 0x28
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40013000 	.word	0x40013000
 8003130:	40021000 	.word	0x40021000

08003134 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b096      	sub	sp, #88	; 0x58
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800313c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003140:	2200      	movs	r2, #0
 8003142:	601a      	str	r2, [r3, #0]
 8003144:	605a      	str	r2, [r3, #4]
 8003146:	609a      	str	r2, [r3, #8]
 8003148:	60da      	str	r2, [r3, #12]
 800314a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800314c:	f107 0310 	add.w	r3, r7, #16
 8003150:	2234      	movs	r2, #52	; 0x34
 8003152:	2100      	movs	r1, #0
 8003154:	4618      	mov	r0, r3
 8003156:	f006 feee 	bl	8009f36 <memset>
  if(huart->Instance==USART1)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a22      	ldr	r2, [pc, #136]	; (80031e8 <HAL_UART_MspInit+0xb4>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d13d      	bne.n	80031e0 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003164:	2301      	movs	r3, #1
 8003166:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800316c:	f107 0310 	add.w	r3, r7, #16
 8003170:	4618      	mov	r0, r3
 8003172:	f002 fb4f 	bl	8005814 <HAL_RCCEx_PeriphCLKConfig>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800317c:	f7ff fc52 	bl	8002a24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003180:	4b1a      	ldr	r3, [pc, #104]	; (80031ec <HAL_UART_MspInit+0xb8>)
 8003182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003184:	4a19      	ldr	r2, [pc, #100]	; (80031ec <HAL_UART_MspInit+0xb8>)
 8003186:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800318a:	6613      	str	r3, [r2, #96]	; 0x60
 800318c:	4b17      	ldr	r3, [pc, #92]	; (80031ec <HAL_UART_MspInit+0xb8>)
 800318e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003190:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003198:	4b14      	ldr	r3, [pc, #80]	; (80031ec <HAL_UART_MspInit+0xb8>)
 800319a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800319c:	4a13      	ldr	r2, [pc, #76]	; (80031ec <HAL_UART_MspInit+0xb8>)
 800319e:	f043 0302 	orr.w	r3, r3, #2
 80031a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031a4:	4b11      	ldr	r3, [pc, #68]	; (80031ec <HAL_UART_MspInit+0xb8>)
 80031a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	60bb      	str	r3, [r7, #8]
 80031ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80031b0:	23c0      	movs	r3, #192	; 0xc0
 80031b2:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031b4:	2302      	movs	r3, #2
 80031b6:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031bc:	2303      	movs	r3, #3
 80031be:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80031c0:	2307      	movs	r3, #7
 80031c2:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80031c8:	4619      	mov	r1, r3
 80031ca:	4809      	ldr	r0, [pc, #36]	; (80031f0 <HAL_UART_MspInit+0xbc>)
 80031cc:	f000 fb70 	bl	80038b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031d0:	2200      	movs	r2, #0
 80031d2:	2100      	movs	r1, #0
 80031d4:	2025      	movs	r0, #37	; 0x25
 80031d6:	f000 fab6 	bl	8003746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031da:	2025      	movs	r0, #37	; 0x25
 80031dc:	f000 facf 	bl	800377e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80031e0:	bf00      	nop
 80031e2:	3758      	adds	r7, #88	; 0x58
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40013800 	.word	0x40013800
 80031ec:	40021000 	.word	0x40021000
 80031f0:	48000400 	.word	0x48000400

080031f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031f8:	e7fe      	b.n	80031f8 <NMI_Handler+0x4>

080031fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031fa:	b480      	push	{r7}
 80031fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031fe:	e7fe      	b.n	80031fe <HardFault_Handler+0x4>

08003200 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003204:	e7fe      	b.n	8003204 <MemManage_Handler+0x4>

08003206 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003206:	b480      	push	{r7}
 8003208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800320a:	e7fe      	b.n	800320a <BusFault_Handler+0x4>

0800320c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003210:	e7fe      	b.n	8003210 <UsageFault_Handler+0x4>

08003212 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003212:	b480      	push	{r7}
 8003214:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003216:	bf00      	nop
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800322e:	b480      	push	{r7}
 8003230:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003232:	bf00      	nop
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003240:	f000 f962 	bl	8003508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003244:	bf00      	nop
 8003246:	bd80      	pop	{r7, pc}

08003248 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800324c:	4802      	ldr	r0, [pc, #8]	; (8003258 <USART1_IRQHandler+0x10>)
 800324e:	f003 fa9f 	bl	8006790 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	200007fc 	.word	0x200007fc

0800325c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  return 1;
 8003260:	2301      	movs	r3, #1
}
 8003262:	4618      	mov	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <_kill>:

int _kill(int pid, int sig)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003276:	f006 ff31 	bl	800a0dc <__errno>
 800327a:	4603      	mov	r3, r0
 800327c:	2216      	movs	r2, #22
 800327e:	601a      	str	r2, [r3, #0]
  return -1;
 8003280:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003284:	4618      	mov	r0, r3
 8003286:	3708      	adds	r7, #8
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <_exit>:

void _exit (int status)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003294:	f04f 31ff 	mov.w	r1, #4294967295
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f7ff ffe7 	bl	800326c <_kill>
  while (1) {}    /* Make sure we hang here */
 800329e:	e7fe      	b.n	800329e <_exit+0x12>

080032a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	e00a      	b.n	80032c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032b2:	f3af 8000 	nop.w
 80032b6:	4601      	mov	r1, r0
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	1c5a      	adds	r2, r3, #1
 80032bc:	60ba      	str	r2, [r7, #8]
 80032be:	b2ca      	uxtb	r2, r1
 80032c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	3301      	adds	r3, #1
 80032c6:	617b      	str	r3, [r7, #20]
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	dbf0      	blt.n	80032b2 <_read+0x12>
  }

  return len;
 80032d0:	687b      	ldr	r3, [r7, #4]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b086      	sub	sp, #24
 80032de:	af00      	add	r7, sp, #0
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	e009      	b.n	8003300 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	60ba      	str	r2, [r7, #8]
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	3301      	adds	r3, #1
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	429a      	cmp	r2, r3
 8003306:	dbf1      	blt.n	80032ec <_write+0x12>
  }
  return len;
 8003308:	687b      	ldr	r3, [r7, #4]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <_close>:

int _close(int file)
{
 8003312:	b480      	push	{r7}
 8003314:	b083      	sub	sp, #12
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800331a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800331e:	4618      	mov	r0, r3
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
 8003332:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800333a:	605a      	str	r2, [r3, #4]
  return 0;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <_isatty>:

int _isatty(int file)
{
 800334a:	b480      	push	{r7}
 800334c:	b083      	sub	sp, #12
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003352:	2301      	movs	r3, #1
}
 8003354:	4618      	mov	r0, r3
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3714      	adds	r7, #20
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
	...

0800337c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003384:	4a14      	ldr	r2, [pc, #80]	; (80033d8 <_sbrk+0x5c>)
 8003386:	4b15      	ldr	r3, [pc, #84]	; (80033dc <_sbrk+0x60>)
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003390:	4b13      	ldr	r3, [pc, #76]	; (80033e0 <_sbrk+0x64>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d102      	bne.n	800339e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003398:	4b11      	ldr	r3, [pc, #68]	; (80033e0 <_sbrk+0x64>)
 800339a:	4a12      	ldr	r2, [pc, #72]	; (80033e4 <_sbrk+0x68>)
 800339c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800339e:	4b10      	ldr	r3, [pc, #64]	; (80033e0 <_sbrk+0x64>)
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4413      	add	r3, r2
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d207      	bcs.n	80033bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033ac:	f006 fe96 	bl	800a0dc <__errno>
 80033b0:	4603      	mov	r3, r0
 80033b2:	220c      	movs	r2, #12
 80033b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033b6:	f04f 33ff 	mov.w	r3, #4294967295
 80033ba:	e009      	b.n	80033d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033bc:	4b08      	ldr	r3, [pc, #32]	; (80033e0 <_sbrk+0x64>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033c2:	4b07      	ldr	r3, [pc, #28]	; (80033e0 <_sbrk+0x64>)
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4413      	add	r3, r2
 80033ca:	4a05      	ldr	r2, [pc, #20]	; (80033e0 <_sbrk+0x64>)
 80033cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033ce:	68fb      	ldr	r3, [r7, #12]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3718      	adds	r7, #24
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	2000a000 	.word	0x2000a000
 80033dc:	00000400 	.word	0x00000400
 80033e0:	20000ee8 	.word	0x20000ee8
 80033e4:	20001060 	.word	0x20001060

080033e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80033ec:	4b06      	ldr	r3, [pc, #24]	; (8003408 <SystemInit+0x20>)
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f2:	4a05      	ldr	r2, [pc, #20]	; (8003408 <SystemInit+0x20>)
 80033f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	e000ed00 	.word	0xe000ed00

0800340c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800340c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003444 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003410:	f7ff ffea 	bl	80033e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003414:	480c      	ldr	r0, [pc, #48]	; (8003448 <LoopForever+0x6>)
  ldr r1, =_edata
 8003416:	490d      	ldr	r1, [pc, #52]	; (800344c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003418:	4a0d      	ldr	r2, [pc, #52]	; (8003450 <LoopForever+0xe>)
  movs r3, #0
 800341a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800341c:	e002      	b.n	8003424 <LoopCopyDataInit>

0800341e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800341e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003420:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003422:	3304      	adds	r3, #4

08003424 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003424:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003426:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003428:	d3f9      	bcc.n	800341e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800342a:	4a0a      	ldr	r2, [pc, #40]	; (8003454 <LoopForever+0x12>)
  ldr r4, =_ebss
 800342c:	4c0a      	ldr	r4, [pc, #40]	; (8003458 <LoopForever+0x16>)
  movs r3, #0
 800342e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003430:	e001      	b.n	8003436 <LoopFillZerobss>

08003432 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003432:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003434:	3204      	adds	r2, #4

08003436 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003436:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003438:	d3fb      	bcc.n	8003432 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800343a:	f006 fe55 	bl	800a0e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800343e:	f7fe fe9f 	bl	8002180 <main>

08003442 <LoopForever>:

LoopForever:
    b LoopForever
 8003442:	e7fe      	b.n	8003442 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003444:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800344c:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8003450:	08010030 	.word	0x08010030
  ldr r2, =_sbss
 8003454:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8003458:	2000105c 	.word	0x2000105c

0800345c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800345c:	e7fe      	b.n	800345c <ADC1_2_IRQHandler>

0800345e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003464:	2300      	movs	r3, #0
 8003466:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003468:	2003      	movs	r0, #3
 800346a:	f000 f961 	bl	8003730 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800346e:	200f      	movs	r0, #15
 8003470:	f000 f80e 	bl	8003490 <HAL_InitTick>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d002      	beq.n	8003480 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	71fb      	strb	r3, [r7, #7]
 800347e:	e001      	b.n	8003484 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003480:	f7ff fd58 	bl	8002f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003484:	79fb      	ldrb	r3, [r7, #7]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
	...

08003490 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003498:	2300      	movs	r3, #0
 800349a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800349c:	4b17      	ldr	r3, [pc, #92]	; (80034fc <HAL_InitTick+0x6c>)
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d023      	beq.n	80034ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80034a4:	4b16      	ldr	r3, [pc, #88]	; (8003500 <HAL_InitTick+0x70>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	4b14      	ldr	r3, [pc, #80]	; (80034fc <HAL_InitTick+0x6c>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	4619      	mov	r1, r3
 80034ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80034b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 f96d 	bl	800379a <HAL_SYSTICK_Config>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10f      	bne.n	80034e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b0f      	cmp	r3, #15
 80034ca:	d809      	bhi.n	80034e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034cc:	2200      	movs	r2, #0
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	f04f 30ff 	mov.w	r0, #4294967295
 80034d4:	f000 f937 	bl	8003746 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034d8:	4a0a      	ldr	r2, [pc, #40]	; (8003504 <HAL_InitTick+0x74>)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	e007      	b.n	80034f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	73fb      	strb	r3, [r7, #15]
 80034e4:	e004      	b.n	80034f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	73fb      	strb	r3, [r7, #15]
 80034ea:	e001      	b.n	80034f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	2000002c 	.word	0x2000002c
 8003500:	20000024 	.word	0x20000024
 8003504:	20000028 	.word	0x20000028

08003508 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800350c:	4b06      	ldr	r3, [pc, #24]	; (8003528 <HAL_IncTick+0x20>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	4b06      	ldr	r3, [pc, #24]	; (800352c <HAL_IncTick+0x24>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4413      	add	r3, r2
 8003518:	4a04      	ldr	r2, [pc, #16]	; (800352c <HAL_IncTick+0x24>)
 800351a:	6013      	str	r3, [r2, #0]
}
 800351c:	bf00      	nop
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	2000002c 	.word	0x2000002c
 800352c:	20000eec 	.word	0x20000eec

08003530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return uwTick;
 8003534:	4b03      	ldr	r3, [pc, #12]	; (8003544 <HAL_GetTick+0x14>)
 8003536:	681b      	ldr	r3, [r3, #0]
}
 8003538:	4618      	mov	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	20000eec 	.word	0x20000eec

08003548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003550:	f7ff ffee 	bl	8003530 <HAL_GetTick>
 8003554:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003560:	d005      	beq.n	800356e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003562:	4b0a      	ldr	r3, [pc, #40]	; (800358c <HAL_Delay+0x44>)
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	4413      	add	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800356e:	bf00      	nop
 8003570:	f7ff ffde 	bl	8003530 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	429a      	cmp	r2, r3
 800357e:	d8f7      	bhi.n	8003570 <HAL_Delay+0x28>
  {
  }
}
 8003580:	bf00      	nop
 8003582:	bf00      	nop
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	2000002c 	.word	0x2000002c

08003590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035a0:	4b0c      	ldr	r3, [pc, #48]	; (80035d4 <__NVIC_SetPriorityGrouping+0x44>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035ac:	4013      	ands	r3, r2
 80035ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035c2:	4a04      	ldr	r2, [pc, #16]	; (80035d4 <__NVIC_SetPriorityGrouping+0x44>)
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	60d3      	str	r3, [r2, #12]
}
 80035c8:	bf00      	nop
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	e000ed00 	.word	0xe000ed00

080035d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035dc:	4b04      	ldr	r3, [pc, #16]	; (80035f0 <__NVIC_GetPriorityGrouping+0x18>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	0a1b      	lsrs	r3, r3, #8
 80035e2:	f003 0307 	and.w	r3, r3, #7
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	e000ed00 	.word	0xe000ed00

080035f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	4603      	mov	r3, r0
 80035fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003602:	2b00      	cmp	r3, #0
 8003604:	db0b      	blt.n	800361e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	f003 021f 	and.w	r2, r3, #31
 800360c:	4907      	ldr	r1, [pc, #28]	; (800362c <__NVIC_EnableIRQ+0x38>)
 800360e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003612:	095b      	lsrs	r3, r3, #5
 8003614:	2001      	movs	r0, #1
 8003616:	fa00 f202 	lsl.w	r2, r0, r2
 800361a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	e000e100 	.word	0xe000e100

08003630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	6039      	str	r1, [r7, #0]
 800363a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003640:	2b00      	cmp	r3, #0
 8003642:	db0a      	blt.n	800365a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	b2da      	uxtb	r2, r3
 8003648:	490c      	ldr	r1, [pc, #48]	; (800367c <__NVIC_SetPriority+0x4c>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	0112      	lsls	r2, r2, #4
 8003650:	b2d2      	uxtb	r2, r2
 8003652:	440b      	add	r3, r1
 8003654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003658:	e00a      	b.n	8003670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	b2da      	uxtb	r2, r3
 800365e:	4908      	ldr	r1, [pc, #32]	; (8003680 <__NVIC_SetPriority+0x50>)
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	f003 030f 	and.w	r3, r3, #15
 8003666:	3b04      	subs	r3, #4
 8003668:	0112      	lsls	r2, r2, #4
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	440b      	add	r3, r1
 800366e:	761a      	strb	r2, [r3, #24]
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000e100 	.word	0xe000e100
 8003680:	e000ed00 	.word	0xe000ed00

08003684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003684:	b480      	push	{r7}
 8003686:	b089      	sub	sp, #36	; 0x24
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f1c3 0307 	rsb	r3, r3, #7
 800369e:	2b04      	cmp	r3, #4
 80036a0:	bf28      	it	cs
 80036a2:	2304      	movcs	r3, #4
 80036a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	3304      	adds	r3, #4
 80036aa:	2b06      	cmp	r3, #6
 80036ac:	d902      	bls.n	80036b4 <NVIC_EncodePriority+0x30>
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	3b03      	subs	r3, #3
 80036b2:	e000      	b.n	80036b6 <NVIC_EncodePriority+0x32>
 80036b4:	2300      	movs	r3, #0
 80036b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b8:	f04f 32ff 	mov.w	r2, #4294967295
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	fa02 f303 	lsl.w	r3, r2, r3
 80036c2:	43da      	mvns	r2, r3
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	401a      	ands	r2, r3
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036cc:	f04f 31ff 	mov.w	r1, #4294967295
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	fa01 f303 	lsl.w	r3, r1, r3
 80036d6:	43d9      	mvns	r1, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036dc:	4313      	orrs	r3, r2
         );
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3724      	adds	r7, #36	; 0x24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036fc:	d301      	bcc.n	8003702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036fe:	2301      	movs	r3, #1
 8003700:	e00f      	b.n	8003722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003702:	4a0a      	ldr	r2, [pc, #40]	; (800372c <SysTick_Config+0x40>)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3b01      	subs	r3, #1
 8003708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800370a:	210f      	movs	r1, #15
 800370c:	f04f 30ff 	mov.w	r0, #4294967295
 8003710:	f7ff ff8e 	bl	8003630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003714:	4b05      	ldr	r3, [pc, #20]	; (800372c <SysTick_Config+0x40>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800371a:	4b04      	ldr	r3, [pc, #16]	; (800372c <SysTick_Config+0x40>)
 800371c:	2207      	movs	r2, #7
 800371e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	e000e010 	.word	0xe000e010

08003730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7ff ff29 	bl	8003590 <__NVIC_SetPriorityGrouping>
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b086      	sub	sp, #24
 800374a:	af00      	add	r7, sp, #0
 800374c:	4603      	mov	r3, r0
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	607a      	str	r2, [r7, #4]
 8003752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003758:	f7ff ff3e 	bl	80035d8 <__NVIC_GetPriorityGrouping>
 800375c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	6978      	ldr	r0, [r7, #20]
 8003764:	f7ff ff8e 	bl	8003684 <NVIC_EncodePriority>
 8003768:	4602      	mov	r2, r0
 800376a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800376e:	4611      	mov	r1, r2
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff5d 	bl	8003630 <__NVIC_SetPriority>
}
 8003776:	bf00      	nop
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b082      	sub	sp, #8
 8003782:	af00      	add	r7, sp, #0
 8003784:	4603      	mov	r3, r0
 8003786:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ff31 	bl	80035f4 <__NVIC_EnableIRQ>
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b082      	sub	sp, #8
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff ffa2 	bl	80036ec <SysTick_Config>
 80037a8:	4603      	mov	r3, r0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b085      	sub	sp, #20
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037ba:	2300      	movs	r3, #0
 80037bc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d008      	beq.n	80037dc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2204      	movs	r2, #4
 80037ce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e022      	b.n	8003822 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 020e 	bic.w	r2, r2, #14
 80037ea:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f022 0201 	bic.w	r2, r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003800:	f003 021c 	and.w	r2, r3, #28
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003808:	2101      	movs	r1, #1
 800380a:	fa01 f202 	lsl.w	r2, r1, r2
 800380e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003820:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b084      	sub	sp, #16
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003836:	2300      	movs	r3, #0
 8003838:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d005      	beq.n	8003852 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2204      	movs	r2, #4
 800384a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	73fb      	strb	r3, [r7, #15]
 8003850:	e029      	b.n	80038a6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 020e 	bic.w	r2, r2, #14
 8003860:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0201 	bic.w	r2, r2, #1
 8003870:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003876:	f003 021c 	and.w	r2, r3, #28
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	2101      	movs	r1, #1
 8003880:	fa01 f202 	lsl.w	r2, r1, r2
 8003884:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389a:	2b00      	cmp	r3, #0
 800389c:	d003      	beq.n	80038a6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	4798      	blx	r3
    }
  }
  return status;
 80038a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b087      	sub	sp, #28
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038be:	e14e      	b.n	8003b5e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	2101      	movs	r1, #1
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	fa01 f303 	lsl.w	r3, r1, r3
 80038cc:	4013      	ands	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 8140 	beq.w	8003b58 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 0303 	and.w	r3, r3, #3
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d005      	beq.n	80038f0 <HAL_GPIO_Init+0x40>
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 0303 	and.w	r3, r3, #3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d130      	bne.n	8003952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	2203      	movs	r2, #3
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	43db      	mvns	r3, r3
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4013      	ands	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	68da      	ldr	r2, [r3, #12]
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	4313      	orrs	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003926:	2201      	movs	r2, #1
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4013      	ands	r3, r2
 8003934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	091b      	lsrs	r3, r3, #4
 800393c:	f003 0201 	and.w	r2, r3, #1
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f003 0303 	and.w	r3, r3, #3
 800395a:	2b03      	cmp	r3, #3
 800395c:	d017      	beq.n	800398e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	2203      	movs	r2, #3
 800396a:	fa02 f303 	lsl.w	r3, r2, r3
 800396e:	43db      	mvns	r3, r3
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	4013      	ands	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f003 0303 	and.w	r3, r3, #3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d123      	bne.n	80039e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	08da      	lsrs	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3208      	adds	r2, #8
 80039a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f003 0307 	and.w	r3, r3, #7
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	220f      	movs	r2, #15
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	43db      	mvns	r3, r3
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	4013      	ands	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	691a      	ldr	r2, [r3, #16]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f003 0307 	and.w	r3, r3, #7
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	08da      	lsrs	r2, r3, #3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3208      	adds	r2, #8
 80039dc:	6939      	ldr	r1, [r7, #16]
 80039de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	2203      	movs	r2, #3
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4013      	ands	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f003 0203 	and.w	r2, r3, #3
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 809a 	beq.w	8003b58 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a24:	4b55      	ldr	r3, [pc, #340]	; (8003b7c <HAL_GPIO_Init+0x2cc>)
 8003a26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a28:	4a54      	ldr	r2, [pc, #336]	; (8003b7c <HAL_GPIO_Init+0x2cc>)
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	6613      	str	r3, [r2, #96]	; 0x60
 8003a30:	4b52      	ldr	r3, [pc, #328]	; (8003b7c <HAL_GPIO_Init+0x2cc>)
 8003a32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	60bb      	str	r3, [r7, #8]
 8003a3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a3c:	4a50      	ldr	r2, [pc, #320]	; (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	089b      	lsrs	r3, r3, #2
 8003a42:	3302      	adds	r3, #2
 8003a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	220f      	movs	r2, #15
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a66:	d013      	beq.n	8003a90 <HAL_GPIO_Init+0x1e0>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a46      	ldr	r2, [pc, #280]	; (8003b84 <HAL_GPIO_Init+0x2d4>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d00d      	beq.n	8003a8c <HAL_GPIO_Init+0x1dc>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a45      	ldr	r2, [pc, #276]	; (8003b88 <HAL_GPIO_Init+0x2d8>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d007      	beq.n	8003a88 <HAL_GPIO_Init+0x1d8>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a44      	ldr	r2, [pc, #272]	; (8003b8c <HAL_GPIO_Init+0x2dc>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d101      	bne.n	8003a84 <HAL_GPIO_Init+0x1d4>
 8003a80:	2303      	movs	r3, #3
 8003a82:	e006      	b.n	8003a92 <HAL_GPIO_Init+0x1e2>
 8003a84:	2307      	movs	r3, #7
 8003a86:	e004      	b.n	8003a92 <HAL_GPIO_Init+0x1e2>
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e002      	b.n	8003a92 <HAL_GPIO_Init+0x1e2>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e000      	b.n	8003a92 <HAL_GPIO_Init+0x1e2>
 8003a90:	2300      	movs	r3, #0
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	f002 0203 	and.w	r2, r2, #3
 8003a98:	0092      	lsls	r2, r2, #2
 8003a9a:	4093      	lsls	r3, r2
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003aa2:	4937      	ldr	r1, [pc, #220]	; (8003b80 <HAL_GPIO_Init+0x2d0>)
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	089b      	lsrs	r3, r3, #2
 8003aa8:	3302      	adds	r3, #2
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ab0:	4b37      	ldr	r3, [pc, #220]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ad4:	4a2e      	ldr	r2, [pc, #184]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003ada:	4b2d      	ldr	r3, [pc, #180]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003afe:	4a24      	ldr	r2, [pc, #144]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b04:	4b22      	ldr	r3, [pc, #136]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4013      	ands	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b28:	4a19      	ldr	r2, [pc, #100]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b2e:	4b18      	ldr	r3, [pc, #96]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	43db      	mvns	r3, r3
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b52:	4a0f      	ldr	r2, [pc, #60]	; (8003b90 <HAL_GPIO_Init+0x2e0>)
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	fa22 f303 	lsr.w	r3, r2, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f47f aea9 	bne.w	80038c0 <HAL_GPIO_Init+0x10>
  }
}
 8003b6e:	bf00      	nop
 8003b70:	bf00      	nop
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	40010000 	.word	0x40010000
 8003b84:	48000400 	.word	0x48000400
 8003b88:	48000800 	.word	0x48000800
 8003b8c:	48000c00 	.word	0x48000c00
 8003b90:	40010400 	.word	0x40010400

08003b94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	807b      	strh	r3, [r7, #2]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ba4:	787b      	ldrb	r3, [r7, #1]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003baa:	887a      	ldrh	r2, [r7, #2]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bb0:	e002      	b.n	8003bb8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bb2:	887a      	ldrh	r2, [r7, #2]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	460b      	mov	r3, r1
 8003bce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bd6:	887a      	ldrh	r2, [r7, #2]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	041a      	lsls	r2, r3, #16
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	43d9      	mvns	r1, r3
 8003be2:	887b      	ldrh	r3, [r7, #2]
 8003be4:	400b      	ands	r3, r1
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	619a      	str	r2, [r3, #24]
}
 8003bec:	bf00      	nop
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e08d      	b.n	8003d26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff f9ac 	bl	8002f7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2224      	movs	r2, #36	; 0x24
 8003c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f022 0201 	bic.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689a      	ldr	r2, [r3, #8]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d107      	bne.n	8003c72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689a      	ldr	r2, [r3, #8]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	e006      	b.n	8003c80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	689a      	ldr	r2, [r3, #8]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003c7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d108      	bne.n	8003c9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c96:	605a      	str	r2, [r3, #4]
 8003c98:	e007      	b.n	8003caa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ca8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003cb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68da      	ldr	r2, [r3, #12]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ccc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691a      	ldr	r2, [r3, #16]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	69d9      	ldr	r1, [r3, #28]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a1a      	ldr	r2, [r3, #32]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2220      	movs	r2, #32
 8003d12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b088      	sub	sp, #32
 8003d34:	af02      	add	r7, sp, #8
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	4608      	mov	r0, r1
 8003d3a:	4611      	mov	r1, r2
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	4603      	mov	r3, r0
 8003d40:	817b      	strh	r3, [r7, #10]
 8003d42:	460b      	mov	r3, r1
 8003d44:	813b      	strh	r3, [r7, #8]
 8003d46:	4613      	mov	r3, r2
 8003d48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b20      	cmp	r3, #32
 8003d54:	f040 80f9 	bne.w	8003f4a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <HAL_I2C_Mem_Write+0x34>
 8003d5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d105      	bne.n	8003d70 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d6a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e0ed      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d101      	bne.n	8003d7e <HAL_I2C_Mem_Write+0x4e>
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	e0e6      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d86:	f7ff fbd3 	bl	8003530 <HAL_GetTick>
 8003d8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	9300      	str	r3, [sp, #0]
 8003d90:	2319      	movs	r3, #25
 8003d92:	2201      	movs	r2, #1
 8003d94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 fbcd 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d001      	beq.n	8003da8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e0d1      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2221      	movs	r2, #33	; 0x21
 8003dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2240      	movs	r2, #64	; 0x40
 8003db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6a3a      	ldr	r2, [r7, #32]
 8003dc2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003dc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dd0:	88f8      	ldrh	r0, [r7, #6]
 8003dd2:	893a      	ldrh	r2, [r7, #8]
 8003dd4:	8979      	ldrh	r1, [r7, #10]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	9301      	str	r3, [sp, #4]
 8003dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	4603      	mov	r3, r0
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 fadd 	bl	80043a0 <I2C_RequestMemoryWrite>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e0a9      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2bff      	cmp	r3, #255	; 0xff
 8003e00:	d90e      	bls.n	8003e20 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	22ff      	movs	r2, #255	; 0xff
 8003e06:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	8979      	ldrh	r1, [r7, #10]
 8003e10:	2300      	movs	r3, #0
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f000 fd47 	bl	80048ac <I2C_TransferConfig>
 8003e1e:	e00f      	b.n	8003e40 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	8979      	ldrh	r1, [r7, #10]
 8003e32:	2300      	movs	r3, #0
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f000 fd36 	bl	80048ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 fbc6 	bl	80045d6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e07b      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	781a      	ldrb	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e64:	1c5a      	adds	r2, r3, #1
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d034      	beq.n	8003ef8 <HAL_I2C_Mem_Write+0x1c8>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d130      	bne.n	8003ef8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	2180      	movs	r1, #128	; 0x80
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 fb49 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d001      	beq.n	8003eb0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e04d      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2bff      	cmp	r3, #255	; 0xff
 8003eb8:	d90e      	bls.n	8003ed8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	22ff      	movs	r2, #255	; 0xff
 8003ebe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ec4:	b2da      	uxtb	r2, r3
 8003ec6:	8979      	ldrh	r1, [r7, #10]
 8003ec8:	2300      	movs	r3, #0
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 fceb 	bl	80048ac <I2C_TransferConfig>
 8003ed6:	e00f      	b.n	8003ef8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee6:	b2da      	uxtb	r2, r3
 8003ee8:	8979      	ldrh	r1, [r7, #10]
 8003eea:	2300      	movs	r3, #0
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 fcda 	bl	80048ac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d19e      	bne.n	8003e40 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f000 fbac 	bl	8004664 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e01a      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6859      	ldr	r1, [r3, #4]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	4b0a      	ldr	r3, [pc, #40]	; (8003f54 <HAL_I2C_Mem_Write+0x224>)
 8003f2a:	400b      	ands	r3, r1
 8003f2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	e000      	b.n	8003f4c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003f4a:	2302      	movs	r3, #2
  }
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	fe00e800 	.word	0xfe00e800

08003f58 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af02      	add	r7, sp, #8
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	4608      	mov	r0, r1
 8003f62:	4611      	mov	r1, r2
 8003f64:	461a      	mov	r2, r3
 8003f66:	4603      	mov	r3, r0
 8003f68:	817b      	strh	r3, [r7, #10]
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	813b      	strh	r3, [r7, #8]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b20      	cmp	r3, #32
 8003f7c:	f040 80fd 	bne.w	800417a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f80:	6a3b      	ldr	r3, [r7, #32]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <HAL_I2C_Mem_Read+0x34>
 8003f86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d105      	bne.n	8003f98 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f92:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e0f1      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d101      	bne.n	8003fa6 <HAL_I2C_Mem_Read+0x4e>
 8003fa2:	2302      	movs	r3, #2
 8003fa4:	e0ea      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003fae:	f7ff fabf 	bl	8003530 <HAL_GetTick>
 8003fb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	9300      	str	r3, [sp, #0]
 8003fb8:	2319      	movs	r3, #25
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 fab9 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e0d5      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2222      	movs	r2, #34	; 0x22
 8003fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2240      	movs	r2, #64	; 0x40
 8003fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6a3a      	ldr	r2, [r7, #32]
 8003fea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ff0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ff8:	88f8      	ldrh	r0, [r7, #6]
 8003ffa:	893a      	ldrh	r2, [r7, #8]
 8003ffc:	8979      	ldrh	r1, [r7, #10]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	9301      	str	r3, [sp, #4]
 8004002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	4603      	mov	r3, r0
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 fa1d 	bl	8004448 <I2C_RequestMemoryRead>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e0ad      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004024:	b29b      	uxth	r3, r3
 8004026:	2bff      	cmp	r3, #255	; 0xff
 8004028:	d90e      	bls.n	8004048 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	22ff      	movs	r2, #255	; 0xff
 800402e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004034:	b2da      	uxtb	r2, r3
 8004036:	8979      	ldrh	r1, [r7, #10]
 8004038:	4b52      	ldr	r3, [pc, #328]	; (8004184 <HAL_I2C_Mem_Read+0x22c>)
 800403a:	9300      	str	r3, [sp, #0]
 800403c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f000 fc33 	bl	80048ac <I2C_TransferConfig>
 8004046:	e00f      	b.n	8004068 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800404c:	b29a      	uxth	r2, r3
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004056:	b2da      	uxtb	r2, r3
 8004058:	8979      	ldrh	r1, [r7, #10]
 800405a:	4b4a      	ldr	r3, [pc, #296]	; (8004184 <HAL_I2C_Mem_Read+0x22c>)
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 fc22 	bl	80048ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	9300      	str	r3, [sp, #0]
 800406c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406e:	2200      	movs	r2, #0
 8004070:	2104      	movs	r1, #4
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 fa60 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e07c      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d034      	beq.n	8004128 <HAL_I2C_Mem_Read+0x1d0>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d130      	bne.n	8004128 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040cc:	2200      	movs	r2, #0
 80040ce:	2180      	movs	r1, #128	; 0x80
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 fa31 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e04d      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	2bff      	cmp	r3, #255	; 0xff
 80040e8:	d90e      	bls.n	8004108 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	22ff      	movs	r2, #255	; 0xff
 80040ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	8979      	ldrh	r1, [r7, #10]
 80040f8:	2300      	movs	r3, #0
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fbd3 	bl	80048ac <I2C_TransferConfig>
 8004106:	e00f      	b.n	8004128 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410c:	b29a      	uxth	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004116:	b2da      	uxtb	r2, r3
 8004118:	8979      	ldrh	r1, [r7, #10]
 800411a:	2300      	movs	r3, #0
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 fbc2 	bl	80048ac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800412c:	b29b      	uxth	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d19a      	bne.n	8004068 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	f000 fa94 	bl	8004664 <I2C_WaitOnSTOPFlagUntilTimeout>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e01a      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2220      	movs	r2, #32
 800414c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	6859      	ldr	r1, [r3, #4]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	4b0b      	ldr	r3, [pc, #44]	; (8004188 <HAL_I2C_Mem_Read+0x230>)
 800415a:	400b      	ands	r3, r1
 800415c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2220      	movs	r2, #32
 8004162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004176:	2300      	movs	r3, #0
 8004178:	e000      	b.n	800417c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800417a:	2302      	movs	r3, #2
  }
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	80002400 	.word	0x80002400
 8004188:	fe00e800 	.word	0xfe00e800

0800418c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b08a      	sub	sp, #40	; 0x28
 8004190:	af02      	add	r7, sp, #8
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	607a      	str	r2, [r7, #4]
 8004196:	603b      	str	r3, [r7, #0]
 8004198:	460b      	mov	r3, r1
 800419a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b20      	cmp	r3, #32
 80041aa:	f040 80f3 	bne.w	8004394 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041bc:	d101      	bne.n	80041c2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80041be:	2302      	movs	r3, #2
 80041c0:	e0e9      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d101      	bne.n	80041d0 <HAL_I2C_IsDeviceReady+0x44>
 80041cc:	2302      	movs	r3, #2
 80041ce:	e0e2      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2224      	movs	r2, #36	; 0x24
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d107      	bne.n	80041fe <HAL_I2C_IsDeviceReady+0x72>
 80041ee:	897b      	ldrh	r3, [r7, #10]
 80041f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041fc:	e006      	b.n	800420c <HAL_I2C_IsDeviceReady+0x80>
 80041fe:	897b      	ldrh	r3, [r7, #10]
 8004200:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004204:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004208:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	6812      	ldr	r2, [r2, #0]
 8004210:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004212:	f7ff f98d 	bl	8003530 <HAL_GetTick>
 8004216:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	f003 0320 	and.w	r3, r3, #32
 8004222:	2b20      	cmp	r3, #32
 8004224:	bf0c      	ite	eq
 8004226:	2301      	moveq	r3, #1
 8004228:	2300      	movne	r3, #0
 800422a:	b2db      	uxtb	r3, r3
 800422c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	f003 0310 	and.w	r3, r3, #16
 8004238:	2b10      	cmp	r3, #16
 800423a:	bf0c      	ite	eq
 800423c:	2301      	moveq	r3, #1
 800423e:	2300      	movne	r3, #0
 8004240:	b2db      	uxtb	r3, r3
 8004242:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004244:	e034      	b.n	80042b0 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800424c:	d01a      	beq.n	8004284 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800424e:	f7ff f96f 	bl	8003530 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	429a      	cmp	r2, r3
 800425c:	d302      	bcc.n	8004264 <HAL_I2C_IsDeviceReady+0xd8>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10f      	bne.n	8004284 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2220      	movs	r2, #32
 8004268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004270:	f043 0220 	orr.w	r2, r3, #32
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e088      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b20      	cmp	r3, #32
 8004290:	bf0c      	ite	eq
 8004292:	2301      	moveq	r3, #1
 8004294:	2300      	movne	r3, #0
 8004296:	b2db      	uxtb	r3, r3
 8004298:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	f003 0310 	and.w	r3, r3, #16
 80042a4:	2b10      	cmp	r3, #16
 80042a6:	bf0c      	ite	eq
 80042a8:	2301      	moveq	r3, #1
 80042aa:	2300      	movne	r3, #0
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80042b0:	7ffb      	ldrb	r3, [r7, #31]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d102      	bne.n	80042bc <HAL_I2C_IsDeviceReady+0x130>
 80042b6:	7fbb      	ldrb	r3, [r7, #30]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0c4      	beq.n	8004246 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	f003 0310 	and.w	r3, r3, #16
 80042c6:	2b10      	cmp	r3, #16
 80042c8:	d01a      	beq.n	8004300 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2200      	movs	r2, #0
 80042d2:	2120      	movs	r1, #32
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f92f 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e058      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2220      	movs	r2, #32
 80042ea:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2220      	movs	r2, #32
 80042f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	e04a      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	9300      	str	r3, [sp, #0]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	2200      	movs	r2, #0
 8004308:	2120      	movs	r1, #32
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f000 f914 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e03d      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2210      	movs	r2, #16
 8004320:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2220      	movs	r2, #32
 8004328:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	429a      	cmp	r2, r3
 8004330:	d118      	bne.n	8004364 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004340:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	9300      	str	r3, [sp, #0]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2200      	movs	r2, #0
 800434a:	2120      	movs	r1, #32
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 f8f3 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d001      	beq.n	800435c <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e01c      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2220      	movs	r2, #32
 8004362:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	3301      	adds	r3, #1
 8004368:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	429a      	cmp	r2, r3
 8004370:	f63f af39 	bhi.w	80041e6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2220      	movs	r2, #32
 8004378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004380:	f043 0220 	orr.w	r2, r3, #32
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e000      	b.n	8004396 <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8004394:	2302      	movs	r3, #2
  }
}
 8004396:	4618      	mov	r0, r3
 8004398:	3720      	adds	r7, #32
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
	...

080043a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	4608      	mov	r0, r1
 80043aa:	4611      	mov	r1, r2
 80043ac:	461a      	mov	r2, r3
 80043ae:	4603      	mov	r3, r0
 80043b0:	817b      	strh	r3, [r7, #10]
 80043b2:	460b      	mov	r3, r1
 80043b4:	813b      	strh	r3, [r7, #8]
 80043b6:	4613      	mov	r3, r2
 80043b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80043ba:	88fb      	ldrh	r3, [r7, #6]
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	8979      	ldrh	r1, [r7, #10]
 80043c0:	4b20      	ldr	r3, [pc, #128]	; (8004444 <I2C_RequestMemoryWrite+0xa4>)
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 fa6f 	bl	80048ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ce:	69fa      	ldr	r2, [r7, #28]
 80043d0:	69b9      	ldr	r1, [r7, #24]
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 f8ff 	bl	80045d6 <I2C_WaitOnTXISFlagUntilTimeout>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e02c      	b.n	800443c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043e2:	88fb      	ldrh	r3, [r7, #6]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d105      	bne.n	80043f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043e8:	893b      	ldrh	r3, [r7, #8]
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	629a      	str	r2, [r3, #40]	; 0x28
 80043f2:	e015      	b.n	8004420 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80043f4:	893b      	ldrh	r3, [r7, #8]
 80043f6:	0a1b      	lsrs	r3, r3, #8
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004402:	69fa      	ldr	r2, [r7, #28]
 8004404:	69b9      	ldr	r1, [r7, #24]
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 f8e5 	bl	80045d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e012      	b.n	800443c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004416:	893b      	ldrh	r3, [r7, #8]
 8004418:	b2da      	uxtb	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	2200      	movs	r2, #0
 8004428:	2180      	movs	r1, #128	; 0x80
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f000 f884 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e000      	b.n	800443c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	80002000 	.word	0x80002000

08004448 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af02      	add	r7, sp, #8
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	4608      	mov	r0, r1
 8004452:	4611      	mov	r1, r2
 8004454:	461a      	mov	r2, r3
 8004456:	4603      	mov	r3, r0
 8004458:	817b      	strh	r3, [r7, #10]
 800445a:	460b      	mov	r3, r1
 800445c:	813b      	strh	r3, [r7, #8]
 800445e:	4613      	mov	r3, r2
 8004460:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004462:	88fb      	ldrh	r3, [r7, #6]
 8004464:	b2da      	uxtb	r2, r3
 8004466:	8979      	ldrh	r1, [r7, #10]
 8004468:	4b20      	ldr	r3, [pc, #128]	; (80044ec <I2C_RequestMemoryRead+0xa4>)
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	2300      	movs	r3, #0
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 fa1c 	bl	80048ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004474:	69fa      	ldr	r2, [r7, #28]
 8004476:	69b9      	ldr	r1, [r7, #24]
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 f8ac 	bl	80045d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e02c      	b.n	80044e2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004488:	88fb      	ldrh	r3, [r7, #6]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d105      	bne.n	800449a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800448e:	893b      	ldrh	r3, [r7, #8]
 8004490:	b2da      	uxtb	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	629a      	str	r2, [r3, #40]	; 0x28
 8004498:	e015      	b.n	80044c6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800449a:	893b      	ldrh	r3, [r7, #8]
 800449c:	0a1b      	lsrs	r3, r3, #8
 800449e:	b29b      	uxth	r3, r3
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044a8:	69fa      	ldr	r2, [r7, #28]
 80044aa:	69b9      	ldr	r1, [r7, #24]
 80044ac:	68f8      	ldr	r0, [r7, #12]
 80044ae:	f000 f892 	bl	80045d6 <I2C_WaitOnTXISFlagUntilTimeout>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d001      	beq.n	80044bc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e012      	b.n	80044e2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044bc:	893b      	ldrh	r3, [r7, #8]
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	2200      	movs	r2, #0
 80044ce:	2140      	movs	r1, #64	; 0x40
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 f831 	bl	8004538 <I2C_WaitOnFlagUntilTimeout>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e000      	b.n	80044e2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	80002000 	.word	0x80002000

080044f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b02      	cmp	r3, #2
 8004504:	d103      	bne.n	800450e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2200      	movs	r2, #0
 800450c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b01      	cmp	r3, #1
 800451a:	d007      	beq.n	800452c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	699a      	ldr	r2, [r3, #24]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	619a      	str	r2, [r3, #24]
  }
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	4613      	mov	r3, r2
 8004546:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004548:	e031      	b.n	80045ae <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004550:	d02d      	beq.n	80045ae <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004552:	f7fe ffed 	bl	8003530 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d302      	bcc.n	8004568 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d122      	bne.n	80045ae <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	699a      	ldr	r2, [r3, #24]
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	4013      	ands	r3, r2
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	429a      	cmp	r2, r3
 8004576:	bf0c      	ite	eq
 8004578:	2301      	moveq	r3, #1
 800457a:	2300      	movne	r3, #0
 800457c:	b2db      	uxtb	r3, r3
 800457e:	461a      	mov	r2, r3
 8004580:	79fb      	ldrb	r3, [r7, #7]
 8004582:	429a      	cmp	r2, r3
 8004584:	d113      	bne.n	80045ae <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	f043 0220 	orr.w	r2, r3, #32
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e00f      	b.n	80045ce <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	699a      	ldr	r2, [r3, #24]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	4013      	ands	r3, r2
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	bf0c      	ite	eq
 80045be:	2301      	moveq	r3, #1
 80045c0:	2300      	movne	r3, #0
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	461a      	mov	r2, r3
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d0be      	beq.n	800454a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b084      	sub	sp, #16
 80045da:	af00      	add	r7, sp, #0
 80045dc:	60f8      	str	r0, [r7, #12]
 80045de:	60b9      	str	r1, [r7, #8]
 80045e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80045e2:	e033      	b.n	800464c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	68b9      	ldr	r1, [r7, #8]
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 f87f 	bl	80046ec <I2C_IsErrorOccurred>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e031      	b.n	800465c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fe:	d025      	beq.n	800464c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004600:	f7fe ff96 	bl	8003530 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	429a      	cmp	r2, r3
 800460e:	d302      	bcc.n	8004616 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d11a      	bne.n	800464c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b02      	cmp	r3, #2
 8004622:	d013      	beq.n	800464c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004628:	f043 0220 	orr.w	r2, r3, #32
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2220      	movs	r2, #32
 8004634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e007      	b.n	800465c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b02      	cmp	r3, #2
 8004658:	d1c4      	bne.n	80045e4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004670:	e02f      	b.n	80046d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	68b9      	ldr	r1, [r7, #8]
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f838 	bl	80046ec <I2C_IsErrorOccurred>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e02d      	b.n	80046e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004686:	f7fe ff53 	bl	8003530 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	429a      	cmp	r2, r3
 8004694:	d302      	bcc.n	800469c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d11a      	bne.n	80046d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b20      	cmp	r3, #32
 80046a8:	d013      	beq.n	80046d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ae:	f043 0220 	orr.w	r2, r3, #32
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2220      	movs	r2, #32
 80046ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e007      	b.n	80046e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	f003 0320 	and.w	r3, r3, #32
 80046dc:	2b20      	cmp	r3, #32
 80046de:	d1c8      	bne.n	8004672 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	; 0x28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046f8:	2300      	movs	r3, #0
 80046fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004706:	2300      	movs	r3, #0
 8004708:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	f003 0310 	and.w	r3, r3, #16
 8004714:	2b00      	cmp	r3, #0
 8004716:	d068      	beq.n	80047ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2210      	movs	r2, #16
 800471e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004720:	e049      	b.n	80047b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004728:	d045      	beq.n	80047b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800472a:	f7fe ff01 	bl	8003530 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	429a      	cmp	r2, r3
 8004738:	d302      	bcc.n	8004740 <I2C_IsErrorOccurred+0x54>
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d13a      	bne.n	80047b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800474a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004752:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800475e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004762:	d121      	bne.n	80047a8 <I2C_IsErrorOccurred+0xbc>
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800476a:	d01d      	beq.n	80047a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800476c:	7cfb      	ldrb	r3, [r7, #19]
 800476e:	2b20      	cmp	r3, #32
 8004770:	d01a      	beq.n	80047a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004780:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004782:	f7fe fed5 	bl	8003530 <HAL_GetTick>
 8004786:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004788:	e00e      	b.n	80047a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800478a:	f7fe fed1 	bl	8003530 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b19      	cmp	r3, #25
 8004796:	d907      	bls.n	80047a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	f043 0320 	orr.w	r3, r3, #32
 800479e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80047a6:	e006      	b.n	80047b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	f003 0320 	and.w	r3, r3, #32
 80047b2:	2b20      	cmp	r3, #32
 80047b4:	d1e9      	bne.n	800478a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	699b      	ldr	r3, [r3, #24]
 80047bc:	f003 0320 	and.w	r3, r3, #32
 80047c0:	2b20      	cmp	r3, #32
 80047c2:	d003      	beq.n	80047cc <I2C_IsErrorOccurred+0xe0>
 80047c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0aa      	beq.n	8004722 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80047cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d103      	bne.n	80047dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2220      	movs	r2, #32
 80047da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80047dc:	6a3b      	ldr	r3, [r7, #32]
 80047de:	f043 0304 	orr.w	r3, r3, #4
 80047e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00b      	beq.n	8004814 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f44f 7280 	mov.w	r2, #256	; 0x100
 800480c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00b      	beq.n	8004836 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800481e:	6a3b      	ldr	r3, [r7, #32]
 8004820:	f043 0308 	orr.w	r3, r3, #8
 8004824:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800482e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00b      	beq.n	8004858 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	f043 0302 	orr.w	r3, r3, #2
 8004846:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004850:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004858:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800485c:	2b00      	cmp	r3, #0
 800485e:	d01c      	beq.n	800489a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f7ff fe45 	bl	80044f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6859      	ldr	r1, [r3, #4]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	4b0d      	ldr	r3, [pc, #52]	; (80048a8 <I2C_IsErrorOccurred+0x1bc>)
 8004872:	400b      	ands	r3, r1
 8004874:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800487a:	6a3b      	ldr	r3, [r7, #32]
 800487c:	431a      	orrs	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2220      	movs	r2, #32
 8004886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800489a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3728      	adds	r7, #40	; 0x28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	fe00e800 	.word	0xfe00e800

080048ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	607b      	str	r3, [r7, #4]
 80048b6:	460b      	mov	r3, r1
 80048b8:	817b      	strh	r3, [r7, #10]
 80048ba:	4613      	mov	r3, r2
 80048bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048be:	897b      	ldrh	r3, [r7, #10]
 80048c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048c4:	7a7b      	ldrb	r3, [r7, #9]
 80048c6:	041b      	lsls	r3, r3, #16
 80048c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048d2:	6a3b      	ldr	r3, [r7, #32]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80048da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	0d5b      	lsrs	r3, r3, #21
 80048e6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80048ea:	4b08      	ldr	r3, [pc, #32]	; (800490c <I2C_TransferConfig+0x60>)
 80048ec:	430b      	orrs	r3, r1
 80048ee:	43db      	mvns	r3, r3
 80048f0:	ea02 0103 	and.w	r1, r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80048fe:	bf00      	nop
 8004900:	371c      	adds	r7, #28
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	03ff63ff 	.word	0x03ff63ff

08004910 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b20      	cmp	r3, #32
 8004924:	d138      	bne.n	8004998 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800492c:	2b01      	cmp	r3, #1
 800492e:	d101      	bne.n	8004934 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004930:	2302      	movs	r3, #2
 8004932:	e032      	b.n	800499a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2224      	movs	r2, #36	; 0x24
 8004940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0201 	bic.w	r2, r2, #1
 8004952:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004962:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6819      	ldr	r1, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	430a      	orrs	r2, r1
 8004972:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f042 0201 	orr.w	r2, r2, #1
 8004982:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2220      	movs	r2, #32
 8004988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004994:	2300      	movs	r3, #0
 8004996:	e000      	b.n	800499a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004998:	2302      	movs	r3, #2
  }
}
 800499a:	4618      	mov	r0, r3
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b085      	sub	sp, #20
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
 80049ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d139      	bne.n	8004a30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e033      	b.n	8004a32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2224      	movs	r2, #36	; 0x24
 80049d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0201 	bic.w	r2, r2, #1
 80049e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80049f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	021b      	lsls	r3, r3, #8
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f042 0201 	orr.w	r2, r2, #1
 8004a1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	e000      	b.n	8004a32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a30:	2302      	movs	r3, #2
  }
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
	...

08004a40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a40:	b480      	push	{r7}
 8004a42:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004a44:	4b04      	ldr	r3, [pc, #16]	; (8004a58 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40007000 	.word	0x40007000

08004a5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a6a:	d130      	bne.n	8004ace <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a6c:	4b23      	ldr	r3, [pc, #140]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a78:	d038      	beq.n	8004aec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a7a:	4b20      	ldr	r3, [pc, #128]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004a82:	4a1e      	ldr	r2, [pc, #120]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a88:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a8a:	4b1d      	ldr	r3, [pc, #116]	; (8004b00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2232      	movs	r2, #50	; 0x32
 8004a90:	fb02 f303 	mul.w	r3, r2, r3
 8004a94:	4a1b      	ldr	r2, [pc, #108]	; (8004b04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004a96:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9a:	0c9b      	lsrs	r3, r3, #18
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004aa0:	e002      	b.n	8004aa8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004aa8:	4b14      	ldr	r3, [pc, #80]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aaa:	695b      	ldr	r3, [r3, #20]
 8004aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ab4:	d102      	bne.n	8004abc <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1f2      	bne.n	8004aa2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004abc:	4b0f      	ldr	r3, [pc, #60]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004abe:	695b      	ldr	r3, [r3, #20]
 8004ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ac4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ac8:	d110      	bne.n	8004aec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e00f      	b.n	8004aee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ace:	4b0b      	ldr	r3, [pc, #44]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ad6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ada:	d007      	beq.n	8004aec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004adc:	4b07      	ldr	r3, [pc, #28]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ae4:	4a05      	ldr	r2, [pc, #20]	; (8004afc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ae6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004aea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	40007000 	.word	0x40007000
 8004b00:	20000024 	.word	0x20000024
 8004b04:	431bde83 	.word	0x431bde83

08004b08 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b08a      	sub	sp, #40	; 0x28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d102      	bne.n	8004b1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	f000 bc4f 	b.w	80053ba <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b1c:	4b97      	ldr	r3, [pc, #604]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f003 030c 	and.w	r3, r3, #12
 8004b24:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b26:	4b95      	ldr	r3, [pc, #596]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f003 0303 	and.w	r3, r3, #3
 8004b2e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 80e6 	beq.w	8004d0a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b3e:	6a3b      	ldr	r3, [r7, #32]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d007      	beq.n	8004b54 <HAL_RCC_OscConfig+0x4c>
 8004b44:	6a3b      	ldr	r3, [r7, #32]
 8004b46:	2b0c      	cmp	r3, #12
 8004b48:	f040 808d 	bne.w	8004c66 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	f040 8089 	bne.w	8004c66 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b54:	4b89      	ldr	r3, [pc, #548]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d006      	beq.n	8004b6e <HAL_RCC_OscConfig+0x66>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	69db      	ldr	r3, [r3, #28]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d102      	bne.n	8004b6e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	f000 bc26 	b.w	80053ba <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b72:	4b82      	ldr	r3, [pc, #520]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0308 	and.w	r3, r3, #8
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d004      	beq.n	8004b88 <HAL_RCC_OscConfig+0x80>
 8004b7e:	4b7f      	ldr	r3, [pc, #508]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b86:	e005      	b.n	8004b94 <HAL_RCC_OscConfig+0x8c>
 8004b88:	4b7c      	ldr	r3, [pc, #496]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b8e:	091b      	lsrs	r3, r3, #4
 8004b90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d224      	bcs.n	8004be2 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f000 fdd9 	bl	8005754 <RCC_SetFlashLatencyFromMSIRange>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d002      	beq.n	8004bae <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	f000 bc06 	b.w	80053ba <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004bae:	4b73      	ldr	r3, [pc, #460]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a72      	ldr	r2, [pc, #456]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bb4:	f043 0308 	orr.w	r3, r3, #8
 8004bb8:	6013      	str	r3, [r2, #0]
 8004bba:	4b70      	ldr	r3, [pc, #448]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc6:	496d      	ldr	r1, [pc, #436]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bcc:	4b6b      	ldr	r3, [pc, #428]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	021b      	lsls	r3, r3, #8
 8004bda:	4968      	ldr	r1, [pc, #416]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	604b      	str	r3, [r1, #4]
 8004be0:	e025      	b.n	8004c2e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004be2:	4b66      	ldr	r3, [pc, #408]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a65      	ldr	r2, [pc, #404]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004be8:	f043 0308 	orr.w	r3, r3, #8
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	4b63      	ldr	r3, [pc, #396]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfa:	4960      	ldr	r1, [pc, #384]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c00:	4b5e      	ldr	r3, [pc, #376]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	021b      	lsls	r3, r3, #8
 8004c0e:	495b      	ldr	r1, [pc, #364]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c14:	6a3b      	ldr	r3, [r7, #32]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d109      	bne.n	8004c2e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 fd98 	bl	8005754 <RCC_SetFlashLatencyFromMSIRange>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e3c5      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c2e:	f000 fccd 	bl	80055cc <HAL_RCC_GetSysClockFreq>
 8004c32:	4602      	mov	r2, r0
 8004c34:	4b51      	ldr	r3, [pc, #324]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	091b      	lsrs	r3, r3, #4
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	4950      	ldr	r1, [pc, #320]	; (8004d80 <HAL_RCC_OscConfig+0x278>)
 8004c40:	5ccb      	ldrb	r3, [r1, r3]
 8004c42:	f003 031f 	and.w	r3, r3, #31
 8004c46:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4a:	4a4e      	ldr	r2, [pc, #312]	; (8004d84 <HAL_RCC_OscConfig+0x27c>)
 8004c4c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004c4e:	4b4e      	ldr	r3, [pc, #312]	; (8004d88 <HAL_RCC_OscConfig+0x280>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fe fc1c 	bl	8003490 <HAL_InitTick>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8004c5c:	7dfb      	ldrb	r3, [r7, #23]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d052      	beq.n	8004d08 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8004c62:	7dfb      	ldrb	r3, [r7, #23]
 8004c64:	e3a9      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d032      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c6e:	4b43      	ldr	r3, [pc, #268]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a42      	ldr	r2, [pc, #264]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004c74:	f043 0301 	orr.w	r3, r3, #1
 8004c78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c7a:	f7fe fc59 	bl	8003530 <HAL_GetTick>
 8004c7e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c80:	e008      	b.n	8004c94 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c82:	f7fe fc55 	bl	8003530 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e392      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c94:	4b39      	ldr	r3, [pc, #228]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0f0      	beq.n	8004c82 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ca0:	4b36      	ldr	r3, [pc, #216]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a35      	ldr	r2, [pc, #212]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004ca6:	f043 0308 	orr.w	r3, r3, #8
 8004caa:	6013      	str	r3, [r2, #0]
 8004cac:	4b33      	ldr	r3, [pc, #204]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb8:	4930      	ldr	r1, [pc, #192]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cbe:	4b2f      	ldr	r3, [pc, #188]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	021b      	lsls	r3, r3, #8
 8004ccc:	492b      	ldr	r1, [pc, #172]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	604b      	str	r3, [r1, #4]
 8004cd2:	e01a      	b.n	8004d0a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004cd4:	4b29      	ldr	r3, [pc, #164]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a28      	ldr	r2, [pc, #160]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004cda:	f023 0301 	bic.w	r3, r3, #1
 8004cde:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ce0:	f7fe fc26 	bl	8003530 <HAL_GetTick>
 8004ce4:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ce8:	f7fe fc22 	bl	8003530 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e35f      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004cfa:	4b20      	ldr	r3, [pc, #128]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1f0      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x1e0>
 8004d06:	e000      	b.n	8004d0a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d08:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d073      	beq.n	8004dfe <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d16:	6a3b      	ldr	r3, [r7, #32]
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	d005      	beq.n	8004d28 <HAL_RCC_OscConfig+0x220>
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
 8004d1e:	2b0c      	cmp	r3, #12
 8004d20:	d10e      	bne.n	8004d40 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	2b03      	cmp	r3, #3
 8004d26:	d10b      	bne.n	8004d40 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d28:	4b14      	ldr	r3, [pc, #80]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d063      	beq.n	8004dfc <HAL_RCC_OscConfig+0x2f4>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d15f      	bne.n	8004dfc <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e33c      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d48:	d106      	bne.n	8004d58 <HAL_RCC_OscConfig+0x250>
 8004d4a:	4b0c      	ldr	r3, [pc, #48]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a0b      	ldr	r2, [pc, #44]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d54:	6013      	str	r3, [r2, #0]
 8004d56:	e025      	b.n	8004da4 <HAL_RCC_OscConfig+0x29c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d60:	d114      	bne.n	8004d8c <HAL_RCC_OscConfig+0x284>
 8004d62:	4b06      	ldr	r3, [pc, #24]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a05      	ldr	r2, [pc, #20]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004d68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	4b03      	ldr	r3, [pc, #12]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a02      	ldr	r2, [pc, #8]	; (8004d7c <HAL_RCC_OscConfig+0x274>)
 8004d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	e013      	b.n	8004da4 <HAL_RCC_OscConfig+0x29c>
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	0800f8ec 	.word	0x0800f8ec
 8004d84:	20000024 	.word	0x20000024
 8004d88:	20000028 	.word	0x20000028
 8004d8c:	4b8f      	ldr	r3, [pc, #572]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a8e      	ldr	r2, [pc, #568]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d96:	6013      	str	r3, [r2, #0]
 8004d98:	4b8c      	ldr	r3, [pc, #560]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a8b      	ldr	r2, [pc, #556]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004d9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004da2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d013      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dac:	f7fe fbc0 	bl	8003530 <HAL_GetTick>
 8004db0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004db4:	f7fe fbbc 	bl	8003530 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b64      	cmp	r3, #100	; 0x64
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e2f9      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004dc6:	4b81      	ldr	r3, [pc, #516]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0f0      	beq.n	8004db4 <HAL_RCC_OscConfig+0x2ac>
 8004dd2:	e014      	b.n	8004dfe <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd4:	f7fe fbac 	bl	8003530 <HAL_GetTick>
 8004dd8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ddc:	f7fe fba8 	bl	8003530 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b64      	cmp	r3, #100	; 0x64
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e2e5      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004dee:	4b77      	ldr	r3, [pc, #476]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x2d4>
 8004dfa:	e000      	b.n	8004dfe <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d060      	beq.n	8004ecc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d005      	beq.n	8004e1c <HAL_RCC_OscConfig+0x314>
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	2b0c      	cmp	r3, #12
 8004e14:	d119      	bne.n	8004e4a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d116      	bne.n	8004e4a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e1c:	4b6b      	ldr	r3, [pc, #428]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d005      	beq.n	8004e34 <HAL_RCC_OscConfig+0x32c>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e2c2      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e34:	4b65      	ldr	r3, [pc, #404]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	061b      	lsls	r3, r3, #24
 8004e42:	4962      	ldr	r1, [pc, #392]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e48:	e040      	b.n	8004ecc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d023      	beq.n	8004e9a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e52:	4b5e      	ldr	r3, [pc, #376]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a5d      	ldr	r2, [pc, #372]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5e:	f7fe fb67 	bl	8003530 <HAL_GetTick>
 8004e62:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e64:	e008      	b.n	8004e78 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e66:	f7fe fb63 	bl	8003530 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e2a0      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e78:	4b54      	ldr	r3, [pc, #336]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d0f0      	beq.n	8004e66 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e84:	4b51      	ldr	r3, [pc, #324]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	061b      	lsls	r3, r3, #24
 8004e92:	494e      	ldr	r1, [pc, #312]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	604b      	str	r3, [r1, #4]
 8004e98:	e018      	b.n	8004ecc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e9a:	4b4c      	ldr	r3, [pc, #304]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a4b      	ldr	r2, [pc, #300]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004ea0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea6:	f7fe fb43 	bl	8003530 <HAL_GetTick>
 8004eaa:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004eac:	e008      	b.n	8004ec0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eae:	f7fe fb3f 	bl	8003530 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e27c      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ec0:	4b42      	ldr	r3, [pc, #264]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1f0      	bne.n	8004eae <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0308 	and.w	r3, r3, #8
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f000 8082 	beq.w	8004fde <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d05f      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8004ee2:	4b3a      	ldr	r3, [pc, #232]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ee8:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699a      	ldr	r2, [r3, #24]
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d037      	beq.n	8004f68 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d006      	beq.n	8004f10 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d101      	bne.n	8004f10 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e254      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d01b      	beq.n	8004f52 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8004f1a:	4b2c      	ldr	r3, [pc, #176]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f20:	4a2a      	ldr	r2, [pc, #168]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f22:	f023 0301 	bic.w	r3, r3, #1
 8004f26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f2a:	f7fe fb01 	bl	8003530 <HAL_GetTick>
 8004f2e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f30:	e008      	b.n	8004f44 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f32:	f7fe fafd 	bl	8003530 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b11      	cmp	r3, #17
 8004f3e:	d901      	bls.n	8004f44 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e23a      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f44:	4b21      	ldr	r3, [pc, #132]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1ef      	bne.n	8004f32 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004f52:	4b1e      	ldr	r3, [pc, #120]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f58:	f023 0210 	bic.w	r2, r3, #16
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	491a      	ldr	r1, [pc, #104]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f68:	4b18      	ldr	r3, [pc, #96]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f6e:	4a17      	ldr	r2, [pc, #92]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f70:	f043 0301 	orr.w	r3, r3, #1
 8004f74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f78:	f7fe fada 	bl	8003530 <HAL_GetTick>
 8004f7c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f80:	f7fe fad6 	bl	8003530 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b11      	cmp	r3, #17
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e213      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f92:	4b0e      	ldr	r3, [pc, #56]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0ef      	beq.n	8004f80 <HAL_RCC_OscConfig+0x478>
 8004fa0:	e01d      	b.n	8004fde <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa2:	4b0a      	ldr	r3, [pc, #40]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004fa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fa8:	4a08      	ldr	r2, [pc, #32]	; (8004fcc <HAL_RCC_OscConfig+0x4c4>)
 8004faa:	f023 0301 	bic.w	r3, r3, #1
 8004fae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb2:	f7fe fabd 	bl	8003530 <HAL_GetTick>
 8004fb6:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fb8:	e00a      	b.n	8004fd0 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fba:	f7fe fab9 	bl	8003530 <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	2b11      	cmp	r3, #17
 8004fc6:	d903      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e1f6      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
 8004fcc:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fd0:	4ba9      	ldr	r3, [pc, #676]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8004fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1ed      	bne.n	8004fba <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 80bd 	beq.w	8005166 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fec:	2300      	movs	r3, #0
 8004fee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ff2:	4ba1      	ldr	r3, [pc, #644]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8004ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10e      	bne.n	800501c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ffe:	4b9e      	ldr	r3, [pc, #632]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005002:	4a9d      	ldr	r2, [pc, #628]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005008:	6593      	str	r3, [r2, #88]	; 0x58
 800500a:	4b9b      	ldr	r3, [pc, #620]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800500c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800500e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005016:	2301      	movs	r3, #1
 8005018:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800501c:	4b97      	ldr	r3, [pc, #604]	; (800527c <HAL_RCC_OscConfig+0x774>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005024:	2b00      	cmp	r3, #0
 8005026:	d118      	bne.n	800505a <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005028:	4b94      	ldr	r3, [pc, #592]	; (800527c <HAL_RCC_OscConfig+0x774>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a93      	ldr	r2, [pc, #588]	; (800527c <HAL_RCC_OscConfig+0x774>)
 800502e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005032:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005034:	f7fe fa7c 	bl	8003530 <HAL_GetTick>
 8005038:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800503a:	e008      	b.n	800504e <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800503c:	f7fe fa78 	bl	8003530 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	2b02      	cmp	r3, #2
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e1b5      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800504e:	4b8b      	ldr	r3, [pc, #556]	; (800527c <HAL_RCC_OscConfig+0x774>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0f0      	beq.n	800503c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	2b00      	cmp	r3, #0
 8005064:	d02c      	beq.n	80050c0 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8005066:	4b84      	ldr	r3, [pc, #528]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800506c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005078:	497f      	ldr	r1, [pc, #508]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800507a:	4313      	orrs	r3, r2
 800507c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f003 0304 	and.w	r3, r3, #4
 8005088:	2b00      	cmp	r3, #0
 800508a:	d010      	beq.n	80050ae <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800508c:	4b7a      	ldr	r3, [pc, #488]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800508e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005092:	4a79      	ldr	r2, [pc, #484]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005094:	f043 0304 	orr.w	r3, r3, #4
 8005098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800509c:	4b76      	ldr	r3, [pc, #472]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800509e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a2:	4a75      	ldr	r2, [pc, #468]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80050a4:	f043 0301 	orr.w	r3, r3, #1
 80050a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80050ac:	e018      	b.n	80050e0 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80050ae:	4b72      	ldr	r3, [pc, #456]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80050b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b4:	4a70      	ldr	r2, [pc, #448]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80050b6:	f043 0301 	orr.w	r3, r3, #1
 80050ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80050be:	e00f      	b.n	80050e0 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80050c0:	4b6d      	ldr	r3, [pc, #436]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80050c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c6:	4a6c      	ldr	r2, [pc, #432]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80050c8:	f023 0301 	bic.w	r3, r3, #1
 80050cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80050d0:	4b69      	ldr	r3, [pc, #420]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80050d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d6:	4a68      	ldr	r2, [pc, #416]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80050d8:	f023 0304 	bic.w	r3, r3, #4
 80050dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d016      	beq.n	8005116 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050e8:	f7fe fa22 	bl	8003530 <HAL_GetTick>
 80050ec:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050ee:	e00a      	b.n	8005106 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f0:	f7fe fa1e 	bl	8003530 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80050fe:	4293      	cmp	r3, r2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e159      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005106:	4b5c      	ldr	r3, [pc, #368]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d0ed      	beq.n	80050f0 <HAL_RCC_OscConfig+0x5e8>
 8005114:	e01d      	b.n	8005152 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005116:	f7fe fa0b 	bl	8003530 <HAL_GetTick>
 800511a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800511c:	e00a      	b.n	8005134 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800511e:	f7fe fa07 	bl	8003530 <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	f241 3288 	movw	r2, #5000	; 0x1388
 800512c:	4293      	cmp	r3, r2
 800512e:	d901      	bls.n	8005134 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e142      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005134:	4b50      	ldr	r3, [pc, #320]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1ed      	bne.n	800511e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8005142:	4b4d      	ldr	r3, [pc, #308]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005148:	4a4b      	ldr	r2, [pc, #300]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800514a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800514e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005152:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005156:	2b01      	cmp	r3, #1
 8005158:	d105      	bne.n	8005166 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800515a:	4b47      	ldr	r3, [pc, #284]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800515c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800515e:	4a46      	ldr	r2, [pc, #280]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005164:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0320 	and.w	r3, r3, #32
 800516e:	2b00      	cmp	r3, #0
 8005170:	d03c      	beq.n	80051ec <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005176:	2b00      	cmp	r3, #0
 8005178:	d01c      	beq.n	80051b4 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800517a:	4b3f      	ldr	r3, [pc, #252]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800517c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005180:	4a3d      	ldr	r2, [pc, #244]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005182:	f043 0301 	orr.w	r3, r3, #1
 8005186:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800518a:	f7fe f9d1 	bl	8003530 <HAL_GetTick>
 800518e:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005190:	e008      	b.n	80051a4 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005192:	f7fe f9cd 	bl	8003530 <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	69bb      	ldr	r3, [r7, #24]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b02      	cmp	r3, #2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e10a      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051a4:	4b34      	ldr	r3, [pc, #208]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80051a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d0ef      	beq.n	8005192 <HAL_RCC_OscConfig+0x68a>
 80051b2:	e01b      	b.n	80051ec <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80051b4:	4b30      	ldr	r3, [pc, #192]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80051b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051ba:	4a2f      	ldr	r2, [pc, #188]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80051bc:	f023 0301 	bic.w	r3, r3, #1
 80051c0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051c4:	f7fe f9b4 	bl	8003530 <HAL_GetTick>
 80051c8:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051cc:	f7fe f9b0 	bl	8003530 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e0ed      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051de:	4b26      	ldr	r3, [pc, #152]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 80051e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051e4:	f003 0302 	and.w	r3, r3, #2
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d1ef      	bne.n	80051cc <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f000 80e1 	beq.w	80053b8 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	f040 80b5 	bne.w	800536a <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005200:	4b1d      	ldr	r3, [pc, #116]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	f003 0203 	and.w	r2, r3, #3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005210:	429a      	cmp	r2, r3
 8005212:	d124      	bne.n	800525e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800521e:	3b01      	subs	r3, #1
 8005220:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005222:	429a      	cmp	r2, r3
 8005224:	d11b      	bne.n	800525e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005230:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005232:	429a      	cmp	r2, r3
 8005234:	d113      	bne.n	800525e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005240:	085b      	lsrs	r3, r3, #1
 8005242:	3b01      	subs	r3, #1
 8005244:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005246:	429a      	cmp	r2, r3
 8005248:	d109      	bne.n	800525e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005254:	085b      	lsrs	r3, r3, #1
 8005256:	3b01      	subs	r3, #1
 8005258:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800525a:	429a      	cmp	r2, r3
 800525c:	d05f      	beq.n	800531e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800525e:	6a3b      	ldr	r3, [r7, #32]
 8005260:	2b0c      	cmp	r3, #12
 8005262:	d05a      	beq.n	800531a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005264:	4b04      	ldr	r3, [pc, #16]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a03      	ldr	r2, [pc, #12]	; (8005278 <HAL_RCC_OscConfig+0x770>)
 800526a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800526e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005270:	f7fe f95e 	bl	8003530 <HAL_GetTick>
 8005274:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005276:	e00c      	b.n	8005292 <HAL_RCC_OscConfig+0x78a>
 8005278:	40021000 	.word	0x40021000
 800527c:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005280:	f7fe f956 	bl	8003530 <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	2b02      	cmp	r3, #2
 800528c:	d901      	bls.n	8005292 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e093      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005292:	4b4c      	ldr	r3, [pc, #304]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1f0      	bne.n	8005280 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800529e:	4b49      	ldr	r3, [pc, #292]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80052a0:	68da      	ldr	r2, [r3, #12]
 80052a2:	4b49      	ldr	r3, [pc, #292]	; (80053c8 <HAL_RCC_OscConfig+0x8c0>)
 80052a4:	4013      	ands	r3, r2
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80052ae:	3a01      	subs	r2, #1
 80052b0:	0112      	lsls	r2, r2, #4
 80052b2:	4311      	orrs	r1, r2
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80052b8:	0212      	lsls	r2, r2, #8
 80052ba:	4311      	orrs	r1, r2
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80052c0:	0852      	lsrs	r2, r2, #1
 80052c2:	3a01      	subs	r2, #1
 80052c4:	0552      	lsls	r2, r2, #21
 80052c6:	4311      	orrs	r1, r2
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80052cc:	0852      	lsrs	r2, r2, #1
 80052ce:	3a01      	subs	r2, #1
 80052d0:	0652      	lsls	r2, r2, #25
 80052d2:	430a      	orrs	r2, r1
 80052d4:	493b      	ldr	r1, [pc, #236]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80052da:	4b3a      	ldr	r3, [pc, #232]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a39      	ldr	r2, [pc, #228]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80052e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052e4:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052e6:	4b37      	ldr	r3, [pc, #220]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	4a36      	ldr	r2, [pc, #216]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80052ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052f0:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052f2:	f7fe f91d 	bl	8003530 <HAL_GetTick>
 80052f6:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052f8:	e008      	b.n	800530c <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fa:	f7fe f919 	bl	8003530 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	2b02      	cmp	r3, #2
 8005306:	d901      	bls.n	800530c <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e056      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800530c:	4b2d      	ldr	r3, [pc, #180]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0f0      	beq.n	80052fa <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005318:	e04e      	b.n	80053b8 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e04d      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800531e:	4b29      	ldr	r3, [pc, #164]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d146      	bne.n	80053b8 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800532a:	4b26      	ldr	r3, [pc, #152]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a25      	ldr	r2, [pc, #148]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 8005330:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005334:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005336:	4b23      	ldr	r3, [pc, #140]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	4a22      	ldr	r2, [pc, #136]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 800533c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005340:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005342:	f7fe f8f5 	bl	8003530 <HAL_GetTick>
 8005346:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005348:	e008      	b.n	800535c <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800534a:	f7fe f8f1 	bl	8003530 <HAL_GetTick>
 800534e:	4602      	mov	r2, r0
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d901      	bls.n	800535c <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e02e      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800535c:	4b19      	ldr	r3, [pc, #100]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0f0      	beq.n	800534a <HAL_RCC_OscConfig+0x842>
 8005368:	e026      	b.n	80053b8 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800536a:	6a3b      	ldr	r3, [r7, #32]
 800536c:	2b0c      	cmp	r3, #12
 800536e:	d021      	beq.n	80053b4 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005370:	4b14      	ldr	r3, [pc, #80]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a13      	ldr	r2, [pc, #76]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 8005376:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800537a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800537c:	f7fe f8d8 	bl	8003530 <HAL_GetTick>
 8005380:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005382:	e008      	b.n	8005396 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005384:	f7fe f8d4 	bl	8003530 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d901      	bls.n	8005396 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e011      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005396:	4b0b      	ldr	r3, [pc, #44]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1f0      	bne.n	8005384 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80053a2:	4b08      	ldr	r3, [pc, #32]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	4a07      	ldr	r2, [pc, #28]	; (80053c4 <HAL_RCC_OscConfig+0x8bc>)
 80053a8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80053ac:	f023 0303 	bic.w	r3, r3, #3
 80053b0:	60d3      	str	r3, [r2, #12]
 80053b2:	e001      	b.n	80053b8 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e000      	b.n	80053ba <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3728      	adds	r7, #40	; 0x28
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	40021000 	.word	0x40021000
 80053c8:	f99f808c 	.word	0xf99f808c

080053cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e0e7      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053e0:	4b75      	ldr	r3, [pc, #468]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0307 	and.w	r3, r3, #7
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d910      	bls.n	8005410 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ee:	4b72      	ldr	r3, [pc, #456]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f023 0207 	bic.w	r2, r3, #7
 80053f6:	4970      	ldr	r1, [pc, #448]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053fe:	4b6e      	ldr	r3, [pc, #440]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	429a      	cmp	r2, r3
 800540a:	d001      	beq.n	8005410 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e0cf      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d010      	beq.n	800543e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689a      	ldr	r2, [r3, #8]
 8005420:	4b66      	ldr	r3, [pc, #408]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005428:	429a      	cmp	r2, r3
 800542a:	d908      	bls.n	800543e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800542c:	4b63      	ldr	r3, [pc, #396]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	4960      	ldr	r1, [pc, #384]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 800543a:	4313      	orrs	r3, r2
 800543c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d04c      	beq.n	80054e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	2b03      	cmp	r3, #3
 8005450:	d107      	bne.n	8005462 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005452:	4b5a      	ldr	r3, [pc, #360]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d121      	bne.n	80054a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e0a6      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	2b02      	cmp	r3, #2
 8005468:	d107      	bne.n	800547a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800546a:	4b54      	ldr	r3, [pc, #336]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d115      	bne.n	80054a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e09a      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d107      	bne.n	8005492 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005482:	4b4e      	ldr	r3, [pc, #312]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0302 	and.w	r3, r3, #2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d109      	bne.n	80054a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e08e      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005492:	4b4a      	ldr	r3, [pc, #296]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e086      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054a2:	4b46      	ldr	r3, [pc, #280]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f023 0203 	bic.w	r2, r3, #3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	4943      	ldr	r1, [pc, #268]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054b4:	f7fe f83c 	bl	8003530 <HAL_GetTick>
 80054b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ba:	e00a      	b.n	80054d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054bc:	f7fe f838 	bl	8003530 <HAL_GetTick>
 80054c0:	4602      	mov	r2, r0
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e06e      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054d2:	4b3a      	ldr	r3, [pc, #232]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f003 020c 	and.w	r2, r3, #12
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d1eb      	bne.n	80054bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d010      	beq.n	8005512 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689a      	ldr	r2, [r3, #8]
 80054f4:	4b31      	ldr	r3, [pc, #196]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d208      	bcs.n	8005512 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005500:	4b2e      	ldr	r3, [pc, #184]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	492b      	ldr	r1, [pc, #172]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 800550e:	4313      	orrs	r3, r2
 8005510:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005512:	4b29      	ldr	r3, [pc, #164]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0307 	and.w	r3, r3, #7
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	429a      	cmp	r2, r3
 800551e:	d210      	bcs.n	8005542 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005520:	4b25      	ldr	r3, [pc, #148]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f023 0207 	bic.w	r2, r3, #7
 8005528:	4923      	ldr	r1, [pc, #140]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	4313      	orrs	r3, r2
 800552e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005530:	4b21      	ldr	r3, [pc, #132]	; (80055b8 <HAL_RCC_ClockConfig+0x1ec>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	683a      	ldr	r2, [r7, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d001      	beq.n	8005542 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e036      	b.n	80055b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0304 	and.w	r3, r3, #4
 800554a:	2b00      	cmp	r3, #0
 800554c:	d008      	beq.n	8005560 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800554e:	4b1b      	ldr	r3, [pc, #108]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	4918      	ldr	r1, [pc, #96]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 800555c:	4313      	orrs	r3, r2
 800555e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0308 	and.w	r3, r3, #8
 8005568:	2b00      	cmp	r3, #0
 800556a:	d009      	beq.n	8005580 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800556c:	4b13      	ldr	r3, [pc, #76]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	4910      	ldr	r1, [pc, #64]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 800557c:	4313      	orrs	r3, r2
 800557e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005580:	f000 f824 	bl	80055cc <HAL_RCC_GetSysClockFreq>
 8005584:	4602      	mov	r2, r0
 8005586:	4b0d      	ldr	r3, [pc, #52]	; (80055bc <HAL_RCC_ClockConfig+0x1f0>)
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	091b      	lsrs	r3, r3, #4
 800558c:	f003 030f 	and.w	r3, r3, #15
 8005590:	490b      	ldr	r1, [pc, #44]	; (80055c0 <HAL_RCC_ClockConfig+0x1f4>)
 8005592:	5ccb      	ldrb	r3, [r1, r3]
 8005594:	f003 031f 	and.w	r3, r3, #31
 8005598:	fa22 f303 	lsr.w	r3, r2, r3
 800559c:	4a09      	ldr	r2, [pc, #36]	; (80055c4 <HAL_RCC_ClockConfig+0x1f8>)
 800559e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80055a0:	4b09      	ldr	r3, [pc, #36]	; (80055c8 <HAL_RCC_ClockConfig+0x1fc>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7fd ff73 	bl	8003490 <HAL_InitTick>
 80055aa:	4603      	mov	r3, r0
 80055ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80055ae:	7afb      	ldrb	r3, [r7, #11]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40022000 	.word	0x40022000
 80055bc:	40021000 	.word	0x40021000
 80055c0:	0800f8ec 	.word	0x0800f8ec
 80055c4:	20000024 	.word	0x20000024
 80055c8:	20000028 	.word	0x20000028

080055cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b089      	sub	sp, #36	; 0x24
 80055d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61fb      	str	r3, [r7, #28]
 80055d6:	2300      	movs	r3, #0
 80055d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055da:	4b3e      	ldr	r3, [pc, #248]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 030c 	and.w	r3, r3, #12
 80055e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055e4:	4b3b      	ldr	r3, [pc, #236]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	f003 0303 	and.w	r3, r3, #3
 80055ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d005      	beq.n	8005600 <HAL_RCC_GetSysClockFreq+0x34>
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	2b0c      	cmp	r3, #12
 80055f8:	d121      	bne.n	800563e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d11e      	bne.n	800563e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005600:	4b34      	ldr	r3, [pc, #208]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b00      	cmp	r3, #0
 800560a:	d107      	bne.n	800561c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800560c:	4b31      	ldr	r3, [pc, #196]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800560e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005612:	0a1b      	lsrs	r3, r3, #8
 8005614:	f003 030f 	and.w	r3, r3, #15
 8005618:	61fb      	str	r3, [r7, #28]
 800561a:	e005      	b.n	8005628 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800561c:	4b2d      	ldr	r3, [pc, #180]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	091b      	lsrs	r3, r3, #4
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005628:	4a2b      	ldr	r2, [pc, #172]	; (80056d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005630:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10d      	bne.n	8005654 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800563c:	e00a      	b.n	8005654 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	2b04      	cmp	r3, #4
 8005642:	d102      	bne.n	800564a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005644:	4b25      	ldr	r3, [pc, #148]	; (80056dc <HAL_RCC_GetSysClockFreq+0x110>)
 8005646:	61bb      	str	r3, [r7, #24]
 8005648:	e004      	b.n	8005654 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	2b08      	cmp	r3, #8
 800564e:	d101      	bne.n	8005654 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005650:	4b23      	ldr	r3, [pc, #140]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005652:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	2b0c      	cmp	r3, #12
 8005658:	d134      	bne.n	80056c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800565a:	4b1e      	ldr	r3, [pc, #120]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f003 0303 	and.w	r3, r3, #3
 8005662:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	2b02      	cmp	r3, #2
 8005668:	d003      	beq.n	8005672 <HAL_RCC_GetSysClockFreq+0xa6>
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	2b03      	cmp	r3, #3
 800566e:	d003      	beq.n	8005678 <HAL_RCC_GetSysClockFreq+0xac>
 8005670:	e005      	b.n	800567e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005672:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <HAL_RCC_GetSysClockFreq+0x110>)
 8005674:	617b      	str	r3, [r7, #20]
      break;
 8005676:	e005      	b.n	8005684 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005678:	4b19      	ldr	r3, [pc, #100]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800567a:	617b      	str	r3, [r7, #20]
      break;
 800567c:	e002      	b.n	8005684 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	617b      	str	r3, [r7, #20]
      break;
 8005682:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005684:	4b13      	ldr	r3, [pc, #76]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	091b      	lsrs	r3, r3, #4
 800568a:	f003 0307 	and.w	r3, r3, #7
 800568e:	3301      	adds	r3, #1
 8005690:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005692:	4b10      	ldr	r3, [pc, #64]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	0a1b      	lsrs	r3, r3, #8
 8005698:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	fb03 f202 	mul.w	r2, r3, r2
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80056aa:	4b0a      	ldr	r3, [pc, #40]	; (80056d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	0e5b      	lsrs	r3, r3, #25
 80056b0:	f003 0303 	and.w	r3, r3, #3
 80056b4:	3301      	adds	r3, #1
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80056c4:	69bb      	ldr	r3, [r7, #24]
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3724      	adds	r7, #36	; 0x24
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	40021000 	.word	0x40021000
 80056d8:	0800f904 	.word	0x0800f904
 80056dc:	00f42400 	.word	0x00f42400
 80056e0:	007a1200 	.word	0x007a1200

080056e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056e4:	b480      	push	{r7}
 80056e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056e8:	4b03      	ldr	r3, [pc, #12]	; (80056f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80056ea:	681b      	ldr	r3, [r3, #0]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	20000024 	.word	0x20000024

080056fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005700:	f7ff fff0 	bl	80056e4 <HAL_RCC_GetHCLKFreq>
 8005704:	4602      	mov	r2, r0
 8005706:	4b06      	ldr	r3, [pc, #24]	; (8005720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	0a1b      	lsrs	r3, r3, #8
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	4904      	ldr	r1, [pc, #16]	; (8005724 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005712:	5ccb      	ldrb	r3, [r1, r3]
 8005714:	f003 031f 	and.w	r3, r3, #31
 8005718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800571c:	4618      	mov	r0, r3
 800571e:	bd80      	pop	{r7, pc}
 8005720:	40021000 	.word	0x40021000
 8005724:	0800f8fc 	.word	0x0800f8fc

08005728 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800572c:	f7ff ffda 	bl	80056e4 <HAL_RCC_GetHCLKFreq>
 8005730:	4602      	mov	r2, r0
 8005732:	4b06      	ldr	r3, [pc, #24]	; (800574c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	0adb      	lsrs	r3, r3, #11
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	4904      	ldr	r1, [pc, #16]	; (8005750 <HAL_RCC_GetPCLK2Freq+0x28>)
 800573e:	5ccb      	ldrb	r3, [r1, r3]
 8005740:	f003 031f 	and.w	r3, r3, #31
 8005744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005748:	4618      	mov	r0, r3
 800574a:	bd80      	pop	{r7, pc}
 800574c:	40021000 	.word	0x40021000
 8005750:	0800f8fc 	.word	0x0800f8fc

08005754 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800575c:	2300      	movs	r3, #0
 800575e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005760:	4b2a      	ldr	r3, [pc, #168]	; (800580c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d003      	beq.n	8005774 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800576c:	f7ff f968 	bl	8004a40 <HAL_PWREx_GetVoltageRange>
 8005770:	6178      	str	r0, [r7, #20]
 8005772:	e014      	b.n	800579e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005774:	4b25      	ldr	r3, [pc, #148]	; (800580c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005778:	4a24      	ldr	r2, [pc, #144]	; (800580c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800577a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800577e:	6593      	str	r3, [r2, #88]	; 0x58
 8005780:	4b22      	ldr	r3, [pc, #136]	; (800580c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005788:	60fb      	str	r3, [r7, #12]
 800578a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800578c:	f7ff f958 	bl	8004a40 <HAL_PWREx_GetVoltageRange>
 8005790:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005792:	4b1e      	ldr	r3, [pc, #120]	; (800580c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005796:	4a1d      	ldr	r2, [pc, #116]	; (800580c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005798:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800579c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057a4:	d10b      	bne.n	80057be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b80      	cmp	r3, #128	; 0x80
 80057aa:	d919      	bls.n	80057e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2ba0      	cmp	r3, #160	; 0xa0
 80057b0:	d902      	bls.n	80057b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80057b2:	2302      	movs	r3, #2
 80057b4:	613b      	str	r3, [r7, #16]
 80057b6:	e013      	b.n	80057e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057b8:	2301      	movs	r3, #1
 80057ba:	613b      	str	r3, [r7, #16]
 80057bc:	e010      	b.n	80057e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2b80      	cmp	r3, #128	; 0x80
 80057c2:	d902      	bls.n	80057ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80057c4:	2303      	movs	r3, #3
 80057c6:	613b      	str	r3, [r7, #16]
 80057c8:	e00a      	b.n	80057e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b80      	cmp	r3, #128	; 0x80
 80057ce:	d102      	bne.n	80057d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80057d0:	2302      	movs	r3, #2
 80057d2:	613b      	str	r3, [r7, #16]
 80057d4:	e004      	b.n	80057e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b70      	cmp	r3, #112	; 0x70
 80057da:	d101      	bne.n	80057e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057dc:	2301      	movs	r3, #1
 80057de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80057e0:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f023 0207 	bic.w	r2, r3, #7
 80057e8:	4909      	ldr	r1, [pc, #36]	; (8005810 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80057f0:	4b07      	ldr	r3, [pc, #28]	; (8005810 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0307 	and.w	r3, r3, #7
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d001      	beq.n	8005802 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e000      	b.n	8005804 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3718      	adds	r7, #24
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40021000 	.word	0x40021000
 8005810:	40022000 	.word	0x40022000

08005814 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800581c:	2300      	movs	r3, #0
 800581e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005820:	2300      	movs	r3, #0
 8005822:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800582c:	2b00      	cmp	r3, #0
 800582e:	f000 809e 	beq.w	800596e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005832:	2300      	movs	r3, #0
 8005834:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005836:	4b46      	ldr	r3, [pc, #280]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800583a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005842:	2301      	movs	r3, #1
 8005844:	e000      	b.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8005846:	2300      	movs	r3, #0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00d      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800584c:	4b40      	ldr	r3, [pc, #256]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800584e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005850:	4a3f      	ldr	r2, [pc, #252]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005852:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005856:	6593      	str	r3, [r2, #88]	; 0x58
 8005858:	4b3d      	ldr	r3, [pc, #244]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800585a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005860:	60bb      	str	r3, [r7, #8]
 8005862:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005864:	2301      	movs	r3, #1
 8005866:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005868:	4b3a      	ldr	r3, [pc, #232]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a39      	ldr	r2, [pc, #228]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800586e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005872:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005874:	f7fd fe5c 	bl	8003530 <HAL_GetTick>
 8005878:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800587a:	e009      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800587c:	f7fd fe58 	bl	8003530 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d902      	bls.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	74fb      	strb	r3, [r7, #19]
        break;
 800588e:	e005      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005890:	4b30      	ldr	r3, [pc, #192]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005898:	2b00      	cmp	r3, #0
 800589a:	d0ef      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 800589c:	7cfb      	ldrb	r3, [r7, #19]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d15a      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058a2:	4b2b      	ldr	r3, [pc, #172]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80058a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058ac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d01e      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d019      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80058be:	4b24      	ldr	r3, [pc, #144]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80058c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80058ca:	4b21      	ldr	r3, [pc, #132]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80058cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058d0:	4a1f      	ldr	r2, [pc, #124]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80058d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058da:	4b1d      	ldr	r3, [pc, #116]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80058dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058e0:	4a1b      	ldr	r2, [pc, #108]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80058e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80058ea:	4a19      	ldr	r2, [pc, #100]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d016      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fc:	f7fd fe18 	bl	8003530 <HAL_GetTick>
 8005900:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005902:	e00b      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005904:	f7fd fe14 	bl	8003530 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005912:	4293      	cmp	r3, r2
 8005914:	d902      	bls.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	74fb      	strb	r3, [r7, #19]
            break;
 800591a:	e006      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800591c:	4b0c      	ldr	r3, [pc, #48]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800591e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d0ec      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 800592a:	7cfb      	ldrb	r3, [r7, #19]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10b      	bne.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005930:	4b07      	ldr	r3, [pc, #28]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005936:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593e:	4904      	ldr	r1, [pc, #16]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005940:	4313      	orrs	r3, r2
 8005942:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005946:	e009      	b.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005948:	7cfb      	ldrb	r3, [r7, #19]
 800594a:	74bb      	strb	r3, [r7, #18]
 800594c:	e006      	b.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x148>
 800594e:	bf00      	nop
 8005950:	40021000 	.word	0x40021000
 8005954:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005958:	7cfb      	ldrb	r3, [r7, #19]
 800595a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800595c:	7c7b      	ldrb	r3, [r7, #17]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d105      	bne.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005962:	4b6e      	ldr	r3, [pc, #440]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005966:	4a6d      	ldr	r2, [pc, #436]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005968:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800596c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00a      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800597a:	4b68      	ldr	r3, [pc, #416]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800597c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005980:	f023 0203 	bic.w	r2, r3, #3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	4964      	ldr	r1, [pc, #400]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800598a:	4313      	orrs	r3, r2
 800598c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00a      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800599c:	4b5f      	ldr	r3, [pc, #380]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800599e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059a2:	f023 020c 	bic.w	r2, r3, #12
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	495c      	ldr	r1, [pc, #368]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0304 	and.w	r3, r3, #4
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80059be:	4b57      	ldr	r3, [pc, #348]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80059c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	4953      	ldr	r1, [pc, #332]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0320 	and.w	r3, r3, #32
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00a      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80059e0:	4b4e      	ldr	r3, [pc, #312]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80059e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	494b      	ldr	r1, [pc, #300]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80059f0:	4313      	orrs	r3, r2
 80059f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a02:	4b46      	ldr	r3, [pc, #280]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	4942      	ldr	r1, [pc, #264]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00a      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a24:	4b3d      	ldr	r3, [pc, #244]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a32:	493a      	ldr	r1, [pc, #232]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00a      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a46:	4b35      	ldr	r3, [pc, #212]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a4c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	4931      	ldr	r1, [pc, #196]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00a      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a68:	4b2c      	ldr	r3, [pc, #176]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a6e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	4929      	ldr	r1, [pc, #164]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00a      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a8a:	4b24      	ldr	r3, [pc, #144]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	69db      	ldr	r3, [r3, #28]
 8005a98:	4920      	ldr	r1, [pc, #128]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d015      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005aac:	4b1b      	ldr	r3, [pc, #108]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aba:	4918      	ldr	r1, [pc, #96]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005aca:	d105      	bne.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005acc:	4b13      	ldr	r3, [pc, #76]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	4a12      	ldr	r2, [pc, #72]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005ad2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ad6:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d015      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ae4:	4b0d      	ldr	r3, [pc, #52]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af2:	490a      	ldr	r1, [pc, #40]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b02:	d105      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b04:	4b05      	ldr	r3, [pc, #20]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	4a04      	ldr	r2, [pc, #16]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005b10:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3718      	adds	r7, #24
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	40021000 	.word	0x40021000

08005b20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e095      	b.n	8005c5e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d108      	bne.n	8005b4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b42:	d009      	beq.n	8005b58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	61da      	str	r2, [r3, #28]
 8005b4a:	e005      	b.n	8005b58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d106      	bne.n	8005b78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7fd fa9c 	bl	80030b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b98:	d902      	bls.n	8005ba0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	60fb      	str	r3, [r7, #12]
 8005b9e:	e002      	b.n	8005ba6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ba0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ba4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005bae:	d007      	beq.n	8005bc0 <HAL_SPI_Init+0xa0>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005bb8:	d002      	beq.n	8005bc0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005bd0:	431a      	orrs	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	695b      	ldr	r3, [r3, #20]
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	431a      	orrs	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bee:	431a      	orrs	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	69db      	ldr	r3, [r3, #28]
 8005bf4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c02:	ea42 0103 	orr.w	r1, r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c0a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	430a      	orrs	r2, r1
 8005c14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	0c1b      	lsrs	r3, r3, #16
 8005c1c:	f003 0204 	and.w	r2, r3, #4
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	f003 0310 	and.w	r3, r3, #16
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c2e:	f003 0308 	and.w	r3, r3, #8
 8005c32:	431a      	orrs	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005c3c:	ea42 0103 	orr.w	r1, r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b088      	sub	sp, #32
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	60f8      	str	r0, [r7, #12]
 8005c6e:	60b9      	str	r1, [r7, #8]
 8005c70:	603b      	str	r3, [r7, #0]
 8005c72:	4613      	mov	r3, r2
 8005c74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c76:	2300      	movs	r3, #0
 8005c78:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d101      	bne.n	8005c88 <HAL_SPI_Transmit+0x22>
 8005c84:	2302      	movs	r3, #2
 8005c86:	e15f      	b.n	8005f48 <HAL_SPI_Transmit+0x2e2>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c90:	f7fd fc4e 	bl	8003530 <HAL_GetTick>
 8005c94:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c96:	88fb      	ldrh	r3, [r7, #6]
 8005c98:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d002      	beq.n	8005cac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005caa:	e148      	b.n	8005f3e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d002      	beq.n	8005cb8 <HAL_SPI_Transmit+0x52>
 8005cb2:	88fb      	ldrh	r3, [r7, #6]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d102      	bne.n	8005cbe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cbc:	e13f      	b.n	8005f3e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2203      	movs	r2, #3
 8005cc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	68ba      	ldr	r2, [r7, #8]
 8005cd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	88fa      	ldrh	r2, [r7, #6]
 8005cd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	88fa      	ldrh	r2, [r7, #6]
 8005cdc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d08:	d10f      	bne.n	8005d2a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d34:	2b40      	cmp	r3, #64	; 0x40
 8005d36:	d007      	beq.n	8005d48 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d50:	d94f      	bls.n	8005df2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <HAL_SPI_Transmit+0xfa>
 8005d5a:	8afb      	ldrh	r3, [r7, #22]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d142      	bne.n	8005de6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d64:	881a      	ldrh	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d70:	1c9a      	adds	r2, r3, #2
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d84:	e02f      	b.n	8005de6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d112      	bne.n	8005dba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d98:	881a      	ldrh	r2, [r3, #0]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da4:	1c9a      	adds	r2, r3, #2
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005db8:	e015      	b.n	8005de6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dba:	f7fd fbb9 	bl	8003530 <HAL_GetTick>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	1ad3      	subs	r3, r2, r3
 8005dc4:	683a      	ldr	r2, [r7, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d803      	bhi.n	8005dd2 <HAL_SPI_Transmit+0x16c>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd0:	d102      	bne.n	8005dd8 <HAL_SPI_Transmit+0x172>
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d106      	bne.n	8005de6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005de4:	e0ab      	b.n	8005f3e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d1ca      	bne.n	8005d86 <HAL_SPI_Transmit+0x120>
 8005df0:	e080      	b.n	8005ef4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d002      	beq.n	8005e00 <HAL_SPI_Transmit+0x19a>
 8005dfa:	8afb      	ldrh	r3, [r7, #22]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d174      	bne.n	8005eea <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d912      	bls.n	8005e30 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0e:	881a      	ldrh	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1a:	1c9a      	adds	r2, r3, #2
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3b02      	subs	r3, #2
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e2e:	e05c      	b.n	8005eea <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	330c      	adds	r3, #12
 8005e3a:	7812      	ldrb	r2, [r2, #0]
 8005e3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005e56:	e048      	b.n	8005eea <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f003 0302 	and.w	r3, r3, #2
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d12b      	bne.n	8005ebe <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d912      	bls.n	8005e96 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e74:	881a      	ldrh	r2, [r3, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e80:	1c9a      	adds	r2, r3, #2
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b02      	subs	r3, #2
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e94:	e029      	b.n	8005eea <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	330c      	adds	r3, #12
 8005ea0:	7812      	ldrb	r2, [r2, #0]
 8005ea2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea8:	1c5a      	adds	r2, r3, #1
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ebc:	e015      	b.n	8005eea <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ebe:	f7fd fb37 	bl	8003530 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	683a      	ldr	r2, [r7, #0]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d803      	bhi.n	8005ed6 <HAL_SPI_Transmit+0x270>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed4:	d102      	bne.n	8005edc <HAL_SPI_Transmit+0x276>
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d106      	bne.n	8005eea <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005ee8:	e029      	b.n	8005f3e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d1b1      	bne.n	8005e58 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ef4:	69ba      	ldr	r2, [r7, #24]
 8005ef6:	6839      	ldr	r1, [r7, #0]
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 fb69 	bl	80065d0 <SPI_EndRxTxTransaction>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2220      	movs	r2, #32
 8005f08:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10a      	bne.n	8005f28 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f12:	2300      	movs	r3, #0
 8005f14:	613b      	str	r3, [r7, #16]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	613b      	str	r3, [r7, #16]
 8005f26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	77fb      	strb	r3, [r7, #31]
 8005f34:	e003      	b.n	8005f3e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005f46:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3720      	adds	r7, #32
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08a      	sub	sp, #40	; 0x28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f62:	2300      	movs	r3, #0
 8005f64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d101      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x26>
 8005f72:	2302      	movs	r3, #2
 8005f74:	e20a      	b.n	800638c <HAL_SPI_TransmitReceive+0x43c>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f7e:	f7fd fad7 	bl	8003530 <HAL_GetTick>
 8005f82:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f8a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005f92:	887b      	ldrh	r3, [r7, #2]
 8005f94:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005f96:	887b      	ldrh	r3, [r7, #2]
 8005f98:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f9a:	7efb      	ldrb	r3, [r7, #27]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d00e      	beq.n	8005fbe <HAL_SPI_TransmitReceive+0x6e>
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fa6:	d106      	bne.n	8005fb6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d102      	bne.n	8005fb6 <HAL_SPI_TransmitReceive+0x66>
 8005fb0:	7efb      	ldrb	r3, [r7, #27]
 8005fb2:	2b04      	cmp	r3, #4
 8005fb4:	d003      	beq.n	8005fbe <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005fbc:	e1e0      	b.n	8006380 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d005      	beq.n	8005fd0 <HAL_SPI_TransmitReceive+0x80>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <HAL_SPI_TransmitReceive+0x80>
 8005fca:	887b      	ldrh	r3, [r7, #2]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d103      	bne.n	8005fd8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005fd6:	e1d3      	b.n	8006380 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b04      	cmp	r3, #4
 8005fe2:	d003      	beq.n	8005fec <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2205      	movs	r2, #5
 8005fe8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	887a      	ldrh	r2, [r7, #2]
 8005ffc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	887a      	ldrh	r2, [r7, #2]
 8006004:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	887a      	ldrh	r2, [r7, #2]
 8006012:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	887a      	ldrh	r2, [r7, #2]
 8006018:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800602e:	d802      	bhi.n	8006036 <HAL_SPI_TransmitReceive+0xe6>
 8006030:	8a3b      	ldrh	r3, [r7, #16]
 8006032:	2b01      	cmp	r3, #1
 8006034:	d908      	bls.n	8006048 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	685a      	ldr	r2, [r3, #4]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006044:	605a      	str	r2, [r3, #4]
 8006046:	e007      	b.n	8006058 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	685a      	ldr	r2, [r3, #4]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006056:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006062:	2b40      	cmp	r3, #64	; 0x40
 8006064:	d007      	beq.n	8006076 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006074:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800607e:	f240 8081 	bls.w	8006184 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d002      	beq.n	8006090 <HAL_SPI_TransmitReceive+0x140>
 800608a:	8a7b      	ldrh	r3, [r7, #18]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d16d      	bne.n	800616c <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006094:	881a      	ldrh	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a0:	1c9a      	adds	r2, r3, #2
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	3b01      	subs	r3, #1
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b4:	e05a      	b.n	800616c <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f003 0302 	and.w	r3, r3, #2
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d11b      	bne.n	80060fc <HAL_SPI_TransmitReceive+0x1ac>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d016      	beq.n	80060fc <HAL_SPI_TransmitReceive+0x1ac>
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d113      	bne.n	80060fc <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d8:	881a      	ldrh	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e4:	1c9a      	adds	r2, r3, #2
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b01      	cmp	r3, #1
 8006108:	d11c      	bne.n	8006144 <HAL_SPI_TransmitReceive+0x1f4>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006110:	b29b      	uxth	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d016      	beq.n	8006144 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68da      	ldr	r2, [r3, #12]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006120:	b292      	uxth	r2, r2
 8006122:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006128:	1c9a      	adds	r2, r3, #2
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006134:	b29b      	uxth	r3, r3
 8006136:	3b01      	subs	r3, #1
 8006138:	b29a      	uxth	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006140:	2301      	movs	r3, #1
 8006142:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006144:	f7fd f9f4 	bl	8003530 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006150:	429a      	cmp	r2, r3
 8006152:	d80b      	bhi.n	800616c <HAL_SPI_TransmitReceive+0x21c>
 8006154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615a:	d007      	beq.n	800616c <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800615c:	2303      	movs	r3, #3
 800615e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800616a:	e109      	b.n	8006380 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006170:	b29b      	uxth	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d19f      	bne.n	80060b6 <HAL_SPI_TransmitReceive+0x166>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800617c:	b29b      	uxth	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d199      	bne.n	80060b6 <HAL_SPI_TransmitReceive+0x166>
 8006182:	e0e3      	b.n	800634c <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d003      	beq.n	8006194 <HAL_SPI_TransmitReceive+0x244>
 800618c:	8a7b      	ldrh	r3, [r7, #18]
 800618e:	2b01      	cmp	r3, #1
 8006190:	f040 80cf 	bne.w	8006332 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006198:	b29b      	uxth	r3, r3
 800619a:	2b01      	cmp	r3, #1
 800619c:	d912      	bls.n	80061c4 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a2:	881a      	ldrh	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ae:	1c9a      	adds	r2, r3, #2
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	3b02      	subs	r3, #2
 80061bc:	b29a      	uxth	r2, r3
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80061c2:	e0b6      	b.n	8006332 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	330c      	adds	r3, #12
 80061ce:	7812      	ldrb	r2, [r2, #0]
 80061d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d6:	1c5a      	adds	r2, r3, #1
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	3b01      	subs	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061ea:	e0a2      	b.n	8006332 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f003 0302 	and.w	r3, r3, #2
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d134      	bne.n	8006264 <HAL_SPI_TransmitReceive+0x314>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b00      	cmp	r3, #0
 8006202:	d02f      	beq.n	8006264 <HAL_SPI_TransmitReceive+0x314>
 8006204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006206:	2b01      	cmp	r3, #1
 8006208:	d12c      	bne.n	8006264 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800620e:	b29b      	uxth	r3, r3
 8006210:	2b01      	cmp	r3, #1
 8006212:	d912      	bls.n	800623a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006218:	881a      	ldrh	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006224:	1c9a      	adds	r2, r3, #2
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800622e:	b29b      	uxth	r3, r3
 8006230:	3b02      	subs	r3, #2
 8006232:	b29a      	uxth	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006238:	e012      	b.n	8006260 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	330c      	adds	r3, #12
 8006244:	7812      	ldrb	r2, [r2, #0]
 8006246:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006256:	b29b      	uxth	r3, r3
 8006258:	3b01      	subs	r3, #1
 800625a:	b29a      	uxth	r2, r3
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006260:	2300      	movs	r3, #0
 8006262:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b01      	cmp	r3, #1
 8006270:	d148      	bne.n	8006304 <HAL_SPI_TransmitReceive+0x3b4>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006278:	b29b      	uxth	r3, r3
 800627a:	2b00      	cmp	r3, #0
 800627c:	d042      	beq.n	8006304 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006284:	b29b      	uxth	r3, r3
 8006286:	2b01      	cmp	r3, #1
 8006288:	d923      	bls.n	80062d2 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68da      	ldr	r2, [r3, #12]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006294:	b292      	uxth	r2, r2
 8006296:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629c:	1c9a      	adds	r2, r3, #2
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	3b02      	subs	r3, #2
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d81f      	bhi.n	8006300 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685a      	ldr	r2, [r3, #4]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80062ce:	605a      	str	r2, [r3, #4]
 80062d0:	e016      	b.n	8006300 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f103 020c 	add.w	r2, r3, #12
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062de:	7812      	ldrb	r2, [r2, #0]
 80062e0:	b2d2      	uxtb	r2, r2
 80062e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e8:	1c5a      	adds	r2, r3, #1
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	3b01      	subs	r3, #1
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006300:	2301      	movs	r3, #1
 8006302:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006304:	f7fd f914 	bl	8003530 <HAL_GetTick>
 8006308:	4602      	mov	r2, r0
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006310:	429a      	cmp	r2, r3
 8006312:	d803      	bhi.n	800631c <HAL_SPI_TransmitReceive+0x3cc>
 8006314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800631a:	d102      	bne.n	8006322 <HAL_SPI_TransmitReceive+0x3d2>
 800631c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631e:	2b00      	cmp	r3, #0
 8006320:	d107      	bne.n	8006332 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006330:	e026      	b.n	8006380 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006336:	b29b      	uxth	r3, r3
 8006338:	2b00      	cmp	r3, #0
 800633a:	f47f af57 	bne.w	80061ec <HAL_SPI_TransmitReceive+0x29c>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006344:	b29b      	uxth	r3, r3
 8006346:	2b00      	cmp	r3, #0
 8006348:	f47f af50 	bne.w	80061ec <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800634c:	69fa      	ldr	r2, [r7, #28]
 800634e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f000 f93d 	bl	80065d0 <SPI_EndRxTxTransaction>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d005      	beq.n	8006368 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2220      	movs	r2, #32
 8006366:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800636c:	2b00      	cmp	r3, #0
 800636e:	d003      	beq.n	8006378 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006376:	e003      	b.n	8006380 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006388:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800638c:	4618      	mov	r0, r3
 800638e:	3728      	adds	r7, #40	; 0x28
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	603b      	str	r3, [r7, #0]
 80063a0:	4613      	mov	r3, r2
 80063a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80063a4:	f7fd f8c4 	bl	8003530 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ac:	1a9b      	subs	r3, r3, r2
 80063ae:	683a      	ldr	r2, [r7, #0]
 80063b0:	4413      	add	r3, r2
 80063b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80063b4:	f7fd f8bc 	bl	8003530 <HAL_GetTick>
 80063b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80063ba:	4b39      	ldr	r3, [pc, #228]	; (80064a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	015b      	lsls	r3, r3, #5
 80063c0:	0d1b      	lsrs	r3, r3, #20
 80063c2:	69fa      	ldr	r2, [r7, #28]
 80063c4:	fb02 f303 	mul.w	r3, r2, r3
 80063c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063ca:	e054      	b.n	8006476 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d2:	d050      	beq.n	8006476 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063d4:	f7fd f8ac 	bl	8003530 <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	69fa      	ldr	r2, [r7, #28]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d902      	bls.n	80063ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d13d      	bne.n	8006466 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	685a      	ldr	r2, [r3, #4]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006402:	d111      	bne.n	8006428 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800640c:	d004      	beq.n	8006418 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006416:	d107      	bne.n	8006428 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006426:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800642c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006430:	d10f      	bne.n	8006452 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006440:	601a      	str	r2, [r3, #0]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006450:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e017      	b.n	8006496 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d101      	bne.n	8006470 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800646c:	2300      	movs	r3, #0
 800646e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	3b01      	subs	r3, #1
 8006474:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689a      	ldr	r2, [r3, #8]
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	4013      	ands	r3, r2
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	429a      	cmp	r2, r3
 8006484:	bf0c      	ite	eq
 8006486:	2301      	moveq	r3, #1
 8006488:	2300      	movne	r3, #0
 800648a:	b2db      	uxtb	r3, r3
 800648c:	461a      	mov	r2, r3
 800648e:	79fb      	ldrb	r3, [r7, #7]
 8006490:	429a      	cmp	r2, r3
 8006492:	d19b      	bne.n	80063cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	3720      	adds	r7, #32
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	20000024 	.word	0x20000024

080064a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b08a      	sub	sp, #40	; 0x28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
 80064b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80064b2:	2300      	movs	r3, #0
 80064b4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80064b6:	f7fd f83b 	bl	8003530 <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064be:	1a9b      	subs	r3, r3, r2
 80064c0:	683a      	ldr	r2, [r7, #0]
 80064c2:	4413      	add	r3, r2
 80064c4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80064c6:	f7fd f833 	bl	8003530 <HAL_GetTick>
 80064ca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	330c      	adds	r3, #12
 80064d2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80064d4:	4b3d      	ldr	r3, [pc, #244]	; (80065cc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	4613      	mov	r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	4413      	add	r3, r2
 80064de:	00da      	lsls	r2, r3, #3
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	0d1b      	lsrs	r3, r3, #20
 80064e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064e6:	fb02 f303 	mul.w	r3, r2, r3
 80064ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80064ec:	e060      	b.n	80065b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80064f4:	d107      	bne.n	8006506 <SPI_WaitFifoStateUntilTimeout+0x62>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d104      	bne.n	8006506 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80064fc:	69fb      	ldr	r3, [r7, #28]
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	b2db      	uxtb	r3, r3
 8006502:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006504:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800650c:	d050      	beq.n	80065b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800650e:	f7fd f80f 	bl	8003530 <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	6a3b      	ldr	r3, [r7, #32]
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800651a:	429a      	cmp	r2, r3
 800651c:	d902      	bls.n	8006524 <SPI_WaitFifoStateUntilTimeout+0x80>
 800651e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006520:	2b00      	cmp	r3, #0
 8006522:	d13d      	bne.n	80065a0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685a      	ldr	r2, [r3, #4]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006532:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800653c:	d111      	bne.n	8006562 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006546:	d004      	beq.n	8006552 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006550:	d107      	bne.n	8006562 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006560:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006566:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800656a:	d10f      	bne.n	800658c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800657a:	601a      	str	r2, [r3, #0]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800658a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e010      	b.n	80065c2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	3b01      	subs	r3, #1
 80065ae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	689a      	ldr	r2, [r3, #8]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	4013      	ands	r3, r2
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d196      	bne.n	80064ee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3728      	adds	r7, #40	; 0x28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	20000024 	.word	0x20000024

080065d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af02      	add	r7, sp, #8
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f7ff ff5b 	bl	80064a4 <SPI_WaitFifoStateUntilTimeout>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d007      	beq.n	8006604 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065f8:	f043 0220 	orr.w	r2, r3, #32
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006600:	2303      	movs	r3, #3
 8006602:	e027      	b.n	8006654 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	2200      	movs	r2, #0
 800660c:	2180      	movs	r1, #128	; 0x80
 800660e:	68f8      	ldr	r0, [r7, #12]
 8006610:	f7ff fec0 	bl	8006394 <SPI_WaitFlagStateUntilTimeout>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d007      	beq.n	800662a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800661e:	f043 0220 	orr.w	r2, r3, #32
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e014      	b.n	8006654 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	9300      	str	r3, [sp, #0]
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	2200      	movs	r2, #0
 8006632:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f7ff ff34 	bl	80064a4 <SPI_WaitFifoStateUntilTimeout>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d007      	beq.n	8006652 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006646:	f043 0220 	orr.w	r2, r3, #32
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e000      	b.n	8006654 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3710      	adds	r7, #16
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b082      	sub	sp, #8
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d101      	bne.n	800666e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e040      	b.n	80066f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006672:	2b00      	cmp	r3, #0
 8006674:	d106      	bne.n	8006684 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7fc fd58 	bl	8003134 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2224      	movs	r2, #36	; 0x24
 8006688:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0201 	bic.w	r2, r2, #1
 8006698:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d002      	beq.n	80066a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 fdd8 	bl	8007258 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fb7b 	bl	8006da4 <UART_SetConfig>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d101      	bne.n	80066b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	e01b      	b.n	80066f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685a      	ldr	r2, [r3, #4]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	689a      	ldr	r2, [r3, #8]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80066d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f042 0201 	orr.w	r2, r2, #1
 80066e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fe57 	bl	800739c <UART_CheckIdleState>
 80066ee:	4603      	mov	r3, r0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3708      	adds	r7, #8
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b08a      	sub	sp, #40	; 0x28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	4613      	mov	r3, r2
 8006704:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800670c:	2b20      	cmp	r3, #32
 800670e:	d137      	bne.n	8006780 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d002      	beq.n	800671c <HAL_UART_Receive_IT+0x24>
 8006716:	88fb      	ldrh	r3, [r7, #6]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e030      	b.n	8006782 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a18      	ldr	r2, [pc, #96]	; (800678c <HAL_UART_Receive_IT+0x94>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d01f      	beq.n	8006770 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d018      	beq.n	8006770 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	e853 3f00 	ldrex	r3, [r3]
 800674a:	613b      	str	r3, [r7, #16]
   return(result);
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006752:	627b      	str	r3, [r7, #36]	; 0x24
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	461a      	mov	r2, r3
 800675a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675c:	623b      	str	r3, [r7, #32]
 800675e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006760:	69f9      	ldr	r1, [r7, #28]
 8006762:	6a3a      	ldr	r2, [r7, #32]
 8006764:	e841 2300 	strex	r3, r2, [r1]
 8006768:	61bb      	str	r3, [r7, #24]
   return(result);
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1e6      	bne.n	800673e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006770:	88fb      	ldrh	r3, [r7, #6]
 8006772:	461a      	mov	r2, r3
 8006774:	68b9      	ldr	r1, [r7, #8]
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 ff20 	bl	80075bc <UART_Start_Receive_IT>
 800677c:	4603      	mov	r3, r0
 800677e:	e000      	b.n	8006782 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006780:	2302      	movs	r3, #2
  }
}
 8006782:	4618      	mov	r0, r3
 8006784:	3728      	adds	r7, #40	; 0x28
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	40008000 	.word	0x40008000

08006790 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b0ba      	sub	sp, #232	; 0xe8
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80067ba:	f640 030f 	movw	r3, #2063	; 0x80f
 80067be:	4013      	ands	r3, r2
 80067c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80067c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d115      	bne.n	80067f8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80067cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067d0:	f003 0320 	and.w	r3, r3, #32
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d00f      	beq.n	80067f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067dc:	f003 0320 	and.w	r3, r3, #32
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d009      	beq.n	80067f8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 82ae 	beq.w	8006d4a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	4798      	blx	r3
      }
      return;
 80067f6:	e2a8      	b.n	8006d4a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80067f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 8117 	beq.w	8006a30 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b00      	cmp	r3, #0
 800680c:	d106      	bne.n	800681c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800680e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006812:	4b85      	ldr	r3, [pc, #532]	; (8006a28 <HAL_UART_IRQHandler+0x298>)
 8006814:	4013      	ands	r3, r2
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 810a 	beq.w	8006a30 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800681c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006820:	f003 0301 	and.w	r3, r3, #1
 8006824:	2b00      	cmp	r3, #0
 8006826:	d011      	beq.n	800684c <HAL_UART_IRQHandler+0xbc>
 8006828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800682c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00b      	beq.n	800684c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2201      	movs	r2, #1
 800683a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006842:	f043 0201 	orr.w	r2, r3, #1
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800684c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006850:	f003 0302 	and.w	r3, r3, #2
 8006854:	2b00      	cmp	r3, #0
 8006856:	d011      	beq.n	800687c <HAL_UART_IRQHandler+0xec>
 8006858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00b      	beq.n	800687c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2202      	movs	r2, #2
 800686a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006872:	f043 0204 	orr.w	r2, r3, #4
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800687c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	d011      	beq.n	80068ac <HAL_UART_IRQHandler+0x11c>
 8006888:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00b      	beq.n	80068ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2204      	movs	r2, #4
 800689a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068a2:	f043 0202 	orr.w	r2, r3, #2
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068b0:	f003 0308 	and.w	r3, r3, #8
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d017      	beq.n	80068e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068bc:	f003 0320 	and.w	r3, r3, #32
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d105      	bne.n	80068d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80068c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00b      	beq.n	80068e8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2208      	movs	r2, #8
 80068d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068de:	f043 0208 	orr.w	r2, r3, #8
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d012      	beq.n	800691a <HAL_UART_IRQHandler+0x18a>
 80068f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00c      	beq.n	800691a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006908:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006910:	f043 0220 	orr.w	r2, r3, #32
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006920:	2b00      	cmp	r3, #0
 8006922:	f000 8214 	beq.w	8006d4e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800692a:	f003 0320 	and.w	r3, r3, #32
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00d      	beq.n	800694e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006932:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006936:	f003 0320 	and.w	r3, r3, #32
 800693a:	2b00      	cmp	r3, #0
 800693c:	d007      	beq.n	800694e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006942:	2b00      	cmp	r3, #0
 8006944:	d003      	beq.n	800694e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006954:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006962:	2b40      	cmp	r3, #64	; 0x40
 8006964:	d005      	beq.n	8006972 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800696a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800696e:	2b00      	cmp	r3, #0
 8006970:	d04f      	beq.n	8006a12 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 fee8 	bl	8007748 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006982:	2b40      	cmp	r3, #64	; 0x40
 8006984:	d141      	bne.n	8006a0a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3308      	adds	r3, #8
 800698c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006990:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006994:	e853 3f00 	ldrex	r3, [r3]
 8006998:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800699c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	3308      	adds	r3, #8
 80069ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80069b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80069b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80069be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80069c2:	e841 2300 	strex	r3, r2, [r1]
 80069c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80069ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1d9      	bne.n	8006986 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d013      	beq.n	8006a02 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069de:	4a13      	ldr	r2, [pc, #76]	; (8006a2c <HAL_UART_IRQHandler+0x29c>)
 80069e0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7fc ff21 	bl	800382e <HAL_DMA_Abort_IT>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d017      	beq.n	8006a22 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80069fc:	4610      	mov	r0, r2
 80069fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a00:	e00f      	b.n	8006a22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 f9b8 	bl	8006d78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a08:	e00b      	b.n	8006a22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f9b4 	bl	8006d78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a10:	e007      	b.n	8006a22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f9b0 	bl	8006d78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006a20:	e195      	b.n	8006d4e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a22:	bf00      	nop
    return;
 8006a24:	e193      	b.n	8006d4e <HAL_UART_IRQHandler+0x5be>
 8006a26:	bf00      	nop
 8006a28:	04000120 	.word	0x04000120
 8006a2c:	08007811 	.word	0x08007811

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	f040 814e 	bne.w	8006cd6 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a3e:	f003 0310 	and.w	r3, r3, #16
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f000 8147 	beq.w	8006cd6 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a4c:	f003 0310 	and.w	r3, r3, #16
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 8140 	beq.w	8006cd6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2210      	movs	r2, #16
 8006a5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a68:	2b40      	cmp	r3, #64	; 0x40
 8006a6a:	f040 80b8 	bne.w	8006bde <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a7a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 8167 	beq.w	8006d52 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	f080 815f 	bcs.w	8006d52 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0320 	and.w	r3, r3, #32
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f040 8086 	bne.w	8006bbc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006acc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	461a      	mov	r2, r3
 8006ad6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006ada:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ade:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006ae6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006aea:	e841 2300 	strex	r3, r2, [r1]
 8006aee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006af2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1da      	bne.n	8006ab0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3308      	adds	r3, #8
 8006b00:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b04:	e853 3f00 	ldrex	r3, [r3]
 8006b08:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b0c:	f023 0301 	bic.w	r3, r3, #1
 8006b10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3308      	adds	r3, #8
 8006b1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b1e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b22:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b24:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b26:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b2a:	e841 2300 	strex	r3, r2, [r1]
 8006b2e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1e1      	bne.n	8006afa <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3308      	adds	r3, #8
 8006b3c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b40:	e853 3f00 	ldrex	r3, [r3]
 8006b44:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	3308      	adds	r3, #8
 8006b56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b5a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b5c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b60:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b62:	e841 2300 	strex	r3, r2, [r1]
 8006b66:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1e3      	bne.n	8006b36 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2220      	movs	r2, #32
 8006b72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b84:	e853 3f00 	ldrex	r3, [r3]
 8006b88:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b8c:	f023 0310 	bic.w	r3, r3, #16
 8006b90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	461a      	mov	r2, r3
 8006b9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b9e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ba0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006ba4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006bac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e4      	bne.n	8006b7c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7fc fdfb 	bl	80037b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	1ad3      	subs	r3, r2, r3
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f8d8 	bl	8006d8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bdc:	e0b9      	b.n	8006d52 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f000 80ab 	beq.w	8006d56 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8006c00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 80a6 	beq.w	8006d56 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c12:	e853 3f00 	ldrex	r3, [r3]
 8006c16:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c1e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	461a      	mov	r2, r3
 8006c28:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c2c:	647b      	str	r3, [r7, #68]	; 0x44
 8006c2e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c32:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e4      	bne.n	8006c0a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3308      	adds	r3, #8
 8006c46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	e853 3f00 	ldrex	r3, [r3]
 8006c4e:	623b      	str	r3, [r7, #32]
   return(result);
 8006c50:	6a3b      	ldr	r3, [r7, #32]
 8006c52:	f023 0301 	bic.w	r3, r3, #1
 8006c56:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3308      	adds	r3, #8
 8006c60:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c64:	633a      	str	r2, [r7, #48]	; 0x30
 8006c66:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c68:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c6c:	e841 2300 	strex	r3, r2, [r1]
 8006c70:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1e3      	bne.n	8006c40 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	e853 3f00 	ldrex	r3, [r3]
 8006c98:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f023 0310 	bic.w	r3, r3, #16
 8006ca0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006cae:	61fb      	str	r3, [r7, #28]
 8006cb0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb2:	69b9      	ldr	r1, [r7, #24]
 8006cb4:	69fa      	ldr	r2, [r7, #28]
 8006cb6:	e841 2300 	strex	r3, r2, [r1]
 8006cba:	617b      	str	r3, [r7, #20]
   return(result);
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d1e4      	bne.n	8006c8c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2202      	movs	r2, #2
 8006cc6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ccc:	4619      	mov	r1, r3
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f85c 	bl	8006d8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cd4:	e03f      	b.n	8006d56 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d00e      	beq.n	8006d00 <HAL_UART_IRQHandler+0x570>
 8006ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d008      	beq.n	8006d00 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006cf6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 ff85 	bl	8007c08 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cfe:	e02d      	b.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00e      	beq.n	8006d2a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d008      	beq.n	8006d2a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d01c      	beq.n	8006d5a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	4798      	blx	r3
    }
    return;
 8006d28:	e017      	b.n	8006d5a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d012      	beq.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
 8006d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00c      	beq.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 fd7a 	bl	800783c <UART_EndTransmit_IT>
    return;
 8006d48:	e008      	b.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
      return;
 8006d4a:	bf00      	nop
 8006d4c:	e006      	b.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
    return;
 8006d4e:	bf00      	nop
 8006d50:	e004      	b.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
      return;
 8006d52:	bf00      	nop
 8006d54:	e002      	b.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
      return;
 8006d56:	bf00      	nop
 8006d58:	e000      	b.n	8006d5c <HAL_UART_IRQHandler+0x5cc>
    return;
 8006d5a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006d5c:	37e8      	adds	r7, #232	; 0xe8
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop

08006d64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	460b      	mov	r3, r1
 8006d96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d98:	bf00      	nop
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006da8:	b08a      	sub	sp, #40	; 0x28
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dae:	2300      	movs	r3, #0
 8006db0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	689a      	ldr	r2, [r3, #8]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	431a      	orrs	r2, r3
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	431a      	orrs	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	4b9e      	ldr	r3, [pc, #632]	; (800704c <UART_SetConfig+0x2a8>)
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	6812      	ldr	r2, [r2, #0]
 8006dda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ddc:	430b      	orrs	r3, r1
 8006dde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	68da      	ldr	r2, [r3, #12]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	430a      	orrs	r2, r1
 8006df4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	699b      	ldr	r3, [r3, #24]
 8006dfa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a93      	ldr	r2, [pc, #588]	; (8007050 <UART_SetConfig+0x2ac>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d004      	beq.n	8006e10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6a1b      	ldr	r3, [r3, #32]
 8006e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e20:	430a      	orrs	r2, r1
 8006e22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a8a      	ldr	r2, [pc, #552]	; (8007054 <UART_SetConfig+0x2b0>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d126      	bne.n	8006e7c <UART_SetConfig+0xd8>
 8006e2e:	4b8a      	ldr	r3, [pc, #552]	; (8007058 <UART_SetConfig+0x2b4>)
 8006e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e34:	f003 0303 	and.w	r3, r3, #3
 8006e38:	2b03      	cmp	r3, #3
 8006e3a:	d81b      	bhi.n	8006e74 <UART_SetConfig+0xd0>
 8006e3c:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <UART_SetConfig+0xa0>)
 8006e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e42:	bf00      	nop
 8006e44:	08006e55 	.word	0x08006e55
 8006e48:	08006e65 	.word	0x08006e65
 8006e4c:	08006e5d 	.word	0x08006e5d
 8006e50:	08006e6d 	.word	0x08006e6d
 8006e54:	2301      	movs	r3, #1
 8006e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e5a:	e0ab      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006e5c:	2302      	movs	r3, #2
 8006e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e62:	e0a7      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006e64:	2304      	movs	r3, #4
 8006e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e6a:	e0a3      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006e6c:	2308      	movs	r3, #8
 8006e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e72:	e09f      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006e74:	2310      	movs	r3, #16
 8006e76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e7a:	e09b      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a76      	ldr	r2, [pc, #472]	; (800705c <UART_SetConfig+0x2b8>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d138      	bne.n	8006ef8 <UART_SetConfig+0x154>
 8006e86:	4b74      	ldr	r3, [pc, #464]	; (8007058 <UART_SetConfig+0x2b4>)
 8006e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e8c:	f003 030c 	and.w	r3, r3, #12
 8006e90:	2b0c      	cmp	r3, #12
 8006e92:	d82d      	bhi.n	8006ef0 <UART_SetConfig+0x14c>
 8006e94:	a201      	add	r2, pc, #4	; (adr r2, 8006e9c <UART_SetConfig+0xf8>)
 8006e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e9a:	bf00      	nop
 8006e9c:	08006ed1 	.word	0x08006ed1
 8006ea0:	08006ef1 	.word	0x08006ef1
 8006ea4:	08006ef1 	.word	0x08006ef1
 8006ea8:	08006ef1 	.word	0x08006ef1
 8006eac:	08006ee1 	.word	0x08006ee1
 8006eb0:	08006ef1 	.word	0x08006ef1
 8006eb4:	08006ef1 	.word	0x08006ef1
 8006eb8:	08006ef1 	.word	0x08006ef1
 8006ebc:	08006ed9 	.word	0x08006ed9
 8006ec0:	08006ef1 	.word	0x08006ef1
 8006ec4:	08006ef1 	.word	0x08006ef1
 8006ec8:	08006ef1 	.word	0x08006ef1
 8006ecc:	08006ee9 	.word	0x08006ee9
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ed6:	e06d      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006ed8:	2302      	movs	r3, #2
 8006eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ede:	e069      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006ee0:	2304      	movs	r3, #4
 8006ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ee6:	e065      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006ee8:	2308      	movs	r3, #8
 8006eea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eee:	e061      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006ef0:	2310      	movs	r3, #16
 8006ef2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ef6:	e05d      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a58      	ldr	r2, [pc, #352]	; (8007060 <UART_SetConfig+0x2bc>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d125      	bne.n	8006f4e <UART_SetConfig+0x1aa>
 8006f02:	4b55      	ldr	r3, [pc, #340]	; (8007058 <UART_SetConfig+0x2b4>)
 8006f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f08:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006f0c:	2b30      	cmp	r3, #48	; 0x30
 8006f0e:	d016      	beq.n	8006f3e <UART_SetConfig+0x19a>
 8006f10:	2b30      	cmp	r3, #48	; 0x30
 8006f12:	d818      	bhi.n	8006f46 <UART_SetConfig+0x1a2>
 8006f14:	2b20      	cmp	r3, #32
 8006f16:	d00a      	beq.n	8006f2e <UART_SetConfig+0x18a>
 8006f18:	2b20      	cmp	r3, #32
 8006f1a:	d814      	bhi.n	8006f46 <UART_SetConfig+0x1a2>
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d002      	beq.n	8006f26 <UART_SetConfig+0x182>
 8006f20:	2b10      	cmp	r3, #16
 8006f22:	d008      	beq.n	8006f36 <UART_SetConfig+0x192>
 8006f24:	e00f      	b.n	8006f46 <UART_SetConfig+0x1a2>
 8006f26:	2300      	movs	r3, #0
 8006f28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f2c:	e042      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f2e:	2302      	movs	r3, #2
 8006f30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f34:	e03e      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f36:	2304      	movs	r3, #4
 8006f38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f3c:	e03a      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f3e:	2308      	movs	r3, #8
 8006f40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f44:	e036      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f46:	2310      	movs	r3, #16
 8006f48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f4c:	e032      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a3f      	ldr	r2, [pc, #252]	; (8007050 <UART_SetConfig+0x2ac>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d12a      	bne.n	8006fae <UART_SetConfig+0x20a>
 8006f58:	4b3f      	ldr	r3, [pc, #252]	; (8007058 <UART_SetConfig+0x2b4>)
 8006f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f5e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006f62:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f66:	d01a      	beq.n	8006f9e <UART_SetConfig+0x1fa>
 8006f68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f6c:	d81b      	bhi.n	8006fa6 <UART_SetConfig+0x202>
 8006f6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f72:	d00c      	beq.n	8006f8e <UART_SetConfig+0x1ea>
 8006f74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f78:	d815      	bhi.n	8006fa6 <UART_SetConfig+0x202>
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d003      	beq.n	8006f86 <UART_SetConfig+0x1e2>
 8006f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f82:	d008      	beq.n	8006f96 <UART_SetConfig+0x1f2>
 8006f84:	e00f      	b.n	8006fa6 <UART_SetConfig+0x202>
 8006f86:	2300      	movs	r3, #0
 8006f88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f8c:	e012      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f8e:	2302      	movs	r3, #2
 8006f90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f94:	e00e      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f96:	2304      	movs	r3, #4
 8006f98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f9c:	e00a      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006f9e:	2308      	movs	r3, #8
 8006fa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fa4:	e006      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006fa6:	2310      	movs	r3, #16
 8006fa8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fac:	e002      	b.n	8006fb4 <UART_SetConfig+0x210>
 8006fae:	2310      	movs	r3, #16
 8006fb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a25      	ldr	r2, [pc, #148]	; (8007050 <UART_SetConfig+0x2ac>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	f040 808a 	bne.w	80070d4 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006fc0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006fc4:	2b08      	cmp	r3, #8
 8006fc6:	d824      	bhi.n	8007012 <UART_SetConfig+0x26e>
 8006fc8:	a201      	add	r2, pc, #4	; (adr r2, 8006fd0 <UART_SetConfig+0x22c>)
 8006fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fce:	bf00      	nop
 8006fd0:	08006ff5 	.word	0x08006ff5
 8006fd4:	08007013 	.word	0x08007013
 8006fd8:	08006ffd 	.word	0x08006ffd
 8006fdc:	08007013 	.word	0x08007013
 8006fe0:	08007003 	.word	0x08007003
 8006fe4:	08007013 	.word	0x08007013
 8006fe8:	08007013 	.word	0x08007013
 8006fec:	08007013 	.word	0x08007013
 8006ff0:	0800700b 	.word	0x0800700b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ff4:	f7fe fb82 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8006ff8:	61f8      	str	r0, [r7, #28]
        break;
 8006ffa:	e010      	b.n	800701e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ffc:	4b19      	ldr	r3, [pc, #100]	; (8007064 <UART_SetConfig+0x2c0>)
 8006ffe:	61fb      	str	r3, [r7, #28]
        break;
 8007000:	e00d      	b.n	800701e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007002:	f7fe fae3 	bl	80055cc <HAL_RCC_GetSysClockFreq>
 8007006:	61f8      	str	r0, [r7, #28]
        break;
 8007008:	e009      	b.n	800701e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800700a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800700e:	61fb      	str	r3, [r7, #28]
        break;
 8007010:	e005      	b.n	800701e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007012:	2300      	movs	r3, #0
 8007014:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800701c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 8109 	beq.w	8007238 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	4613      	mov	r3, r2
 800702c:	005b      	lsls	r3, r3, #1
 800702e:	4413      	add	r3, r2
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	429a      	cmp	r2, r3
 8007034:	d305      	bcc.n	8007042 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800703c:	69fa      	ldr	r2, [r7, #28]
 800703e:	429a      	cmp	r2, r3
 8007040:	d912      	bls.n	8007068 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007048:	e0f6      	b.n	8007238 <UART_SetConfig+0x494>
 800704a:	bf00      	nop
 800704c:	efff69f3 	.word	0xefff69f3
 8007050:	40008000 	.word	0x40008000
 8007054:	40013800 	.word	0x40013800
 8007058:	40021000 	.word	0x40021000
 800705c:	40004400 	.word	0x40004400
 8007060:	40004800 	.word	0x40004800
 8007064:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	2200      	movs	r2, #0
 800706c:	461c      	mov	r4, r3
 800706e:	4615      	mov	r5, r2
 8007070:	f04f 0200 	mov.w	r2, #0
 8007074:	f04f 0300 	mov.w	r3, #0
 8007078:	022b      	lsls	r3, r5, #8
 800707a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800707e:	0222      	lsls	r2, r4, #8
 8007080:	68f9      	ldr	r1, [r7, #12]
 8007082:	6849      	ldr	r1, [r1, #4]
 8007084:	0849      	lsrs	r1, r1, #1
 8007086:	2000      	movs	r0, #0
 8007088:	4688      	mov	r8, r1
 800708a:	4681      	mov	r9, r0
 800708c:	eb12 0a08 	adds.w	sl, r2, r8
 8007090:	eb43 0b09 	adc.w	fp, r3, r9
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	603b      	str	r3, [r7, #0]
 800709c:	607a      	str	r2, [r7, #4]
 800709e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070a2:	4650      	mov	r0, sl
 80070a4:	4659      	mov	r1, fp
 80070a6:	f7f9 fdff 	bl	8000ca8 <__aeabi_uldivmod>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4613      	mov	r3, r2
 80070b0:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070b8:	d308      	bcc.n	80070cc <UART_SetConfig+0x328>
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070c0:	d204      	bcs.n	80070cc <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	69ba      	ldr	r2, [r7, #24]
 80070c8:	60da      	str	r2, [r3, #12]
 80070ca:	e0b5      	b.n	8007238 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80070d2:	e0b1      	b.n	8007238 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	69db      	ldr	r3, [r3, #28]
 80070d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070dc:	d15d      	bne.n	800719a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80070de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070e2:	2b08      	cmp	r3, #8
 80070e4:	d827      	bhi.n	8007136 <UART_SetConfig+0x392>
 80070e6:	a201      	add	r2, pc, #4	; (adr r2, 80070ec <UART_SetConfig+0x348>)
 80070e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ec:	08007111 	.word	0x08007111
 80070f0:	08007119 	.word	0x08007119
 80070f4:	08007121 	.word	0x08007121
 80070f8:	08007137 	.word	0x08007137
 80070fc:	08007127 	.word	0x08007127
 8007100:	08007137 	.word	0x08007137
 8007104:	08007137 	.word	0x08007137
 8007108:	08007137 	.word	0x08007137
 800710c:	0800712f 	.word	0x0800712f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007110:	f7fe faf4 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8007114:	61f8      	str	r0, [r7, #28]
        break;
 8007116:	e014      	b.n	8007142 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007118:	f7fe fb06 	bl	8005728 <HAL_RCC_GetPCLK2Freq>
 800711c:	61f8      	str	r0, [r7, #28]
        break;
 800711e:	e010      	b.n	8007142 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007120:	4b4c      	ldr	r3, [pc, #304]	; (8007254 <UART_SetConfig+0x4b0>)
 8007122:	61fb      	str	r3, [r7, #28]
        break;
 8007124:	e00d      	b.n	8007142 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007126:	f7fe fa51 	bl	80055cc <HAL_RCC_GetSysClockFreq>
 800712a:	61f8      	str	r0, [r7, #28]
        break;
 800712c:	e009      	b.n	8007142 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800712e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007132:	61fb      	str	r3, [r7, #28]
        break;
 8007134:	e005      	b.n	8007142 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007136:	2300      	movs	r3, #0
 8007138:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007140:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007142:	69fb      	ldr	r3, [r7, #28]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d077      	beq.n	8007238 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	005a      	lsls	r2, r3, #1
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	085b      	lsrs	r3, r3, #1
 8007152:	441a      	add	r2, r3
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	fbb2 f3f3 	udiv	r3, r2, r3
 800715c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	2b0f      	cmp	r3, #15
 8007162:	d916      	bls.n	8007192 <UART_SetConfig+0x3ee>
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800716a:	d212      	bcs.n	8007192 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	b29b      	uxth	r3, r3
 8007170:	f023 030f 	bic.w	r3, r3, #15
 8007174:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	085b      	lsrs	r3, r3, #1
 800717a:	b29b      	uxth	r3, r3
 800717c:	f003 0307 	and.w	r3, r3, #7
 8007180:	b29a      	uxth	r2, r3
 8007182:	8afb      	ldrh	r3, [r7, #22]
 8007184:	4313      	orrs	r3, r2
 8007186:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	8afa      	ldrh	r2, [r7, #22]
 800718e:	60da      	str	r2, [r3, #12]
 8007190:	e052      	b.n	8007238 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007198:	e04e      	b.n	8007238 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800719a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800719e:	2b08      	cmp	r3, #8
 80071a0:	d827      	bhi.n	80071f2 <UART_SetConfig+0x44e>
 80071a2:	a201      	add	r2, pc, #4	; (adr r2, 80071a8 <UART_SetConfig+0x404>)
 80071a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a8:	080071cd 	.word	0x080071cd
 80071ac:	080071d5 	.word	0x080071d5
 80071b0:	080071dd 	.word	0x080071dd
 80071b4:	080071f3 	.word	0x080071f3
 80071b8:	080071e3 	.word	0x080071e3
 80071bc:	080071f3 	.word	0x080071f3
 80071c0:	080071f3 	.word	0x080071f3
 80071c4:	080071f3 	.word	0x080071f3
 80071c8:	080071eb 	.word	0x080071eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071cc:	f7fe fa96 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 80071d0:	61f8      	str	r0, [r7, #28]
        break;
 80071d2:	e014      	b.n	80071fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071d4:	f7fe faa8 	bl	8005728 <HAL_RCC_GetPCLK2Freq>
 80071d8:	61f8      	str	r0, [r7, #28]
        break;
 80071da:	e010      	b.n	80071fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071dc:	4b1d      	ldr	r3, [pc, #116]	; (8007254 <UART_SetConfig+0x4b0>)
 80071de:	61fb      	str	r3, [r7, #28]
        break;
 80071e0:	e00d      	b.n	80071fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071e2:	f7fe f9f3 	bl	80055cc <HAL_RCC_GetSysClockFreq>
 80071e6:	61f8      	str	r0, [r7, #28]
        break;
 80071e8:	e009      	b.n	80071fe <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071ee:	61fb      	str	r3, [r7, #28]
        break;
 80071f0:	e005      	b.n	80071fe <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80071fc:	bf00      	nop
    }

    if (pclk != 0U)
 80071fe:	69fb      	ldr	r3, [r7, #28]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d019      	beq.n	8007238 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	085a      	lsrs	r2, r3, #1
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	441a      	add	r2, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	fbb2 f3f3 	udiv	r3, r2, r3
 8007216:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	2b0f      	cmp	r3, #15
 800721c:	d909      	bls.n	8007232 <UART_SetConfig+0x48e>
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007224:	d205      	bcs.n	8007232 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	b29a      	uxth	r2, r3
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	60da      	str	r2, [r3, #12]
 8007230:	e002      	b.n	8007238 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007244:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007248:	4618      	mov	r0, r3
 800724a:	3728      	adds	r7, #40	; 0x28
 800724c:	46bd      	mov	sp, r7
 800724e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007252:	bf00      	nop
 8007254:	00f42400 	.word	0x00f42400

08007258 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007264:	f003 0308 	and.w	r3, r3, #8
 8007268:	2b00      	cmp	r3, #0
 800726a:	d00a      	beq.n	8007282 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	430a      	orrs	r2, r1
 8007280:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00a      	beq.n	80072a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	430a      	orrs	r2, r1
 80072a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00a      	beq.n	80072c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	430a      	orrs	r2, r1
 80072c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ca:	f003 0304 	and.w	r3, r3, #4
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00a      	beq.n	80072e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	430a      	orrs	r2, r1
 80072e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	f003 0310 	and.w	r3, r3, #16
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d00a      	beq.n	800730a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	430a      	orrs	r2, r1
 8007308:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730e:	f003 0320 	and.w	r3, r3, #32
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00a      	beq.n	800732c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	430a      	orrs	r2, r1
 800732a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007330:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007334:	2b00      	cmp	r3, #0
 8007336:	d01a      	beq.n	800736e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007352:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007356:	d10a      	bne.n	800736e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	430a      	orrs	r2, r1
 800736c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00a      	beq.n	8007390 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	430a      	orrs	r2, r1
 800738e:	605a      	str	r2, [r3, #4]
  }
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b098      	sub	sp, #96	; 0x60
 80073a0:	af02      	add	r7, sp, #8
 80073a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073ac:	f7fc f8c0 	bl	8003530 <HAL_GetTick>
 80073b0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0308 	and.w	r3, r3, #8
 80073bc:	2b08      	cmp	r3, #8
 80073be:	d12e      	bne.n	800741e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073c8:	2200      	movs	r2, #0
 80073ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f88c 	bl	80074ec <UART_WaitOnFlagUntilTimeout>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d021      	beq.n	800741e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e2:	e853 3f00 	ldrex	r3, [r3]
 80073e6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80073e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073ee:	653b      	str	r3, [r7, #80]	; 0x50
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	461a      	mov	r2, r3
 80073f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073f8:	647b      	str	r3, [r7, #68]	; 0x44
 80073fa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007400:	e841 2300 	strex	r3, r2, [r1]
 8007404:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007408:	2b00      	cmp	r3, #0
 800740a:	d1e6      	bne.n	80073da <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2220      	movs	r2, #32
 8007410:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e062      	b.n	80074e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 0304 	and.w	r3, r3, #4
 8007428:	2b04      	cmp	r3, #4
 800742a:	d149      	bne.n	80074c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800742c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007434:	2200      	movs	r2, #0
 8007436:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f856 	bl	80074ec <UART_WaitOnFlagUntilTimeout>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d03c      	beq.n	80074c0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744e:	e853 3f00 	ldrex	r3, [r3]
 8007452:	623b      	str	r3, [r7, #32]
   return(result);
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800745a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	461a      	mov	r2, r3
 8007462:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007464:	633b      	str	r3, [r7, #48]	; 0x30
 8007466:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007468:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800746a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800746c:	e841 2300 	strex	r3, r2, [r1]
 8007470:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1e6      	bne.n	8007446 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3308      	adds	r3, #8
 800747e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	e853 3f00 	ldrex	r3, [r3]
 8007486:	60fb      	str	r3, [r7, #12]
   return(result);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f023 0301 	bic.w	r3, r3, #1
 800748e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	3308      	adds	r3, #8
 8007496:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007498:	61fa      	str	r2, [r7, #28]
 800749a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749c:	69b9      	ldr	r1, [r7, #24]
 800749e:	69fa      	ldr	r2, [r7, #28]
 80074a0:	e841 2300 	strex	r3, r2, [r1]
 80074a4:	617b      	str	r3, [r7, #20]
   return(result);
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e5      	bne.n	8007478 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2220      	movs	r2, #32
 80074b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	e011      	b.n	80074e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2220      	movs	r2, #32
 80074c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2220      	movs	r2, #32
 80074ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80074e2:	2300      	movs	r3, #0
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3758      	adds	r7, #88	; 0x58
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	603b      	str	r3, [r7, #0]
 80074f8:	4613      	mov	r3, r2
 80074fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074fc:	e049      	b.n	8007592 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007504:	d045      	beq.n	8007592 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007506:	f7fc f813 	bl	8003530 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	69ba      	ldr	r2, [r7, #24]
 8007512:	429a      	cmp	r2, r3
 8007514:	d302      	bcc.n	800751c <UART_WaitOnFlagUntilTimeout+0x30>
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d101      	bne.n	8007520 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800751c:	2303      	movs	r3, #3
 800751e:	e048      	b.n	80075b2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0304 	and.w	r3, r3, #4
 800752a:	2b00      	cmp	r3, #0
 800752c:	d031      	beq.n	8007592 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	69db      	ldr	r3, [r3, #28]
 8007534:	f003 0308 	and.w	r3, r3, #8
 8007538:	2b08      	cmp	r3, #8
 800753a:	d110      	bne.n	800755e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2208      	movs	r2, #8
 8007542:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f000 f8ff 	bl	8007748 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2208      	movs	r2, #8
 800754e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e029      	b.n	80075b2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007568:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800756c:	d111      	bne.n	8007592 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007576:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f000 f8e5 	bl	8007748 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2220      	movs	r2, #32
 8007582:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2200      	movs	r2, #0
 800758a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e00f      	b.n	80075b2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	69da      	ldr	r2, [r3, #28]
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	4013      	ands	r3, r2
 800759c:	68ba      	ldr	r2, [r7, #8]
 800759e:	429a      	cmp	r2, r3
 80075a0:	bf0c      	ite	eq
 80075a2:	2301      	moveq	r3, #1
 80075a4:	2300      	movne	r3, #0
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	461a      	mov	r2, r3
 80075aa:	79fb      	ldrb	r3, [r7, #7]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d0a6      	beq.n	80074fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
	...

080075bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075bc:	b480      	push	{r7}
 80075be:	b097      	sub	sp, #92	; 0x5c
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	4613      	mov	r3, r2
 80075c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	88fa      	ldrh	r2, [r7, #6]
 80075d4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	88fa      	ldrh	r2, [r7, #6]
 80075dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2200      	movs	r2, #0
 80075e4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ee:	d10e      	bne.n	800760e <UART_Start_Receive_IT+0x52>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d105      	bne.n	8007604 <UART_Start_Receive_IT+0x48>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80075fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007602:	e02d      	b.n	8007660 <UART_Start_Receive_IT+0xa4>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	22ff      	movs	r2, #255	; 0xff
 8007608:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800760c:	e028      	b.n	8007660 <UART_Start_Receive_IT+0xa4>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d10d      	bne.n	8007632 <UART_Start_Receive_IT+0x76>
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d104      	bne.n	8007628 <UART_Start_Receive_IT+0x6c>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	22ff      	movs	r2, #255	; 0xff
 8007622:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007626:	e01b      	b.n	8007660 <UART_Start_Receive_IT+0xa4>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	227f      	movs	r2, #127	; 0x7f
 800762c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007630:	e016      	b.n	8007660 <UART_Start_Receive_IT+0xa4>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800763a:	d10d      	bne.n	8007658 <UART_Start_Receive_IT+0x9c>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d104      	bne.n	800764e <UART_Start_Receive_IT+0x92>
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	227f      	movs	r2, #127	; 0x7f
 8007648:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800764c:	e008      	b.n	8007660 <UART_Start_Receive_IT+0xa4>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	223f      	movs	r2, #63	; 0x3f
 8007652:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007656:	e003      	b.n	8007660 <UART_Start_Receive_IT+0xa4>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2222      	movs	r2, #34	; 0x22
 800766c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	3308      	adds	r3, #8
 8007676:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800767a:	e853 3f00 	ldrex	r3, [r3]
 800767e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007682:	f043 0301 	orr.w	r3, r3, #1
 8007686:	657b      	str	r3, [r7, #84]	; 0x54
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3308      	adds	r3, #8
 800768e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007690:	64ba      	str	r2, [r7, #72]	; 0x48
 8007692:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007694:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007696:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007698:	e841 2300 	strex	r3, r2, [r1]
 800769c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800769e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d1e5      	bne.n	8007670 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ac:	d107      	bne.n	80076be <UART_Start_Receive_IT+0x102>
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d103      	bne.n	80076be <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	4a21      	ldr	r2, [pc, #132]	; (8007740 <UART_Start_Receive_IT+0x184>)
 80076ba:	669a      	str	r2, [r3, #104]	; 0x68
 80076bc:	e002      	b.n	80076c4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	4a20      	ldr	r2, [pc, #128]	; (8007744 <UART_Start_Receive_IT+0x188>)
 80076c2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d019      	beq.n	8007700 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d4:	e853 3f00 	ldrex	r3, [r3]
 80076d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076dc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80076e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	461a      	mov	r2, r3
 80076e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076ea:	637b      	str	r3, [r7, #52]	; 0x34
 80076ec:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076f2:	e841 2300 	strex	r3, r2, [r1]
 80076f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80076f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1e6      	bne.n	80076cc <UART_Start_Receive_IT+0x110>
 80076fe:	e018      	b.n	8007732 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	e853 3f00 	ldrex	r3, [r3]
 800770c:	613b      	str	r3, [r7, #16]
   return(result);
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	f043 0320 	orr.w	r3, r3, #32
 8007714:	653b      	str	r3, [r7, #80]	; 0x50
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	461a      	mov	r2, r3
 800771c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800771e:	623b      	str	r3, [r7, #32]
 8007720:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007722:	69f9      	ldr	r1, [r7, #28]
 8007724:	6a3a      	ldr	r2, [r7, #32]
 8007726:	e841 2300 	strex	r3, r2, [r1]
 800772a:	61bb      	str	r3, [r7, #24]
   return(result);
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1e6      	bne.n	8007700 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	375c      	adds	r7, #92	; 0x5c
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr
 8007740:	08007a4d 	.word	0x08007a4d
 8007744:	08007891 	.word	0x08007891

08007748 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007748:	b480      	push	{r7}
 800774a:	b095      	sub	sp, #84	; 0x54
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007758:	e853 3f00 	ldrex	r3, [r3]
 800775c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800775e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007760:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007764:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	461a      	mov	r2, r3
 800776c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800776e:	643b      	str	r3, [r7, #64]	; 0x40
 8007770:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007772:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007774:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007776:	e841 2300 	strex	r3, r2, [r1]
 800777a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800777c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1e6      	bne.n	8007750 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	3308      	adds	r3, #8
 8007788:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778a:	6a3b      	ldr	r3, [r7, #32]
 800778c:	e853 3f00 	ldrex	r3, [r3]
 8007790:	61fb      	str	r3, [r7, #28]
   return(result);
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	f023 0301 	bic.w	r3, r3, #1
 8007798:	64bb      	str	r3, [r7, #72]	; 0x48
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3308      	adds	r3, #8
 80077a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80077a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80077a4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077aa:	e841 2300 	strex	r3, r2, [r1]
 80077ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1e5      	bne.n	8007782 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d118      	bne.n	80077f0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	e853 3f00 	ldrex	r3, [r3]
 80077ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	f023 0310 	bic.w	r3, r3, #16
 80077d2:	647b      	str	r3, [r7, #68]	; 0x44
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	461a      	mov	r2, r3
 80077da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077dc:	61bb      	str	r3, [r7, #24]
 80077de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e0:	6979      	ldr	r1, [r7, #20]
 80077e2:	69ba      	ldr	r2, [r7, #24]
 80077e4:	e841 2300 	strex	r3, r2, [r1]
 80077e8:	613b      	str	r3, [r7, #16]
   return(result);
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1e6      	bne.n	80077be <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2220      	movs	r2, #32
 80077f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007804:	bf00      	nop
 8007806:	3754      	adds	r7, #84	; 0x54
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800781c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f7ff faa2 	bl	8006d78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007834:	bf00      	nop
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b088      	sub	sp, #32
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	e853 3f00 	ldrex	r3, [r3]
 8007850:	60bb      	str	r3, [r7, #8]
   return(result);
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007858:	61fb      	str	r3, [r7, #28]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	461a      	mov	r2, r3
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	61bb      	str	r3, [r7, #24]
 8007864:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007866:	6979      	ldr	r1, [r7, #20]
 8007868:	69ba      	ldr	r2, [r7, #24]
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	613b      	str	r3, [r7, #16]
   return(result);
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1e6      	bne.n	8007844 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2220      	movs	r2, #32
 800787a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7ff fa6e 	bl	8006d64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007888:	bf00      	nop
 800788a:	3720      	adds	r7, #32
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b09c      	sub	sp, #112	; 0x70
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800789e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078a8:	2b22      	cmp	r3, #34	; 0x22
 80078aa:	f040 80be 	bne.w	8007a2a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80078b4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80078bc:	b2d9      	uxtb	r1, r3
 80078be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078c8:	400a      	ands	r2, r1
 80078ca:	b2d2      	uxtb	r2, r2
 80078cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078d2:	1c5a      	adds	r2, r3, #1
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078de:	b29b      	uxth	r3, r3
 80078e0:	3b01      	subs	r3, #1
 80078e2:	b29a      	uxth	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f040 80a3 	bne.w	8007a3e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007906:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007908:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800790c:	66bb      	str	r3, [r7, #104]	; 0x68
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	461a      	mov	r2, r3
 8007914:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007916:	65bb      	str	r3, [r7, #88]	; 0x58
 8007918:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800791c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007924:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e6      	bne.n	80078f8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3308      	adds	r3, #8
 8007930:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007934:	e853 3f00 	ldrex	r3, [r3]
 8007938:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800793a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800793c:	f023 0301 	bic.w	r3, r3, #1
 8007940:	667b      	str	r3, [r7, #100]	; 0x64
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	3308      	adds	r3, #8
 8007948:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800794a:	647a      	str	r2, [r7, #68]	; 0x44
 800794c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800794e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007950:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007952:	e841 2300 	strex	r3, r2, [r1]
 8007956:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1e5      	bne.n	800792a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2220      	movs	r2, #32
 8007962:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a34      	ldr	r2, [pc, #208]	; (8007a48 <UART_RxISR_8BIT+0x1b8>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d01f      	beq.n	80079bc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007986:	2b00      	cmp	r3, #0
 8007988:	d018      	beq.n	80079bc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007992:	e853 3f00 	ldrex	r3, [r3]
 8007996:	623b      	str	r3, [r7, #32]
   return(result);
 8007998:	6a3b      	ldr	r3, [r7, #32]
 800799a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800799e:	663b      	str	r3, [r7, #96]	; 0x60
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	461a      	mov	r2, r3
 80079a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079a8:	633b      	str	r3, [r7, #48]	; 0x30
 80079aa:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079b0:	e841 2300 	strex	r3, r2, [r1]
 80079b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1e6      	bne.n	800798a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d12e      	bne.n	8007a22 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	e853 3f00 	ldrex	r3, [r3]
 80079d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f023 0310 	bic.w	r3, r3, #16
 80079de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	461a      	mov	r2, r3
 80079e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079e8:	61fb      	str	r3, [r7, #28]
 80079ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ec:	69b9      	ldr	r1, [r7, #24]
 80079ee:	69fa      	ldr	r2, [r7, #28]
 80079f0:	e841 2300 	strex	r3, r2, [r1]
 80079f4:	617b      	str	r3, [r7, #20]
   return(result);
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1e6      	bne.n	80079ca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	69db      	ldr	r3, [r3, #28]
 8007a02:	f003 0310 	and.w	r3, r3, #16
 8007a06:	2b10      	cmp	r3, #16
 8007a08:	d103      	bne.n	8007a12 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2210      	movs	r2, #16
 8007a10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007a18:	4619      	mov	r1, r3
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f7ff f9b6 	bl	8006d8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a20:	e00d      	b.n	8007a3e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f7fa fb32 	bl	800208c <HAL_UART_RxCpltCallback>
}
 8007a28:	e009      	b.n	8007a3e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	8b1b      	ldrh	r3, [r3, #24]
 8007a30:	b29a      	uxth	r2, r3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f042 0208 	orr.w	r2, r2, #8
 8007a3a:	b292      	uxth	r2, r2
 8007a3c:	831a      	strh	r2, [r3, #24]
}
 8007a3e:	bf00      	nop
 8007a40:	3770      	adds	r7, #112	; 0x70
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}
 8007a46:	bf00      	nop
 8007a48:	40008000 	.word	0x40008000

08007a4c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b09c      	sub	sp, #112	; 0x70
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a5a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a64:	2b22      	cmp	r3, #34	; 0x22
 8007a66:	f040 80be 	bne.w	8007be6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007a70:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a78:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a7a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007a7e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007a82:	4013      	ands	r3, r2
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007a88:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a8e:	1c9a      	adds	r2, r3, #2
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	3b01      	subs	r3, #1
 8007a9e:	b29a      	uxth	r2, r3
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	f040 80a3 	bne.w	8007bfa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007ac2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ac4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ac8:	667b      	str	r3, [r7, #100]	; 0x64
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ad2:	657b      	str	r3, [r7, #84]	; 0x54
 8007ad4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007ad8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007ae0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e6      	bne.n	8007ab4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3308      	adds	r3, #8
 8007aec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af8:	f023 0301 	bic.w	r3, r3, #1
 8007afc:	663b      	str	r3, [r7, #96]	; 0x60
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	3308      	adds	r3, #8
 8007b04:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b06:	643a      	str	r2, [r7, #64]	; 0x40
 8007b08:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b0c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b0e:	e841 2300 	strex	r3, r2, [r1]
 8007b12:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1e5      	bne.n	8007ae6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2220      	movs	r2, #32
 8007b1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a34      	ldr	r2, [pc, #208]	; (8007c04 <UART_RxISR_16BIT+0x1b8>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d01f      	beq.n	8007b78 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d018      	beq.n	8007b78 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4c:	6a3b      	ldr	r3, [r7, #32]
 8007b4e:	e853 3f00 	ldrex	r3, [r3]
 8007b52:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	461a      	mov	r2, r3
 8007b62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b66:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b6c:	e841 2300 	strex	r3, r2, [r1]
 8007b70:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1e6      	bne.n	8007b46 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d12e      	bne.n	8007bde <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	e853 3f00 	ldrex	r3, [r3]
 8007b92:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f023 0310 	bic.w	r3, r3, #16
 8007b9a:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ba4:	61bb      	str	r3, [r7, #24]
 8007ba6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba8:	6979      	ldr	r1, [r7, #20]
 8007baa:	69ba      	ldr	r2, [r7, #24]
 8007bac:	e841 2300 	strex	r3, r2, [r1]
 8007bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1e6      	bne.n	8007b86 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	69db      	ldr	r3, [r3, #28]
 8007bbe:	f003 0310 	and.w	r3, r3, #16
 8007bc2:	2b10      	cmp	r3, #16
 8007bc4:	d103      	bne.n	8007bce <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2210      	movs	r2, #16
 8007bcc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f7ff f8d8 	bl	8006d8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bdc:	e00d      	b.n	8007bfa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f7fa fa54 	bl	800208c <HAL_UART_RxCpltCallback>
}
 8007be4:	e009      	b.n	8007bfa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	8b1b      	ldrh	r3, [r3, #24]
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0208 	orr.w	r2, r2, #8
 8007bf6:	b292      	uxth	r2, r2
 8007bf8:	831a      	strh	r2, [r3, #24]
}
 8007bfa:	bf00      	nop
 8007bfc:	3770      	adds	r7, #112	; 0x70
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	40008000 	.word	0x40008000

08007c08 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c10:	bf00      	nop
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007c20:	4904      	ldr	r1, [pc, #16]	; (8007c34 <MX_FATFS_Init+0x18>)
 8007c22:	4805      	ldr	r0, [pc, #20]	; (8007c38 <MX_FATFS_Init+0x1c>)
 8007c24:	f000 fd86 	bl	8008734 <FATFS_LinkDriver>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	4b03      	ldr	r3, [pc, #12]	; (8007c3c <MX_FATFS_Init+0x20>)
 8007c2e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007c30:	bf00      	nop
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	20000ef4 	.word	0x20000ef4
 8007c38:	20000030 	.word	0x20000030
 8007c3c:	20000ef0 	.word	0x20000ef0

08007c40 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	4603      	mov	r3, r0
 8007c48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8007c4a:	79fb      	ldrb	r3, [r7, #7]
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f000 f9d1 	bl	8007ff4 <USER_SPI_initialize>
 8007c52:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3708      	adds	r7, #8
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b082      	sub	sp, #8
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	4603      	mov	r3, r0
 8007c64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8007c66:	79fb      	ldrb	r3, [r7, #7]
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f000 faaf 	bl	80081cc <USER_SPI_status>
 8007c6e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3708      	adds	r7, #8
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b084      	sub	sp, #16
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60b9      	str	r1, [r7, #8]
 8007c80:	607a      	str	r2, [r7, #4]
 8007c82:	603b      	str	r3, [r7, #0]
 8007c84:	4603      	mov	r3, r0
 8007c86:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8007c88:	7bf8      	ldrb	r0, [r7, #15]
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	68b9      	ldr	r1, [r7, #8]
 8007c90:	f000 fab2 	bl	80081f8 <USER_SPI_read>
 8007c94:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3710      	adds	r7, #16
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b084      	sub	sp, #16
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	607a      	str	r2, [r7, #4]
 8007ca8:	603b      	str	r3, [r7, #0]
 8007caa:	4603      	mov	r3, r0
 8007cac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8007cae:	7bf8      	ldrb	r0, [r7, #15]
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	68b9      	ldr	r1, [r7, #8]
 8007cb6:	f000 fb05 	bl	80082c4 <USER_SPI_write>
 8007cba:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3710      	adds	r7, #16
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	4603      	mov	r3, r0
 8007ccc:	603a      	str	r2, [r7, #0]
 8007cce:	71fb      	strb	r3, [r7, #7]
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8007cd4:	79b9      	ldrb	r1, [r7, #6]
 8007cd6:	79fb      	ldrb	r3, [r7, #7]
 8007cd8:	683a      	ldr	r2, [r7, #0]
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f000 fb6e 	bl	80083bc <USER_SPI_ioctl>
 8007ce0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3708      	adds	r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
	...

08007cec <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007cf4:	f7fb fc1c 	bl	8003530 <HAL_GetTick>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	4a04      	ldr	r2, [pc, #16]	; (8007d0c <SPI_Timer_On+0x20>)
 8007cfc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007cfe:	4a04      	ldr	r2, [pc, #16]	; (8007d10 <SPI_Timer_On+0x24>)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6013      	str	r3, [r2, #0]
}
 8007d04:	bf00      	nop
 8007d06:	3708      	adds	r7, #8
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	20000efc 	.word	0x20000efc
 8007d10:	20000f00 	.word	0x20000f00

08007d14 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007d14:	b580      	push	{r7, lr}
 8007d16:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007d18:	f7fb fc0a 	bl	8003530 <HAL_GetTick>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	4b06      	ldr	r3, [pc, #24]	; (8007d38 <SPI_Timer_Status+0x24>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	1ad2      	subs	r2, r2, r3
 8007d24:	4b05      	ldr	r3, [pc, #20]	; (8007d3c <SPI_Timer_Status+0x28>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	bf34      	ite	cc
 8007d2c:	2301      	movcc	r3, #1
 8007d2e:	2300      	movcs	r3, #0
 8007d30:	b2db      	uxtb	r3, r3
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	20000efc 	.word	0x20000efc
 8007d3c:	20000f00 	.word	0x20000f00

08007d40 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b086      	sub	sp, #24
 8007d44:	af02      	add	r7, sp, #8
 8007d46:	4603      	mov	r3, r0
 8007d48:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007d4a:	f107 020f 	add.w	r2, r7, #15
 8007d4e:	1df9      	adds	r1, r7, #7
 8007d50:	2332      	movs	r3, #50	; 0x32
 8007d52:	9300      	str	r3, [sp, #0]
 8007d54:	2301      	movs	r3, #1
 8007d56:	4804      	ldr	r0, [pc, #16]	; (8007d68 <xchg_spi+0x28>)
 8007d58:	f7fe f8fa 	bl	8005f50 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3710      	adds	r7, #16
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20000798 	.word	0x20000798

08007d6c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007d6c:	b590      	push	{r4, r7, lr}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007d76:	2300      	movs	r3, #0
 8007d78:	60fb      	str	r3, [r7, #12]
 8007d7a:	e00a      	b.n	8007d92 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	18d4      	adds	r4, r2, r3
 8007d82:	20ff      	movs	r0, #255	; 0xff
 8007d84:	f7ff ffdc 	bl	8007d40 <xchg_spi>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	60fb      	str	r3, [r7, #12]
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d3f0      	bcc.n	8007d7c <rcvr_spi_multi+0x10>
	}
}
 8007d9a:	bf00      	nop
 8007d9c:	bf00      	nop
 8007d9e:	3714      	adds	r7, #20
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd90      	pop	{r4, r7, pc}

08007da4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	f04f 33ff 	mov.w	r3, #4294967295
 8007db6:	6879      	ldr	r1, [r7, #4]
 8007db8:	4803      	ldr	r0, [pc, #12]	; (8007dc8 <xmit_spi_multi+0x24>)
 8007dba:	f7fd ff54 	bl	8005c66 <HAL_SPI_Transmit>
}
 8007dbe:	bf00      	nop
 8007dc0:	3708      	adds	r7, #8
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	20000798 	.word	0x20000798

08007dcc <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007dd4:	f7fb fbac 	bl	8003530 <HAL_GetTick>
 8007dd8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007dde:	20ff      	movs	r0, #255	; 0xff
 8007de0:	f7ff ffae 	bl	8007d40 <xchg_spi>
 8007de4:	4603      	mov	r3, r0
 8007de6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
 8007dea:	2bff      	cmp	r3, #255	; 0xff
 8007dec:	d007      	beq.n	8007dfe <wait_ready+0x32>
 8007dee:	f7fb fb9f 	bl	8003530 <HAL_GetTick>
 8007df2:	4602      	mov	r2, r0
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	1ad3      	subs	r3, r2, r3
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d8ef      	bhi.n	8007dde <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8007dfe:	7bfb      	ldrb	r3, [r7, #15]
 8007e00:	2bff      	cmp	r3, #255	; 0xff
 8007e02:	bf0c      	ite	eq
 8007e04:	2301      	moveq	r3, #1
 8007e06:	2300      	movne	r3, #0
 8007e08:	b2db      	uxtb	r3, r3
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3718      	adds	r7, #24
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}

08007e12 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007e12:	b580      	push	{r7, lr}
 8007e14:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007e16:	2201      	movs	r2, #1
 8007e18:	2110      	movs	r1, #16
 8007e1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e1e:	f7fb feb9 	bl	8003b94 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007e22:	20ff      	movs	r0, #255	; 0xff
 8007e24:	f7ff ff8c 	bl	8007d40 <xchg_spi>

}
 8007e28:	bf00      	nop
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007e30:	2200      	movs	r2, #0
 8007e32:	2110      	movs	r1, #16
 8007e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e38:	f7fb feac 	bl	8003b94 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007e3c:	20ff      	movs	r0, #255	; 0xff
 8007e3e:	f7ff ff7f 	bl	8007d40 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007e42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007e46:	f7ff ffc1 	bl	8007dcc <wait_ready>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d001      	beq.n	8007e54 <spiselect+0x28>
 8007e50:	2301      	movs	r3, #1
 8007e52:	e002      	b.n	8007e5a <spiselect+0x2e>

	despiselect();
 8007e54:	f7ff ffdd 	bl	8007e12 <despiselect>
	return 0;	/* Timeout */
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	bd80      	pop	{r7, pc}

08007e5e <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007e5e:	b580      	push	{r7, lr}
 8007e60:	b084      	sub	sp, #16
 8007e62:	af00      	add	r7, sp, #0
 8007e64:	6078      	str	r0, [r7, #4]
 8007e66:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8007e68:	20c8      	movs	r0, #200	; 0xc8
 8007e6a:	f7ff ff3f 	bl	8007cec <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007e6e:	20ff      	movs	r0, #255	; 0xff
 8007e70:	f7ff ff66 	bl	8007d40 <xchg_spi>
 8007e74:	4603      	mov	r3, r0
 8007e76:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007e78:	7bfb      	ldrb	r3, [r7, #15]
 8007e7a:	2bff      	cmp	r3, #255	; 0xff
 8007e7c:	d104      	bne.n	8007e88 <rcvr_datablock+0x2a>
 8007e7e:	f7ff ff49 	bl	8007d14 <SPI_Timer_Status>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1f2      	bne.n	8007e6e <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007e88:	7bfb      	ldrb	r3, [r7, #15]
 8007e8a:	2bfe      	cmp	r3, #254	; 0xfe
 8007e8c:	d001      	beq.n	8007e92 <rcvr_datablock+0x34>
 8007e8e:	2300      	movs	r3, #0
 8007e90:	e00a      	b.n	8007ea8 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007e92:	6839      	ldr	r1, [r7, #0]
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f7ff ff69 	bl	8007d6c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007e9a:	20ff      	movs	r0, #255	; 0xff
 8007e9c:	f7ff ff50 	bl	8007d40 <xchg_spi>
 8007ea0:	20ff      	movs	r0, #255	; 0xff
 8007ea2:	f7ff ff4d 	bl	8007d40 <xchg_spi>

	return 1;						/* Function succeeded */
 8007ea6:	2301      	movs	r3, #1
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007ebc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007ec0:	f7ff ff84 	bl	8007dcc <wait_ready>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <xmit_datablock+0x1e>
 8007eca:	2300      	movs	r3, #0
 8007ecc:	e01e      	b.n	8007f0c <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007ece:	78fb      	ldrb	r3, [r7, #3]
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f7ff ff35 	bl	8007d40 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007ed6:	78fb      	ldrb	r3, [r7, #3]
 8007ed8:	2bfd      	cmp	r3, #253	; 0xfd
 8007eda:	d016      	beq.n	8007f0a <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007edc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7ff ff5f 	bl	8007da4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007ee6:	20ff      	movs	r0, #255	; 0xff
 8007ee8:	f7ff ff2a 	bl	8007d40 <xchg_spi>
 8007eec:	20ff      	movs	r0, #255	; 0xff
 8007eee:	f7ff ff27 	bl	8007d40 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8007ef2:	20ff      	movs	r0, #255	; 0xff
 8007ef4:	f7ff ff24 	bl	8007d40 <xchg_spi>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007efc:	7bfb      	ldrb	r3, [r7, #15]
 8007efe:	f003 031f 	and.w	r3, r3, #31
 8007f02:	2b05      	cmp	r3, #5
 8007f04:	d001      	beq.n	8007f0a <xmit_datablock+0x5a>
 8007f06:	2300      	movs	r3, #0
 8007f08:	e000      	b.n	8007f0c <xmit_datablock+0x5c>
	}
	return 1;
 8007f0a:	2301      	movs	r3, #1
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3710      	adds	r7, #16
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	6039      	str	r1, [r7, #0]
 8007f1e:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	da0e      	bge.n	8007f46 <send_cmd+0x32>
		cmd &= 0x7F;
 8007f28:	79fb      	ldrb	r3, [r7, #7]
 8007f2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f2e:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8007f30:	2100      	movs	r1, #0
 8007f32:	2037      	movs	r0, #55	; 0x37
 8007f34:	f7ff ffee 	bl	8007f14 <send_cmd>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007f3c:	7bbb      	ldrb	r3, [r7, #14]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d901      	bls.n	8007f46 <send_cmd+0x32>
 8007f42:	7bbb      	ldrb	r3, [r7, #14]
 8007f44:	e051      	b.n	8007fea <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007f46:	79fb      	ldrb	r3, [r7, #7]
 8007f48:	2b0c      	cmp	r3, #12
 8007f4a:	d008      	beq.n	8007f5e <send_cmd+0x4a>
		despiselect();
 8007f4c:	f7ff ff61 	bl	8007e12 <despiselect>
		if (!spiselect()) return 0xFF;
 8007f50:	f7ff ff6c 	bl	8007e2c <spiselect>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d101      	bne.n	8007f5e <send_cmd+0x4a>
 8007f5a:	23ff      	movs	r3, #255	; 0xff
 8007f5c:	e045      	b.n	8007fea <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007f5e:	79fb      	ldrb	r3, [r7, #7]
 8007f60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7ff feea 	bl	8007d40 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	0e1b      	lsrs	r3, r3, #24
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	4618      	mov	r0, r3
 8007f74:	f7ff fee4 	bl	8007d40 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	0c1b      	lsrs	r3, r3, #16
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7ff fede 	bl	8007d40 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	0a1b      	lsrs	r3, r3, #8
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f7ff fed8 	bl	8007d40 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7ff fed3 	bl	8007d40 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007f9e:	79fb      	ldrb	r3, [r7, #7]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <send_cmd+0x94>
 8007fa4:	2395      	movs	r3, #149	; 0x95
 8007fa6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007fa8:	79fb      	ldrb	r3, [r7, #7]
 8007faa:	2b08      	cmp	r3, #8
 8007fac:	d101      	bne.n	8007fb2 <send_cmd+0x9e>
 8007fae:	2387      	movs	r3, #135	; 0x87
 8007fb0:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f7ff fec3 	bl	8007d40 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007fba:	79fb      	ldrb	r3, [r7, #7]
 8007fbc:	2b0c      	cmp	r3, #12
 8007fbe:	d102      	bne.n	8007fc6 <send_cmd+0xb2>
 8007fc0:	20ff      	movs	r0, #255	; 0xff
 8007fc2:	f7ff febd 	bl	8007d40 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007fc6:	230a      	movs	r3, #10
 8007fc8:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007fca:	20ff      	movs	r0, #255	; 0xff
 8007fcc:	f7ff feb8 	bl	8007d40 <xchg_spi>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8007fd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	da05      	bge.n	8007fe8 <send_cmd+0xd4>
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	73fb      	strb	r3, [r7, #15]
 8007fe2:	7bfb      	ldrb	r3, [r7, #15]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d1f0      	bne.n	8007fca <send_cmd+0xb6>

	return res;							/* Return received response */
 8007fe8:	7bbb      	ldrb	r3, [r7, #14]
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3710      	adds	r7, #16
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}
	...

08007ff4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007ff4:	b590      	push	{r4, r7, lr}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007ffe:	79fb      	ldrb	r3, [r7, #7]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d001      	beq.n	8008008 <USER_SPI_initialize+0x14>
 8008004:	2301      	movs	r3, #1
 8008006:	e0d6      	b.n	80081b6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008008:	4b6d      	ldr	r3, [pc, #436]	; (80081c0 <USER_SPI_initialize+0x1cc>)
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	b2db      	uxtb	r3, r3
 800800e:	f003 0302 	and.w	r3, r3, #2
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <USER_SPI_initialize+0x2a>
 8008016:	4b6a      	ldr	r3, [pc, #424]	; (80081c0 <USER_SPI_initialize+0x1cc>)
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	b2db      	uxtb	r3, r3
 800801c:	e0cb      	b.n	80081b6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800801e:	4b69      	ldr	r3, [pc, #420]	; (80081c4 <USER_SPI_initialize+0x1d0>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008028:	4b66      	ldr	r3, [pc, #408]	; (80081c4 <USER_SPI_initialize+0x1d0>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8008030:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008032:	230a      	movs	r3, #10
 8008034:	73fb      	strb	r3, [r7, #15]
 8008036:	e005      	b.n	8008044 <USER_SPI_initialize+0x50>
 8008038:	20ff      	movs	r0, #255	; 0xff
 800803a:	f7ff fe81 	bl	8007d40 <xchg_spi>
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	3b01      	subs	r3, #1
 8008042:	73fb      	strb	r3, [r7, #15]
 8008044:	7bfb      	ldrb	r3, [r7, #15]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1f6      	bne.n	8008038 <USER_SPI_initialize+0x44>

	ty = 0;
 800804a:	2300      	movs	r3, #0
 800804c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800804e:	2100      	movs	r1, #0
 8008050:	2000      	movs	r0, #0
 8008052:	f7ff ff5f 	bl	8007f14 <send_cmd>
 8008056:	4603      	mov	r3, r0
 8008058:	2b01      	cmp	r3, #1
 800805a:	f040 808b 	bne.w	8008174 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800805e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008062:	f7ff fe43 	bl	8007cec <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008066:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800806a:	2008      	movs	r0, #8
 800806c:	f7ff ff52 	bl	8007f14 <send_cmd>
 8008070:	4603      	mov	r3, r0
 8008072:	2b01      	cmp	r3, #1
 8008074:	d151      	bne.n	800811a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008076:	2300      	movs	r3, #0
 8008078:	73fb      	strb	r3, [r7, #15]
 800807a:	e00d      	b.n	8008098 <USER_SPI_initialize+0xa4>
 800807c:	7bfc      	ldrb	r4, [r7, #15]
 800807e:	20ff      	movs	r0, #255	; 0xff
 8008080:	f7ff fe5e 	bl	8007d40 <xchg_spi>
 8008084:	4603      	mov	r3, r0
 8008086:	461a      	mov	r2, r3
 8008088:	f104 0310 	add.w	r3, r4, #16
 800808c:	443b      	add	r3, r7
 800808e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008092:	7bfb      	ldrb	r3, [r7, #15]
 8008094:	3301      	adds	r3, #1
 8008096:	73fb      	strb	r3, [r7, #15]
 8008098:	7bfb      	ldrb	r3, [r7, #15]
 800809a:	2b03      	cmp	r3, #3
 800809c:	d9ee      	bls.n	800807c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800809e:	7abb      	ldrb	r3, [r7, #10]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d167      	bne.n	8008174 <USER_SPI_initialize+0x180>
 80080a4:	7afb      	ldrb	r3, [r7, #11]
 80080a6:	2baa      	cmp	r3, #170	; 0xaa
 80080a8:	d164      	bne.n	8008174 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80080aa:	bf00      	nop
 80080ac:	f7ff fe32 	bl	8007d14 <SPI_Timer_Status>
 80080b0:	4603      	mov	r3, r0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d007      	beq.n	80080c6 <USER_SPI_initialize+0xd2>
 80080b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80080ba:	20a9      	movs	r0, #169	; 0xa9
 80080bc:	f7ff ff2a 	bl	8007f14 <send_cmd>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1f2      	bne.n	80080ac <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80080c6:	f7ff fe25 	bl	8007d14 <SPI_Timer_Status>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d051      	beq.n	8008174 <USER_SPI_initialize+0x180>
 80080d0:	2100      	movs	r1, #0
 80080d2:	203a      	movs	r0, #58	; 0x3a
 80080d4:	f7ff ff1e 	bl	8007f14 <send_cmd>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d14a      	bne.n	8008174 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80080de:	2300      	movs	r3, #0
 80080e0:	73fb      	strb	r3, [r7, #15]
 80080e2:	e00d      	b.n	8008100 <USER_SPI_initialize+0x10c>
 80080e4:	7bfc      	ldrb	r4, [r7, #15]
 80080e6:	20ff      	movs	r0, #255	; 0xff
 80080e8:	f7ff fe2a 	bl	8007d40 <xchg_spi>
 80080ec:	4603      	mov	r3, r0
 80080ee:	461a      	mov	r2, r3
 80080f0:	f104 0310 	add.w	r3, r4, #16
 80080f4:	443b      	add	r3, r7
 80080f6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80080fa:	7bfb      	ldrb	r3, [r7, #15]
 80080fc:	3301      	adds	r3, #1
 80080fe:	73fb      	strb	r3, [r7, #15]
 8008100:	7bfb      	ldrb	r3, [r7, #15]
 8008102:	2b03      	cmp	r3, #3
 8008104:	d9ee      	bls.n	80080e4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008106:	7a3b      	ldrb	r3, [r7, #8]
 8008108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800810c:	2b00      	cmp	r3, #0
 800810e:	d001      	beq.n	8008114 <USER_SPI_initialize+0x120>
 8008110:	230c      	movs	r3, #12
 8008112:	e000      	b.n	8008116 <USER_SPI_initialize+0x122>
 8008114:	2304      	movs	r3, #4
 8008116:	737b      	strb	r3, [r7, #13]
 8008118:	e02c      	b.n	8008174 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800811a:	2100      	movs	r1, #0
 800811c:	20a9      	movs	r0, #169	; 0xa9
 800811e:	f7ff fef9 	bl	8007f14 <send_cmd>
 8008122:	4603      	mov	r3, r0
 8008124:	2b01      	cmp	r3, #1
 8008126:	d804      	bhi.n	8008132 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008128:	2302      	movs	r3, #2
 800812a:	737b      	strb	r3, [r7, #13]
 800812c:	23a9      	movs	r3, #169	; 0xa9
 800812e:	73bb      	strb	r3, [r7, #14]
 8008130:	e003      	b.n	800813a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008132:	2301      	movs	r3, #1
 8008134:	737b      	strb	r3, [r7, #13]
 8008136:	2301      	movs	r3, #1
 8008138:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800813a:	bf00      	nop
 800813c:	f7ff fdea 	bl	8007d14 <SPI_Timer_Status>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d007      	beq.n	8008156 <USER_SPI_initialize+0x162>
 8008146:	7bbb      	ldrb	r3, [r7, #14]
 8008148:	2100      	movs	r1, #0
 800814a:	4618      	mov	r0, r3
 800814c:	f7ff fee2 	bl	8007f14 <send_cmd>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1f2      	bne.n	800813c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008156:	f7ff fddd 	bl	8007d14 <SPI_Timer_Status>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	d007      	beq.n	8008170 <USER_SPI_initialize+0x17c>
 8008160:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008164:	2010      	movs	r0, #16
 8008166:	f7ff fed5 	bl	8007f14 <send_cmd>
 800816a:	4603      	mov	r3, r0
 800816c:	2b00      	cmp	r3, #0
 800816e:	d001      	beq.n	8008174 <USER_SPI_initialize+0x180>
				ty = 0;
 8008170:	2300      	movs	r3, #0
 8008172:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008174:	4a14      	ldr	r2, [pc, #80]	; (80081c8 <USER_SPI_initialize+0x1d4>)
 8008176:	7b7b      	ldrb	r3, [r7, #13]
 8008178:	7013      	strb	r3, [r2, #0]
	despiselect();
 800817a:	f7ff fe4a 	bl	8007e12 <despiselect>

	if (ty) {			/* OK */
 800817e:	7b7b      	ldrb	r3, [r7, #13]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d012      	beq.n	80081aa <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008184:	4b0f      	ldr	r3, [pc, #60]	; (80081c4 <USER_SPI_initialize+0x1d0>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800818e:	4b0d      	ldr	r3, [pc, #52]	; (80081c4 <USER_SPI_initialize+0x1d0>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f042 0210 	orr.w	r2, r2, #16
 8008196:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008198:	4b09      	ldr	r3, [pc, #36]	; (80081c0 <USER_SPI_initialize+0x1cc>)
 800819a:	781b      	ldrb	r3, [r3, #0]
 800819c:	b2db      	uxtb	r3, r3
 800819e:	f023 0301 	bic.w	r3, r3, #1
 80081a2:	b2da      	uxtb	r2, r3
 80081a4:	4b06      	ldr	r3, [pc, #24]	; (80081c0 <USER_SPI_initialize+0x1cc>)
 80081a6:	701a      	strb	r2, [r3, #0]
 80081a8:	e002      	b.n	80081b0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80081aa:	4b05      	ldr	r3, [pc, #20]	; (80081c0 <USER_SPI_initialize+0x1cc>)
 80081ac:	2201      	movs	r2, #1
 80081ae:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80081b0:	4b03      	ldr	r3, [pc, #12]	; (80081c0 <USER_SPI_initialize+0x1cc>)
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	b2db      	uxtb	r3, r3
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3714      	adds	r7, #20
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd90      	pop	{r4, r7, pc}
 80081be:	bf00      	nop
 80081c0:	20000044 	.word	0x20000044
 80081c4:	20000798 	.word	0x20000798
 80081c8:	20000ef8 	.word	0x20000ef8

080081cc <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	4603      	mov	r3, r0
 80081d4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80081d6:	79fb      	ldrb	r3, [r7, #7]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d001      	beq.n	80081e0 <USER_SPI_status+0x14>
 80081dc:	2301      	movs	r3, #1
 80081de:	e002      	b.n	80081e6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80081e0:	4b04      	ldr	r3, [pc, #16]	; (80081f4 <USER_SPI_status+0x28>)
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	b2db      	uxtb	r3, r3
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	370c      	adds	r7, #12
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr
 80081f2:	bf00      	nop
 80081f4:	20000044 	.word	0x20000044

080081f8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b084      	sub	sp, #16
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60b9      	str	r1, [r7, #8]
 8008200:	607a      	str	r2, [r7, #4]
 8008202:	603b      	str	r3, [r7, #0]
 8008204:	4603      	mov	r3, r0
 8008206:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008208:	7bfb      	ldrb	r3, [r7, #15]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d102      	bne.n	8008214 <USER_SPI_read+0x1c>
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d101      	bne.n	8008218 <USER_SPI_read+0x20>
 8008214:	2304      	movs	r3, #4
 8008216:	e04d      	b.n	80082b4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008218:	4b28      	ldr	r3, [pc, #160]	; (80082bc <USER_SPI_read+0xc4>)
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	b2db      	uxtb	r3, r3
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <USER_SPI_read+0x32>
 8008226:	2303      	movs	r3, #3
 8008228:	e044      	b.n	80082b4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800822a:	4b25      	ldr	r3, [pc, #148]	; (80082c0 <USER_SPI_read+0xc8>)
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	f003 0308 	and.w	r3, r3, #8
 8008232:	2b00      	cmp	r3, #0
 8008234:	d102      	bne.n	800823c <USER_SPI_read+0x44>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	025b      	lsls	r3, r3, #9
 800823a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	2b01      	cmp	r3, #1
 8008240:	d111      	bne.n	8008266 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008242:	6879      	ldr	r1, [r7, #4]
 8008244:	2011      	movs	r0, #17
 8008246:	f7ff fe65 	bl	8007f14 <send_cmd>
 800824a:	4603      	mov	r3, r0
 800824c:	2b00      	cmp	r3, #0
 800824e:	d129      	bne.n	80082a4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8008250:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008254:	68b8      	ldr	r0, [r7, #8]
 8008256:	f7ff fe02 	bl	8007e5e <rcvr_datablock>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d021      	beq.n	80082a4 <USER_SPI_read+0xac>
			count = 0;
 8008260:	2300      	movs	r3, #0
 8008262:	603b      	str	r3, [r7, #0]
 8008264:	e01e      	b.n	80082a4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008266:	6879      	ldr	r1, [r7, #4]
 8008268:	2012      	movs	r0, #18
 800826a:	f7ff fe53 	bl	8007f14 <send_cmd>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d117      	bne.n	80082a4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008278:	68b8      	ldr	r0, [r7, #8]
 800827a:	f7ff fdf0 	bl	8007e5e <rcvr_datablock>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d00a      	beq.n	800829a <USER_SPI_read+0xa2>
				buff += 512;
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800828a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	3b01      	subs	r3, #1
 8008290:	603b      	str	r3, [r7, #0]
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d1ed      	bne.n	8008274 <USER_SPI_read+0x7c>
 8008298:	e000      	b.n	800829c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800829a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800829c:	2100      	movs	r1, #0
 800829e:	200c      	movs	r0, #12
 80082a0:	f7ff fe38 	bl	8007f14 <send_cmd>
		}
	}
	despiselect();
 80082a4:	f7ff fdb5 	bl	8007e12 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	bf14      	ite	ne
 80082ae:	2301      	movne	r3, #1
 80082b0:	2300      	moveq	r3, #0
 80082b2:	b2db      	uxtb	r3, r3
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3710      	adds	r7, #16
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}
 80082bc:	20000044 	.word	0x20000044
 80082c0:	20000ef8 	.word	0x20000ef8

080082c4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60b9      	str	r1, [r7, #8]
 80082cc:	607a      	str	r2, [r7, #4]
 80082ce:	603b      	str	r3, [r7, #0]
 80082d0:	4603      	mov	r3, r0
 80082d2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80082d4:	7bfb      	ldrb	r3, [r7, #15]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d102      	bne.n	80082e0 <USER_SPI_write+0x1c>
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d101      	bne.n	80082e4 <USER_SPI_write+0x20>
 80082e0:	2304      	movs	r3, #4
 80082e2:	e063      	b.n	80083ac <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80082e4:	4b33      	ldr	r3, [pc, #204]	; (80083b4 <USER_SPI_write+0xf0>)
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	f003 0301 	and.w	r3, r3, #1
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d001      	beq.n	80082f6 <USER_SPI_write+0x32>
 80082f2:	2303      	movs	r3, #3
 80082f4:	e05a      	b.n	80083ac <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80082f6:	4b2f      	ldr	r3, [pc, #188]	; (80083b4 <USER_SPI_write+0xf0>)
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	f003 0304 	and.w	r3, r3, #4
 8008300:	2b00      	cmp	r3, #0
 8008302:	d001      	beq.n	8008308 <USER_SPI_write+0x44>
 8008304:	2302      	movs	r3, #2
 8008306:	e051      	b.n	80083ac <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008308:	4b2b      	ldr	r3, [pc, #172]	; (80083b8 <USER_SPI_write+0xf4>)
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	f003 0308 	and.w	r3, r3, #8
 8008310:	2b00      	cmp	r3, #0
 8008312:	d102      	bne.n	800831a <USER_SPI_write+0x56>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	025b      	lsls	r3, r3, #9
 8008318:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d110      	bne.n	8008342 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008320:	6879      	ldr	r1, [r7, #4]
 8008322:	2018      	movs	r0, #24
 8008324:	f7ff fdf6 	bl	8007f14 <send_cmd>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d136      	bne.n	800839c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800832e:	21fe      	movs	r1, #254	; 0xfe
 8008330:	68b8      	ldr	r0, [r7, #8]
 8008332:	f7ff fdbd 	bl	8007eb0 <xmit_datablock>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d02f      	beq.n	800839c <USER_SPI_write+0xd8>
			count = 0;
 800833c:	2300      	movs	r3, #0
 800833e:	603b      	str	r3, [r7, #0]
 8008340:	e02c      	b.n	800839c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008342:	4b1d      	ldr	r3, [pc, #116]	; (80083b8 <USER_SPI_write+0xf4>)
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	f003 0306 	and.w	r3, r3, #6
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <USER_SPI_write+0x92>
 800834e:	6839      	ldr	r1, [r7, #0]
 8008350:	2097      	movs	r0, #151	; 0x97
 8008352:	f7ff fddf 	bl	8007f14 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008356:	6879      	ldr	r1, [r7, #4]
 8008358:	2019      	movs	r0, #25
 800835a:	f7ff fddb 	bl	8007f14 <send_cmd>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d11b      	bne.n	800839c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008364:	21fc      	movs	r1, #252	; 0xfc
 8008366:	68b8      	ldr	r0, [r7, #8]
 8008368:	f7ff fda2 	bl	8007eb0 <xmit_datablock>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00a      	beq.n	8008388 <USER_SPI_write+0xc4>
				buff += 512;
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008378:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	3b01      	subs	r3, #1
 800837e:	603b      	str	r3, [r7, #0]
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1ee      	bne.n	8008364 <USER_SPI_write+0xa0>
 8008386:	e000      	b.n	800838a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008388:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800838a:	21fd      	movs	r1, #253	; 0xfd
 800838c:	2000      	movs	r0, #0
 800838e:	f7ff fd8f 	bl	8007eb0 <xmit_datablock>
 8008392:	4603      	mov	r3, r0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d101      	bne.n	800839c <USER_SPI_write+0xd8>
 8008398:	2301      	movs	r3, #1
 800839a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800839c:	f7ff fd39 	bl	8007e12 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	bf14      	ite	ne
 80083a6:	2301      	movne	r3, #1
 80083a8:	2300      	moveq	r3, #0
 80083aa:	b2db      	uxtb	r3, r3
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3710      	adds	r7, #16
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}
 80083b4:	20000044 	.word	0x20000044
 80083b8:	20000ef8 	.word	0x20000ef8

080083bc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08c      	sub	sp, #48	; 0x30
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	4603      	mov	r3, r0
 80083c4:	603a      	str	r2, [r7, #0]
 80083c6:	71fb      	strb	r3, [r7, #7]
 80083c8:	460b      	mov	r3, r1
 80083ca:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80083cc:	79fb      	ldrb	r3, [r7, #7]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d001      	beq.n	80083d6 <USER_SPI_ioctl+0x1a>
 80083d2:	2304      	movs	r3, #4
 80083d4:	e15a      	b.n	800868c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80083d6:	4baf      	ldr	r3, [pc, #700]	; (8008694 <USER_SPI_ioctl+0x2d8>)
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <USER_SPI_ioctl+0x2c>
 80083e4:	2303      	movs	r3, #3
 80083e6:	e151      	b.n	800868c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80083ee:	79bb      	ldrb	r3, [r7, #6]
 80083f0:	2b04      	cmp	r3, #4
 80083f2:	f200 8136 	bhi.w	8008662 <USER_SPI_ioctl+0x2a6>
 80083f6:	a201      	add	r2, pc, #4	; (adr r2, 80083fc <USER_SPI_ioctl+0x40>)
 80083f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083fc:	08008411 	.word	0x08008411
 8008400:	08008425 	.word	0x08008425
 8008404:	08008663 	.word	0x08008663
 8008408:	080084d1 	.word	0x080084d1
 800840c:	080085c7 	.word	0x080085c7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008410:	f7ff fd0c 	bl	8007e2c <spiselect>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	f000 8127 	beq.w	800866a <USER_SPI_ioctl+0x2ae>
 800841c:	2300      	movs	r3, #0
 800841e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8008422:	e122      	b.n	800866a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8008424:	2100      	movs	r1, #0
 8008426:	2009      	movs	r0, #9
 8008428:	f7ff fd74 	bl	8007f14 <send_cmd>
 800842c:	4603      	mov	r3, r0
 800842e:	2b00      	cmp	r3, #0
 8008430:	f040 811d 	bne.w	800866e <USER_SPI_ioctl+0x2b2>
 8008434:	f107 030c 	add.w	r3, r7, #12
 8008438:	2110      	movs	r1, #16
 800843a:	4618      	mov	r0, r3
 800843c:	f7ff fd0f 	bl	8007e5e <rcvr_datablock>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 8113 	beq.w	800866e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008448:	7b3b      	ldrb	r3, [r7, #12]
 800844a:	099b      	lsrs	r3, r3, #6
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b01      	cmp	r3, #1
 8008450:	d111      	bne.n	8008476 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8008452:	7d7b      	ldrb	r3, [r7, #21]
 8008454:	461a      	mov	r2, r3
 8008456:	7d3b      	ldrb	r3, [r7, #20]
 8008458:	021b      	lsls	r3, r3, #8
 800845a:	4413      	add	r3, r2
 800845c:	461a      	mov	r2, r3
 800845e:	7cfb      	ldrb	r3, [r7, #19]
 8008460:	041b      	lsls	r3, r3, #16
 8008462:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8008466:	4413      	add	r3, r2
 8008468:	3301      	adds	r3, #1
 800846a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	029a      	lsls	r2, r3, #10
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	601a      	str	r2, [r3, #0]
 8008474:	e028      	b.n	80084c8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008476:	7c7b      	ldrb	r3, [r7, #17]
 8008478:	f003 030f 	and.w	r3, r3, #15
 800847c:	b2da      	uxtb	r2, r3
 800847e:	7dbb      	ldrb	r3, [r7, #22]
 8008480:	09db      	lsrs	r3, r3, #7
 8008482:	b2db      	uxtb	r3, r3
 8008484:	4413      	add	r3, r2
 8008486:	b2da      	uxtb	r2, r3
 8008488:	7d7b      	ldrb	r3, [r7, #21]
 800848a:	005b      	lsls	r3, r3, #1
 800848c:	b2db      	uxtb	r3, r3
 800848e:	f003 0306 	and.w	r3, r3, #6
 8008492:	b2db      	uxtb	r3, r3
 8008494:	4413      	add	r3, r2
 8008496:	b2db      	uxtb	r3, r3
 8008498:	3302      	adds	r3, #2
 800849a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800849e:	7d3b      	ldrb	r3, [r7, #20]
 80084a0:	099b      	lsrs	r3, r3, #6
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	461a      	mov	r2, r3
 80084a6:	7cfb      	ldrb	r3, [r7, #19]
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	441a      	add	r2, r3
 80084ac:	7cbb      	ldrb	r3, [r7, #18]
 80084ae:	029b      	lsls	r3, r3, #10
 80084b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80084b4:	4413      	add	r3, r2
 80084b6:	3301      	adds	r3, #1
 80084b8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80084ba:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80084be:	3b09      	subs	r3, #9
 80084c0:	69fa      	ldr	r2, [r7, #28]
 80084c2:	409a      	lsls	r2, r3
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80084c8:	2300      	movs	r3, #0
 80084ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80084ce:	e0ce      	b.n	800866e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80084d0:	4b71      	ldr	r3, [pc, #452]	; (8008698 <USER_SPI_ioctl+0x2dc>)
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	f003 0304 	and.w	r3, r3, #4
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d031      	beq.n	8008540 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80084dc:	2100      	movs	r1, #0
 80084de:	208d      	movs	r0, #141	; 0x8d
 80084e0:	f7ff fd18 	bl	8007f14 <send_cmd>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f040 80c3 	bne.w	8008672 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80084ec:	20ff      	movs	r0, #255	; 0xff
 80084ee:	f7ff fc27 	bl	8007d40 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80084f2:	f107 030c 	add.w	r3, r7, #12
 80084f6:	2110      	movs	r1, #16
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7ff fcb0 	bl	8007e5e <rcvr_datablock>
 80084fe:	4603      	mov	r3, r0
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 80b6 	beq.w	8008672 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008506:	2330      	movs	r3, #48	; 0x30
 8008508:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800850c:	e007      	b.n	800851e <USER_SPI_ioctl+0x162>
 800850e:	20ff      	movs	r0, #255	; 0xff
 8008510:	f7ff fc16 	bl	8007d40 <xchg_spi>
 8008514:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008518:	3b01      	subs	r3, #1
 800851a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800851e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008522:	2b00      	cmp	r3, #0
 8008524:	d1f3      	bne.n	800850e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008526:	7dbb      	ldrb	r3, [r7, #22]
 8008528:	091b      	lsrs	r3, r3, #4
 800852a:	b2db      	uxtb	r3, r3
 800852c:	461a      	mov	r2, r3
 800852e:	2310      	movs	r3, #16
 8008530:	fa03 f202 	lsl.w	r2, r3, r2
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008538:	2300      	movs	r3, #0
 800853a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800853e:	e098      	b.n	8008672 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008540:	2100      	movs	r1, #0
 8008542:	2009      	movs	r0, #9
 8008544:	f7ff fce6 	bl	8007f14 <send_cmd>
 8008548:	4603      	mov	r3, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	f040 8091 	bne.w	8008672 <USER_SPI_ioctl+0x2b6>
 8008550:	f107 030c 	add.w	r3, r7, #12
 8008554:	2110      	movs	r1, #16
 8008556:	4618      	mov	r0, r3
 8008558:	f7ff fc81 	bl	8007e5e <rcvr_datablock>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	f000 8087 	beq.w	8008672 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008564:	4b4c      	ldr	r3, [pc, #304]	; (8008698 <USER_SPI_ioctl+0x2dc>)
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	f003 0302 	and.w	r3, r3, #2
 800856c:	2b00      	cmp	r3, #0
 800856e:	d012      	beq.n	8008596 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008570:	7dbb      	ldrb	r3, [r7, #22]
 8008572:	005b      	lsls	r3, r3, #1
 8008574:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8008578:	7dfa      	ldrb	r2, [r7, #23]
 800857a:	09d2      	lsrs	r2, r2, #7
 800857c:	b2d2      	uxtb	r2, r2
 800857e:	4413      	add	r3, r2
 8008580:	1c5a      	adds	r2, r3, #1
 8008582:	7e7b      	ldrb	r3, [r7, #25]
 8008584:	099b      	lsrs	r3, r3, #6
 8008586:	b2db      	uxtb	r3, r3
 8008588:	3b01      	subs	r3, #1
 800858a:	fa02 f303 	lsl.w	r3, r2, r3
 800858e:	461a      	mov	r2, r3
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	e013      	b.n	80085be <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008596:	7dbb      	ldrb	r3, [r7, #22]
 8008598:	109b      	asrs	r3, r3, #2
 800859a:	b29b      	uxth	r3, r3
 800859c:	f003 031f 	and.w	r3, r3, #31
 80085a0:	3301      	adds	r3, #1
 80085a2:	7dfa      	ldrb	r2, [r7, #23]
 80085a4:	00d2      	lsls	r2, r2, #3
 80085a6:	f002 0218 	and.w	r2, r2, #24
 80085aa:	7df9      	ldrb	r1, [r7, #23]
 80085ac:	0949      	lsrs	r1, r1, #5
 80085ae:	b2c9      	uxtb	r1, r1
 80085b0:	440a      	add	r2, r1
 80085b2:	3201      	adds	r2, #1
 80085b4:	fb02 f303 	mul.w	r3, r2, r3
 80085b8:	461a      	mov	r2, r3
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80085be:	2300      	movs	r3, #0
 80085c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80085c4:	e055      	b.n	8008672 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80085c6:	4b34      	ldr	r3, [pc, #208]	; (8008698 <USER_SPI_ioctl+0x2dc>)
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	f003 0306 	and.w	r3, r3, #6
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d051      	beq.n	8008676 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80085d2:	f107 020c 	add.w	r2, r7, #12
 80085d6:	79fb      	ldrb	r3, [r7, #7]
 80085d8:	210b      	movs	r1, #11
 80085da:	4618      	mov	r0, r3
 80085dc:	f7ff feee 	bl	80083bc <USER_SPI_ioctl>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d149      	bne.n	800867a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80085e6:	7b3b      	ldrb	r3, [r7, #12]
 80085e8:	099b      	lsrs	r3, r3, #6
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d104      	bne.n	80085fa <USER_SPI_ioctl+0x23e>
 80085f0:	7dbb      	ldrb	r3, [r7, #22]
 80085f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d041      	beq.n	800867e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	623b      	str	r3, [r7, #32]
 80085fe:	6a3b      	ldr	r3, [r7, #32]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	62bb      	str	r3, [r7, #40]	; 0x28
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800860a:	4b23      	ldr	r3, [pc, #140]	; (8008698 <USER_SPI_ioctl+0x2dc>)
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	f003 0308 	and.w	r3, r3, #8
 8008612:	2b00      	cmp	r3, #0
 8008614:	d105      	bne.n	8008622 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008618:	025b      	lsls	r3, r3, #9
 800861a:	62bb      	str	r3, [r7, #40]	; 0x28
 800861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861e:	025b      	lsls	r3, r3, #9
 8008620:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008622:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008624:	2020      	movs	r0, #32
 8008626:	f7ff fc75 	bl	8007f14 <send_cmd>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d128      	bne.n	8008682 <USER_SPI_ioctl+0x2c6>
 8008630:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008632:	2021      	movs	r0, #33	; 0x21
 8008634:	f7ff fc6e 	bl	8007f14 <send_cmd>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d121      	bne.n	8008682 <USER_SPI_ioctl+0x2c6>
 800863e:	2100      	movs	r1, #0
 8008640:	2026      	movs	r0, #38	; 0x26
 8008642:	f7ff fc67 	bl	8007f14 <send_cmd>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d11a      	bne.n	8008682 <USER_SPI_ioctl+0x2c6>
 800864c:	f247 5030 	movw	r0, #30000	; 0x7530
 8008650:	f7ff fbbc 	bl	8007dcc <wait_ready>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d013      	beq.n	8008682 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800865a:	2300      	movs	r3, #0
 800865c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8008660:	e00f      	b.n	8008682 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008662:	2304      	movs	r3, #4
 8008664:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008668:	e00c      	b.n	8008684 <USER_SPI_ioctl+0x2c8>
		break;
 800866a:	bf00      	nop
 800866c:	e00a      	b.n	8008684 <USER_SPI_ioctl+0x2c8>
		break;
 800866e:	bf00      	nop
 8008670:	e008      	b.n	8008684 <USER_SPI_ioctl+0x2c8>
		break;
 8008672:	bf00      	nop
 8008674:	e006      	b.n	8008684 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008676:	bf00      	nop
 8008678:	e004      	b.n	8008684 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800867a:	bf00      	nop
 800867c:	e002      	b.n	8008684 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800867e:	bf00      	nop
 8008680:	e000      	b.n	8008684 <USER_SPI_ioctl+0x2c8>
		break;
 8008682:	bf00      	nop
	}

	despiselect();
 8008684:	f7ff fbc5 	bl	8007e12 <despiselect>

	return res;
 8008688:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800868c:	4618      	mov	r0, r3
 800868e:	3730      	adds	r7, #48	; 0x30
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}
 8008694:	20000044 	.word	0x20000044
 8008698:	20000ef8 	.word	0x20000ef8

0800869c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800869c:	b480      	push	{r7}
 800869e:	b087      	sub	sp, #28
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	4613      	mov	r3, r2
 80086a8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80086aa:	2301      	movs	r3, #1
 80086ac:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80086ae:	2300      	movs	r3, #0
 80086b0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80086b2:	4b1f      	ldr	r3, [pc, #124]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086b4:	7a5b      	ldrb	r3, [r3, #9]
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d131      	bne.n	8008720 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80086bc:	4b1c      	ldr	r3, [pc, #112]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086be:	7a5b      	ldrb	r3, [r3, #9]
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	461a      	mov	r2, r3
 80086c4:	4b1a      	ldr	r3, [pc, #104]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086c6:	2100      	movs	r1, #0
 80086c8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80086ca:	4b19      	ldr	r3, [pc, #100]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086cc:	7a5b      	ldrb	r3, [r3, #9]
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	4a17      	ldr	r2, [pc, #92]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	4413      	add	r3, r2
 80086d6:	68fa      	ldr	r2, [r7, #12]
 80086d8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80086da:	4b15      	ldr	r3, [pc, #84]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086dc:	7a5b      	ldrb	r3, [r3, #9]
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	461a      	mov	r2, r3
 80086e2:	4b13      	ldr	r3, [pc, #76]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086e4:	4413      	add	r3, r2
 80086e6:	79fa      	ldrb	r2, [r7, #7]
 80086e8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80086ea:	4b11      	ldr	r3, [pc, #68]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086ec:	7a5b      	ldrb	r3, [r3, #9]
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	1c5a      	adds	r2, r3, #1
 80086f2:	b2d1      	uxtb	r1, r2
 80086f4:	4a0e      	ldr	r2, [pc, #56]	; (8008730 <FATFS_LinkDriverEx+0x94>)
 80086f6:	7251      	strb	r1, [r2, #9]
 80086f8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80086fa:	7dbb      	ldrb	r3, [r7, #22]
 80086fc:	3330      	adds	r3, #48	; 0x30
 80086fe:	b2da      	uxtb	r2, r3
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	3301      	adds	r3, #1
 8008708:	223a      	movs	r2, #58	; 0x3a
 800870a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	3302      	adds	r3, #2
 8008710:	222f      	movs	r2, #47	; 0x2f
 8008712:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	3303      	adds	r3, #3
 8008718:	2200      	movs	r2, #0
 800871a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800871c:	2300      	movs	r3, #0
 800871e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008720:	7dfb      	ldrb	r3, [r7, #23]
}
 8008722:	4618      	mov	r0, r3
 8008724:	371c      	adds	r7, #28
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop
 8008730:	20000f04 	.word	0x20000f04

08008734 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800873e:	2200      	movs	r2, #0
 8008740:	6839      	ldr	r1, [r7, #0]
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f7ff ffaa 	bl	800869c <FATFS_LinkDriverEx>
 8008748:	4603      	mov	r3, r0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3708      	adds	r7, #8
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <atof>:
 8008752:	2100      	movs	r1, #0
 8008754:	f000 be28 	b.w	80093a8 <strtod>

08008758 <__itoa>:
 8008758:	1e93      	subs	r3, r2, #2
 800875a:	2b22      	cmp	r3, #34	; 0x22
 800875c:	b510      	push	{r4, lr}
 800875e:	460c      	mov	r4, r1
 8008760:	d904      	bls.n	800876c <__itoa+0x14>
 8008762:	2300      	movs	r3, #0
 8008764:	700b      	strb	r3, [r1, #0]
 8008766:	461c      	mov	r4, r3
 8008768:	4620      	mov	r0, r4
 800876a:	bd10      	pop	{r4, pc}
 800876c:	2a0a      	cmp	r2, #10
 800876e:	d109      	bne.n	8008784 <__itoa+0x2c>
 8008770:	2800      	cmp	r0, #0
 8008772:	da07      	bge.n	8008784 <__itoa+0x2c>
 8008774:	232d      	movs	r3, #45	; 0x2d
 8008776:	700b      	strb	r3, [r1, #0]
 8008778:	4240      	negs	r0, r0
 800877a:	2101      	movs	r1, #1
 800877c:	4421      	add	r1, r4
 800877e:	f000 fe1f 	bl	80093c0 <__utoa>
 8008782:	e7f1      	b.n	8008768 <__itoa+0x10>
 8008784:	2100      	movs	r1, #0
 8008786:	e7f9      	b.n	800877c <__itoa+0x24>

08008788 <itoa>:
 8008788:	f7ff bfe6 	b.w	8008758 <__itoa>

0800878c <sulp>:
 800878c:	b570      	push	{r4, r5, r6, lr}
 800878e:	4604      	mov	r4, r0
 8008790:	460d      	mov	r5, r1
 8008792:	ec45 4b10 	vmov	d0, r4, r5
 8008796:	4616      	mov	r6, r2
 8008798:	f003 fb52 	bl	800be40 <__ulp>
 800879c:	ec51 0b10 	vmov	r0, r1, d0
 80087a0:	b17e      	cbz	r6, 80087c2 <sulp+0x36>
 80087a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80087a6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	dd09      	ble.n	80087c2 <sulp+0x36>
 80087ae:	051b      	lsls	r3, r3, #20
 80087b0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80087b4:	2400      	movs	r4, #0
 80087b6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80087ba:	4622      	mov	r2, r4
 80087bc:	462b      	mov	r3, r5
 80087be:	f7f7 ff2b 	bl	8000618 <__aeabi_dmul>
 80087c2:	bd70      	pop	{r4, r5, r6, pc}
 80087c4:	0000      	movs	r0, r0
	...

080087c8 <_strtod_l>:
 80087c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087cc:	ed2d 8b02 	vpush	{d8}
 80087d0:	b09b      	sub	sp, #108	; 0x6c
 80087d2:	4604      	mov	r4, r0
 80087d4:	9213      	str	r2, [sp, #76]	; 0x4c
 80087d6:	2200      	movs	r2, #0
 80087d8:	9216      	str	r2, [sp, #88]	; 0x58
 80087da:	460d      	mov	r5, r1
 80087dc:	f04f 0800 	mov.w	r8, #0
 80087e0:	f04f 0900 	mov.w	r9, #0
 80087e4:	460a      	mov	r2, r1
 80087e6:	9215      	str	r2, [sp, #84]	; 0x54
 80087e8:	7811      	ldrb	r1, [r2, #0]
 80087ea:	292b      	cmp	r1, #43	; 0x2b
 80087ec:	d04c      	beq.n	8008888 <_strtod_l+0xc0>
 80087ee:	d83a      	bhi.n	8008866 <_strtod_l+0x9e>
 80087f0:	290d      	cmp	r1, #13
 80087f2:	d834      	bhi.n	800885e <_strtod_l+0x96>
 80087f4:	2908      	cmp	r1, #8
 80087f6:	d834      	bhi.n	8008862 <_strtod_l+0x9a>
 80087f8:	2900      	cmp	r1, #0
 80087fa:	d03d      	beq.n	8008878 <_strtod_l+0xb0>
 80087fc:	2200      	movs	r2, #0
 80087fe:	920a      	str	r2, [sp, #40]	; 0x28
 8008800:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008802:	7832      	ldrb	r2, [r6, #0]
 8008804:	2a30      	cmp	r2, #48	; 0x30
 8008806:	f040 80b4 	bne.w	8008972 <_strtod_l+0x1aa>
 800880a:	7872      	ldrb	r2, [r6, #1]
 800880c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008810:	2a58      	cmp	r2, #88	; 0x58
 8008812:	d170      	bne.n	80088f6 <_strtod_l+0x12e>
 8008814:	9302      	str	r3, [sp, #8]
 8008816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008818:	9301      	str	r3, [sp, #4]
 800881a:	ab16      	add	r3, sp, #88	; 0x58
 800881c:	9300      	str	r3, [sp, #0]
 800881e:	4a8e      	ldr	r2, [pc, #568]	; (8008a58 <_strtod_l+0x290>)
 8008820:	ab17      	add	r3, sp, #92	; 0x5c
 8008822:	a915      	add	r1, sp, #84	; 0x54
 8008824:	4620      	mov	r0, r4
 8008826:	f002 fbe9 	bl	800affc <__gethex>
 800882a:	f010 070f 	ands.w	r7, r0, #15
 800882e:	4605      	mov	r5, r0
 8008830:	d005      	beq.n	800883e <_strtod_l+0x76>
 8008832:	2f06      	cmp	r7, #6
 8008834:	d12a      	bne.n	800888c <_strtod_l+0xc4>
 8008836:	3601      	adds	r6, #1
 8008838:	2300      	movs	r3, #0
 800883a:	9615      	str	r6, [sp, #84]	; 0x54
 800883c:	930a      	str	r3, [sp, #40]	; 0x28
 800883e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008840:	2b00      	cmp	r3, #0
 8008842:	f040 857f 	bne.w	8009344 <_strtod_l+0xb7c>
 8008846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008848:	b1db      	cbz	r3, 8008882 <_strtod_l+0xba>
 800884a:	4642      	mov	r2, r8
 800884c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008850:	ec43 2b10 	vmov	d0, r2, r3
 8008854:	b01b      	add	sp, #108	; 0x6c
 8008856:	ecbd 8b02 	vpop	{d8}
 800885a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800885e:	2920      	cmp	r1, #32
 8008860:	d1cc      	bne.n	80087fc <_strtod_l+0x34>
 8008862:	3201      	adds	r2, #1
 8008864:	e7bf      	b.n	80087e6 <_strtod_l+0x1e>
 8008866:	292d      	cmp	r1, #45	; 0x2d
 8008868:	d1c8      	bne.n	80087fc <_strtod_l+0x34>
 800886a:	2101      	movs	r1, #1
 800886c:	910a      	str	r1, [sp, #40]	; 0x28
 800886e:	1c51      	adds	r1, r2, #1
 8008870:	9115      	str	r1, [sp, #84]	; 0x54
 8008872:	7852      	ldrb	r2, [r2, #1]
 8008874:	2a00      	cmp	r2, #0
 8008876:	d1c3      	bne.n	8008800 <_strtod_l+0x38>
 8008878:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800887a:	9515      	str	r5, [sp, #84]	; 0x54
 800887c:	2b00      	cmp	r3, #0
 800887e:	f040 855f 	bne.w	8009340 <_strtod_l+0xb78>
 8008882:	4642      	mov	r2, r8
 8008884:	464b      	mov	r3, r9
 8008886:	e7e3      	b.n	8008850 <_strtod_l+0x88>
 8008888:	2100      	movs	r1, #0
 800888a:	e7ef      	b.n	800886c <_strtod_l+0xa4>
 800888c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800888e:	b13a      	cbz	r2, 80088a0 <_strtod_l+0xd8>
 8008890:	2135      	movs	r1, #53	; 0x35
 8008892:	a818      	add	r0, sp, #96	; 0x60
 8008894:	f003 fbd1 	bl	800c03a <__copybits>
 8008898:	9916      	ldr	r1, [sp, #88]	; 0x58
 800889a:	4620      	mov	r0, r4
 800889c:	f002 ffa4 	bl	800b7e8 <_Bfree>
 80088a0:	3f01      	subs	r7, #1
 80088a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80088a4:	2f04      	cmp	r7, #4
 80088a6:	d806      	bhi.n	80088b6 <_strtod_l+0xee>
 80088a8:	e8df f007 	tbb	[pc, r7]
 80088ac:	201d0314 	.word	0x201d0314
 80088b0:	14          	.byte	0x14
 80088b1:	00          	.byte	0x00
 80088b2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80088b6:	05e9      	lsls	r1, r5, #23
 80088b8:	bf48      	it	mi
 80088ba:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80088be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80088c2:	0d1b      	lsrs	r3, r3, #20
 80088c4:	051b      	lsls	r3, r3, #20
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d1b9      	bne.n	800883e <_strtod_l+0x76>
 80088ca:	f001 fc07 	bl	800a0dc <__errno>
 80088ce:	2322      	movs	r3, #34	; 0x22
 80088d0:	6003      	str	r3, [r0, #0]
 80088d2:	e7b4      	b.n	800883e <_strtod_l+0x76>
 80088d4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80088d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80088dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80088e0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80088e4:	e7e7      	b.n	80088b6 <_strtod_l+0xee>
 80088e6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008a60 <_strtod_l+0x298>
 80088ea:	e7e4      	b.n	80088b6 <_strtod_l+0xee>
 80088ec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80088f0:	f04f 38ff 	mov.w	r8, #4294967295
 80088f4:	e7df      	b.n	80088b6 <_strtod_l+0xee>
 80088f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088f8:	1c5a      	adds	r2, r3, #1
 80088fa:	9215      	str	r2, [sp, #84]	; 0x54
 80088fc:	785b      	ldrb	r3, [r3, #1]
 80088fe:	2b30      	cmp	r3, #48	; 0x30
 8008900:	d0f9      	beq.n	80088f6 <_strtod_l+0x12e>
 8008902:	2b00      	cmp	r3, #0
 8008904:	d09b      	beq.n	800883e <_strtod_l+0x76>
 8008906:	2301      	movs	r3, #1
 8008908:	f04f 0a00 	mov.w	sl, #0
 800890c:	9304      	str	r3, [sp, #16]
 800890e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008910:	930b      	str	r3, [sp, #44]	; 0x2c
 8008912:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008916:	46d3      	mov	fp, sl
 8008918:	220a      	movs	r2, #10
 800891a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800891c:	7806      	ldrb	r6, [r0, #0]
 800891e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008922:	b2d9      	uxtb	r1, r3
 8008924:	2909      	cmp	r1, #9
 8008926:	d926      	bls.n	8008976 <_strtod_l+0x1ae>
 8008928:	494c      	ldr	r1, [pc, #304]	; (8008a5c <_strtod_l+0x294>)
 800892a:	2201      	movs	r2, #1
 800892c:	f001 fb0b 	bl	8009f46 <strncmp>
 8008930:	2800      	cmp	r0, #0
 8008932:	d030      	beq.n	8008996 <_strtod_l+0x1ce>
 8008934:	2000      	movs	r0, #0
 8008936:	4632      	mov	r2, r6
 8008938:	9005      	str	r0, [sp, #20]
 800893a:	465e      	mov	r6, fp
 800893c:	4603      	mov	r3, r0
 800893e:	2a65      	cmp	r2, #101	; 0x65
 8008940:	d001      	beq.n	8008946 <_strtod_l+0x17e>
 8008942:	2a45      	cmp	r2, #69	; 0x45
 8008944:	d113      	bne.n	800896e <_strtod_l+0x1a6>
 8008946:	b91e      	cbnz	r6, 8008950 <_strtod_l+0x188>
 8008948:	9a04      	ldr	r2, [sp, #16]
 800894a:	4302      	orrs	r2, r0
 800894c:	d094      	beq.n	8008878 <_strtod_l+0xb0>
 800894e:	2600      	movs	r6, #0
 8008950:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008952:	1c6a      	adds	r2, r5, #1
 8008954:	9215      	str	r2, [sp, #84]	; 0x54
 8008956:	786a      	ldrb	r2, [r5, #1]
 8008958:	2a2b      	cmp	r2, #43	; 0x2b
 800895a:	d074      	beq.n	8008a46 <_strtod_l+0x27e>
 800895c:	2a2d      	cmp	r2, #45	; 0x2d
 800895e:	d078      	beq.n	8008a52 <_strtod_l+0x28a>
 8008960:	f04f 0c00 	mov.w	ip, #0
 8008964:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008968:	2909      	cmp	r1, #9
 800896a:	d97f      	bls.n	8008a6c <_strtod_l+0x2a4>
 800896c:	9515      	str	r5, [sp, #84]	; 0x54
 800896e:	2700      	movs	r7, #0
 8008970:	e09e      	b.n	8008ab0 <_strtod_l+0x2e8>
 8008972:	2300      	movs	r3, #0
 8008974:	e7c8      	b.n	8008908 <_strtod_l+0x140>
 8008976:	f1bb 0f08 	cmp.w	fp, #8
 800897a:	bfd8      	it	le
 800897c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800897e:	f100 0001 	add.w	r0, r0, #1
 8008982:	bfda      	itte	le
 8008984:	fb02 3301 	mlale	r3, r2, r1, r3
 8008988:	9309      	strle	r3, [sp, #36]	; 0x24
 800898a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800898e:	f10b 0b01 	add.w	fp, fp, #1
 8008992:	9015      	str	r0, [sp, #84]	; 0x54
 8008994:	e7c1      	b.n	800891a <_strtod_l+0x152>
 8008996:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008998:	1c5a      	adds	r2, r3, #1
 800899a:	9215      	str	r2, [sp, #84]	; 0x54
 800899c:	785a      	ldrb	r2, [r3, #1]
 800899e:	f1bb 0f00 	cmp.w	fp, #0
 80089a2:	d037      	beq.n	8008a14 <_strtod_l+0x24c>
 80089a4:	9005      	str	r0, [sp, #20]
 80089a6:	465e      	mov	r6, fp
 80089a8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80089ac:	2b09      	cmp	r3, #9
 80089ae:	d912      	bls.n	80089d6 <_strtod_l+0x20e>
 80089b0:	2301      	movs	r3, #1
 80089b2:	e7c4      	b.n	800893e <_strtod_l+0x176>
 80089b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	9215      	str	r2, [sp, #84]	; 0x54
 80089ba:	785a      	ldrb	r2, [r3, #1]
 80089bc:	3001      	adds	r0, #1
 80089be:	2a30      	cmp	r2, #48	; 0x30
 80089c0:	d0f8      	beq.n	80089b4 <_strtod_l+0x1ec>
 80089c2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80089c6:	2b08      	cmp	r3, #8
 80089c8:	f200 84c1 	bhi.w	800934e <_strtod_l+0xb86>
 80089cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089ce:	9005      	str	r0, [sp, #20]
 80089d0:	2000      	movs	r0, #0
 80089d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80089d4:	4606      	mov	r6, r0
 80089d6:	3a30      	subs	r2, #48	; 0x30
 80089d8:	f100 0301 	add.w	r3, r0, #1
 80089dc:	d014      	beq.n	8008a08 <_strtod_l+0x240>
 80089de:	9905      	ldr	r1, [sp, #20]
 80089e0:	4419      	add	r1, r3
 80089e2:	9105      	str	r1, [sp, #20]
 80089e4:	4633      	mov	r3, r6
 80089e6:	eb00 0c06 	add.w	ip, r0, r6
 80089ea:	210a      	movs	r1, #10
 80089ec:	4563      	cmp	r3, ip
 80089ee:	d113      	bne.n	8008a18 <_strtod_l+0x250>
 80089f0:	1833      	adds	r3, r6, r0
 80089f2:	2b08      	cmp	r3, #8
 80089f4:	f106 0601 	add.w	r6, r6, #1
 80089f8:	4406      	add	r6, r0
 80089fa:	dc1a      	bgt.n	8008a32 <_strtod_l+0x26a>
 80089fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089fe:	230a      	movs	r3, #10
 8008a00:	fb03 2301 	mla	r3, r3, r1, r2
 8008a04:	9309      	str	r3, [sp, #36]	; 0x24
 8008a06:	2300      	movs	r3, #0
 8008a08:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a0a:	1c51      	adds	r1, r2, #1
 8008a0c:	9115      	str	r1, [sp, #84]	; 0x54
 8008a0e:	7852      	ldrb	r2, [r2, #1]
 8008a10:	4618      	mov	r0, r3
 8008a12:	e7c9      	b.n	80089a8 <_strtod_l+0x1e0>
 8008a14:	4658      	mov	r0, fp
 8008a16:	e7d2      	b.n	80089be <_strtod_l+0x1f6>
 8008a18:	2b08      	cmp	r3, #8
 8008a1a:	f103 0301 	add.w	r3, r3, #1
 8008a1e:	dc03      	bgt.n	8008a28 <_strtod_l+0x260>
 8008a20:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008a22:	434f      	muls	r7, r1
 8008a24:	9709      	str	r7, [sp, #36]	; 0x24
 8008a26:	e7e1      	b.n	80089ec <_strtod_l+0x224>
 8008a28:	2b10      	cmp	r3, #16
 8008a2a:	bfd8      	it	le
 8008a2c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008a30:	e7dc      	b.n	80089ec <_strtod_l+0x224>
 8008a32:	2e10      	cmp	r6, #16
 8008a34:	bfdc      	itt	le
 8008a36:	230a      	movle	r3, #10
 8008a38:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008a3c:	e7e3      	b.n	8008a06 <_strtod_l+0x23e>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	9305      	str	r3, [sp, #20]
 8008a42:	2301      	movs	r3, #1
 8008a44:	e780      	b.n	8008948 <_strtod_l+0x180>
 8008a46:	f04f 0c00 	mov.w	ip, #0
 8008a4a:	1caa      	adds	r2, r5, #2
 8008a4c:	9215      	str	r2, [sp, #84]	; 0x54
 8008a4e:	78aa      	ldrb	r2, [r5, #2]
 8008a50:	e788      	b.n	8008964 <_strtod_l+0x19c>
 8008a52:	f04f 0c01 	mov.w	ip, #1
 8008a56:	e7f8      	b.n	8008a4a <_strtod_l+0x282>
 8008a58:	0800f938 	.word	0x0800f938
 8008a5c:	0800f934 	.word	0x0800f934
 8008a60:	7ff00000 	.word	0x7ff00000
 8008a64:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a66:	1c51      	adds	r1, r2, #1
 8008a68:	9115      	str	r1, [sp, #84]	; 0x54
 8008a6a:	7852      	ldrb	r2, [r2, #1]
 8008a6c:	2a30      	cmp	r2, #48	; 0x30
 8008a6e:	d0f9      	beq.n	8008a64 <_strtod_l+0x29c>
 8008a70:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008a74:	2908      	cmp	r1, #8
 8008a76:	f63f af7a 	bhi.w	800896e <_strtod_l+0x1a6>
 8008a7a:	3a30      	subs	r2, #48	; 0x30
 8008a7c:	9208      	str	r2, [sp, #32]
 8008a7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a80:	920c      	str	r2, [sp, #48]	; 0x30
 8008a82:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a84:	1c57      	adds	r7, r2, #1
 8008a86:	9715      	str	r7, [sp, #84]	; 0x54
 8008a88:	7852      	ldrb	r2, [r2, #1]
 8008a8a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008a8e:	f1be 0f09 	cmp.w	lr, #9
 8008a92:	d938      	bls.n	8008b06 <_strtod_l+0x33e>
 8008a94:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008a96:	1a7f      	subs	r7, r7, r1
 8008a98:	2f08      	cmp	r7, #8
 8008a9a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008a9e:	dc03      	bgt.n	8008aa8 <_strtod_l+0x2e0>
 8008aa0:	9908      	ldr	r1, [sp, #32]
 8008aa2:	428f      	cmp	r7, r1
 8008aa4:	bfa8      	it	ge
 8008aa6:	460f      	movge	r7, r1
 8008aa8:	f1bc 0f00 	cmp.w	ip, #0
 8008aac:	d000      	beq.n	8008ab0 <_strtod_l+0x2e8>
 8008aae:	427f      	negs	r7, r7
 8008ab0:	2e00      	cmp	r6, #0
 8008ab2:	d14f      	bne.n	8008b54 <_strtod_l+0x38c>
 8008ab4:	9904      	ldr	r1, [sp, #16]
 8008ab6:	4301      	orrs	r1, r0
 8008ab8:	f47f aec1 	bne.w	800883e <_strtod_l+0x76>
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	f47f aedb 	bne.w	8008878 <_strtod_l+0xb0>
 8008ac2:	2a69      	cmp	r2, #105	; 0x69
 8008ac4:	d029      	beq.n	8008b1a <_strtod_l+0x352>
 8008ac6:	dc26      	bgt.n	8008b16 <_strtod_l+0x34e>
 8008ac8:	2a49      	cmp	r2, #73	; 0x49
 8008aca:	d026      	beq.n	8008b1a <_strtod_l+0x352>
 8008acc:	2a4e      	cmp	r2, #78	; 0x4e
 8008ace:	f47f aed3 	bne.w	8008878 <_strtod_l+0xb0>
 8008ad2:	499b      	ldr	r1, [pc, #620]	; (8008d40 <_strtod_l+0x578>)
 8008ad4:	a815      	add	r0, sp, #84	; 0x54
 8008ad6:	f002 fcd1 	bl	800b47c <__match>
 8008ada:	2800      	cmp	r0, #0
 8008adc:	f43f aecc 	beq.w	8008878 <_strtod_l+0xb0>
 8008ae0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	2b28      	cmp	r3, #40	; 0x28
 8008ae6:	d12f      	bne.n	8008b48 <_strtod_l+0x380>
 8008ae8:	4996      	ldr	r1, [pc, #600]	; (8008d44 <_strtod_l+0x57c>)
 8008aea:	aa18      	add	r2, sp, #96	; 0x60
 8008aec:	a815      	add	r0, sp, #84	; 0x54
 8008aee:	f002 fcd9 	bl	800b4a4 <__hexnan>
 8008af2:	2805      	cmp	r0, #5
 8008af4:	d128      	bne.n	8008b48 <_strtod_l+0x380>
 8008af6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008af8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008afc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008b00:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008b04:	e69b      	b.n	800883e <_strtod_l+0x76>
 8008b06:	9f08      	ldr	r7, [sp, #32]
 8008b08:	210a      	movs	r1, #10
 8008b0a:	fb01 2107 	mla	r1, r1, r7, r2
 8008b0e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008b12:	9208      	str	r2, [sp, #32]
 8008b14:	e7b5      	b.n	8008a82 <_strtod_l+0x2ba>
 8008b16:	2a6e      	cmp	r2, #110	; 0x6e
 8008b18:	e7d9      	b.n	8008ace <_strtod_l+0x306>
 8008b1a:	498b      	ldr	r1, [pc, #556]	; (8008d48 <_strtod_l+0x580>)
 8008b1c:	a815      	add	r0, sp, #84	; 0x54
 8008b1e:	f002 fcad 	bl	800b47c <__match>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	f43f aea8 	beq.w	8008878 <_strtod_l+0xb0>
 8008b28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b2a:	4988      	ldr	r1, [pc, #544]	; (8008d4c <_strtod_l+0x584>)
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	a815      	add	r0, sp, #84	; 0x54
 8008b30:	9315      	str	r3, [sp, #84]	; 0x54
 8008b32:	f002 fca3 	bl	800b47c <__match>
 8008b36:	b910      	cbnz	r0, 8008b3e <_strtod_l+0x376>
 8008b38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	9315      	str	r3, [sp, #84]	; 0x54
 8008b3e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008d5c <_strtod_l+0x594>
 8008b42:	f04f 0800 	mov.w	r8, #0
 8008b46:	e67a      	b.n	800883e <_strtod_l+0x76>
 8008b48:	4881      	ldr	r0, [pc, #516]	; (8008d50 <_strtod_l+0x588>)
 8008b4a:	f001 fb01 	bl	800a150 <nan>
 8008b4e:	ec59 8b10 	vmov	r8, r9, d0
 8008b52:	e674      	b.n	800883e <_strtod_l+0x76>
 8008b54:	9b05      	ldr	r3, [sp, #20]
 8008b56:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b58:	1afb      	subs	r3, r7, r3
 8008b5a:	f1bb 0f00 	cmp.w	fp, #0
 8008b5e:	bf08      	it	eq
 8008b60:	46b3      	moveq	fp, r6
 8008b62:	2e10      	cmp	r6, #16
 8008b64:	9308      	str	r3, [sp, #32]
 8008b66:	4635      	mov	r5, r6
 8008b68:	bfa8      	it	ge
 8008b6a:	2510      	movge	r5, #16
 8008b6c:	f7f7 fcda 	bl	8000524 <__aeabi_ui2d>
 8008b70:	2e09      	cmp	r6, #9
 8008b72:	4680      	mov	r8, r0
 8008b74:	4689      	mov	r9, r1
 8008b76:	dd13      	ble.n	8008ba0 <_strtod_l+0x3d8>
 8008b78:	4b76      	ldr	r3, [pc, #472]	; (8008d54 <_strtod_l+0x58c>)
 8008b7a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008b7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008b82:	f7f7 fd49 	bl	8000618 <__aeabi_dmul>
 8008b86:	4680      	mov	r8, r0
 8008b88:	4650      	mov	r0, sl
 8008b8a:	4689      	mov	r9, r1
 8008b8c:	f7f7 fcca 	bl	8000524 <__aeabi_ui2d>
 8008b90:	4602      	mov	r2, r0
 8008b92:	460b      	mov	r3, r1
 8008b94:	4640      	mov	r0, r8
 8008b96:	4649      	mov	r1, r9
 8008b98:	f7f7 fb88 	bl	80002ac <__adddf3>
 8008b9c:	4680      	mov	r8, r0
 8008b9e:	4689      	mov	r9, r1
 8008ba0:	2e0f      	cmp	r6, #15
 8008ba2:	dc38      	bgt.n	8008c16 <_strtod_l+0x44e>
 8008ba4:	9b08      	ldr	r3, [sp, #32]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	f43f ae49 	beq.w	800883e <_strtod_l+0x76>
 8008bac:	dd24      	ble.n	8008bf8 <_strtod_l+0x430>
 8008bae:	2b16      	cmp	r3, #22
 8008bb0:	dc0b      	bgt.n	8008bca <_strtod_l+0x402>
 8008bb2:	4968      	ldr	r1, [pc, #416]	; (8008d54 <_strtod_l+0x58c>)
 8008bb4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008bb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bbc:	4642      	mov	r2, r8
 8008bbe:	464b      	mov	r3, r9
 8008bc0:	f7f7 fd2a 	bl	8000618 <__aeabi_dmul>
 8008bc4:	4680      	mov	r8, r0
 8008bc6:	4689      	mov	r9, r1
 8008bc8:	e639      	b.n	800883e <_strtod_l+0x76>
 8008bca:	9a08      	ldr	r2, [sp, #32]
 8008bcc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	db20      	blt.n	8008c16 <_strtod_l+0x44e>
 8008bd4:	4c5f      	ldr	r4, [pc, #380]	; (8008d54 <_strtod_l+0x58c>)
 8008bd6:	f1c6 060f 	rsb	r6, r6, #15
 8008bda:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008bde:	4642      	mov	r2, r8
 8008be0:	464b      	mov	r3, r9
 8008be2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008be6:	f7f7 fd17 	bl	8000618 <__aeabi_dmul>
 8008bea:	9b08      	ldr	r3, [sp, #32]
 8008bec:	1b9e      	subs	r6, r3, r6
 8008bee:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008bf2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008bf6:	e7e3      	b.n	8008bc0 <_strtod_l+0x3f8>
 8008bf8:	9b08      	ldr	r3, [sp, #32]
 8008bfa:	3316      	adds	r3, #22
 8008bfc:	db0b      	blt.n	8008c16 <_strtod_l+0x44e>
 8008bfe:	9b05      	ldr	r3, [sp, #20]
 8008c00:	1bdf      	subs	r7, r3, r7
 8008c02:	4b54      	ldr	r3, [pc, #336]	; (8008d54 <_strtod_l+0x58c>)
 8008c04:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008c08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c0c:	4640      	mov	r0, r8
 8008c0e:	4649      	mov	r1, r9
 8008c10:	f7f7 fe2c 	bl	800086c <__aeabi_ddiv>
 8008c14:	e7d6      	b.n	8008bc4 <_strtod_l+0x3fc>
 8008c16:	9b08      	ldr	r3, [sp, #32]
 8008c18:	1b75      	subs	r5, r6, r5
 8008c1a:	441d      	add	r5, r3
 8008c1c:	2d00      	cmp	r5, #0
 8008c1e:	dd70      	ble.n	8008d02 <_strtod_l+0x53a>
 8008c20:	f015 030f 	ands.w	r3, r5, #15
 8008c24:	d00a      	beq.n	8008c3c <_strtod_l+0x474>
 8008c26:	494b      	ldr	r1, [pc, #300]	; (8008d54 <_strtod_l+0x58c>)
 8008c28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c2c:	4642      	mov	r2, r8
 8008c2e:	464b      	mov	r3, r9
 8008c30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c34:	f7f7 fcf0 	bl	8000618 <__aeabi_dmul>
 8008c38:	4680      	mov	r8, r0
 8008c3a:	4689      	mov	r9, r1
 8008c3c:	f035 050f 	bics.w	r5, r5, #15
 8008c40:	d04d      	beq.n	8008cde <_strtod_l+0x516>
 8008c42:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008c46:	dd22      	ble.n	8008c8e <_strtod_l+0x4c6>
 8008c48:	2500      	movs	r5, #0
 8008c4a:	46ab      	mov	fp, r5
 8008c4c:	9509      	str	r5, [sp, #36]	; 0x24
 8008c4e:	9505      	str	r5, [sp, #20]
 8008c50:	2322      	movs	r3, #34	; 0x22
 8008c52:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008d5c <_strtod_l+0x594>
 8008c56:	6023      	str	r3, [r4, #0]
 8008c58:	f04f 0800 	mov.w	r8, #0
 8008c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	f43f aded 	beq.w	800883e <_strtod_l+0x76>
 8008c64:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008c66:	4620      	mov	r0, r4
 8008c68:	f002 fdbe 	bl	800b7e8 <_Bfree>
 8008c6c:	9905      	ldr	r1, [sp, #20]
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f002 fdba 	bl	800b7e8 <_Bfree>
 8008c74:	4659      	mov	r1, fp
 8008c76:	4620      	mov	r0, r4
 8008c78:	f002 fdb6 	bl	800b7e8 <_Bfree>
 8008c7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c7e:	4620      	mov	r0, r4
 8008c80:	f002 fdb2 	bl	800b7e8 <_Bfree>
 8008c84:	4629      	mov	r1, r5
 8008c86:	4620      	mov	r0, r4
 8008c88:	f002 fdae 	bl	800b7e8 <_Bfree>
 8008c8c:	e5d7      	b.n	800883e <_strtod_l+0x76>
 8008c8e:	4b32      	ldr	r3, [pc, #200]	; (8008d58 <_strtod_l+0x590>)
 8008c90:	9304      	str	r3, [sp, #16]
 8008c92:	2300      	movs	r3, #0
 8008c94:	112d      	asrs	r5, r5, #4
 8008c96:	4640      	mov	r0, r8
 8008c98:	4649      	mov	r1, r9
 8008c9a:	469a      	mov	sl, r3
 8008c9c:	2d01      	cmp	r5, #1
 8008c9e:	dc21      	bgt.n	8008ce4 <_strtod_l+0x51c>
 8008ca0:	b10b      	cbz	r3, 8008ca6 <_strtod_l+0x4de>
 8008ca2:	4680      	mov	r8, r0
 8008ca4:	4689      	mov	r9, r1
 8008ca6:	492c      	ldr	r1, [pc, #176]	; (8008d58 <_strtod_l+0x590>)
 8008ca8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008cac:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008cb0:	4642      	mov	r2, r8
 8008cb2:	464b      	mov	r3, r9
 8008cb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cb8:	f7f7 fcae 	bl	8000618 <__aeabi_dmul>
 8008cbc:	4b27      	ldr	r3, [pc, #156]	; (8008d5c <_strtod_l+0x594>)
 8008cbe:	460a      	mov	r2, r1
 8008cc0:	400b      	ands	r3, r1
 8008cc2:	4927      	ldr	r1, [pc, #156]	; (8008d60 <_strtod_l+0x598>)
 8008cc4:	428b      	cmp	r3, r1
 8008cc6:	4680      	mov	r8, r0
 8008cc8:	d8be      	bhi.n	8008c48 <_strtod_l+0x480>
 8008cca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008cce:	428b      	cmp	r3, r1
 8008cd0:	bf86      	itte	hi
 8008cd2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8008d64 <_strtod_l+0x59c>
 8008cd6:	f04f 38ff 	movhi.w	r8, #4294967295
 8008cda:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008cde:	2300      	movs	r3, #0
 8008ce0:	9304      	str	r3, [sp, #16]
 8008ce2:	e07b      	b.n	8008ddc <_strtod_l+0x614>
 8008ce4:	07ea      	lsls	r2, r5, #31
 8008ce6:	d505      	bpl.n	8008cf4 <_strtod_l+0x52c>
 8008ce8:	9b04      	ldr	r3, [sp, #16]
 8008cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cee:	f7f7 fc93 	bl	8000618 <__aeabi_dmul>
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	9a04      	ldr	r2, [sp, #16]
 8008cf6:	3208      	adds	r2, #8
 8008cf8:	f10a 0a01 	add.w	sl, sl, #1
 8008cfc:	106d      	asrs	r5, r5, #1
 8008cfe:	9204      	str	r2, [sp, #16]
 8008d00:	e7cc      	b.n	8008c9c <_strtod_l+0x4d4>
 8008d02:	d0ec      	beq.n	8008cde <_strtod_l+0x516>
 8008d04:	426d      	negs	r5, r5
 8008d06:	f015 020f 	ands.w	r2, r5, #15
 8008d0a:	d00a      	beq.n	8008d22 <_strtod_l+0x55a>
 8008d0c:	4b11      	ldr	r3, [pc, #68]	; (8008d54 <_strtod_l+0x58c>)
 8008d0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d12:	4640      	mov	r0, r8
 8008d14:	4649      	mov	r1, r9
 8008d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1a:	f7f7 fda7 	bl	800086c <__aeabi_ddiv>
 8008d1e:	4680      	mov	r8, r0
 8008d20:	4689      	mov	r9, r1
 8008d22:	112d      	asrs	r5, r5, #4
 8008d24:	d0db      	beq.n	8008cde <_strtod_l+0x516>
 8008d26:	2d1f      	cmp	r5, #31
 8008d28:	dd1e      	ble.n	8008d68 <_strtod_l+0x5a0>
 8008d2a:	2500      	movs	r5, #0
 8008d2c:	46ab      	mov	fp, r5
 8008d2e:	9509      	str	r5, [sp, #36]	; 0x24
 8008d30:	9505      	str	r5, [sp, #20]
 8008d32:	2322      	movs	r3, #34	; 0x22
 8008d34:	f04f 0800 	mov.w	r8, #0
 8008d38:	f04f 0900 	mov.w	r9, #0
 8008d3c:	6023      	str	r3, [r4, #0]
 8008d3e:	e78d      	b.n	8008c5c <_strtod_l+0x494>
 8008d40:	0800f9ba 	.word	0x0800f9ba
 8008d44:	0800f94c 	.word	0x0800f94c
 8008d48:	0800f9b2 	.word	0x0800f9b2
 8008d4c:	0800fa99 	.word	0x0800fa99
 8008d50:	0800fa95 	.word	0x0800fa95
 8008d54:	0800fbf0 	.word	0x0800fbf0
 8008d58:	0800fbc8 	.word	0x0800fbc8
 8008d5c:	7ff00000 	.word	0x7ff00000
 8008d60:	7ca00000 	.word	0x7ca00000
 8008d64:	7fefffff 	.word	0x7fefffff
 8008d68:	f015 0310 	ands.w	r3, r5, #16
 8008d6c:	bf18      	it	ne
 8008d6e:	236a      	movne	r3, #106	; 0x6a
 8008d70:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8009114 <_strtod_l+0x94c>
 8008d74:	9304      	str	r3, [sp, #16]
 8008d76:	4640      	mov	r0, r8
 8008d78:	4649      	mov	r1, r9
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	07ea      	lsls	r2, r5, #31
 8008d7e:	d504      	bpl.n	8008d8a <_strtod_l+0x5c2>
 8008d80:	e9da 2300 	ldrd	r2, r3, [sl]
 8008d84:	f7f7 fc48 	bl	8000618 <__aeabi_dmul>
 8008d88:	2301      	movs	r3, #1
 8008d8a:	106d      	asrs	r5, r5, #1
 8008d8c:	f10a 0a08 	add.w	sl, sl, #8
 8008d90:	d1f4      	bne.n	8008d7c <_strtod_l+0x5b4>
 8008d92:	b10b      	cbz	r3, 8008d98 <_strtod_l+0x5d0>
 8008d94:	4680      	mov	r8, r0
 8008d96:	4689      	mov	r9, r1
 8008d98:	9b04      	ldr	r3, [sp, #16]
 8008d9a:	b1bb      	cbz	r3, 8008dcc <_strtod_l+0x604>
 8008d9c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008da0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	4649      	mov	r1, r9
 8008da8:	dd10      	ble.n	8008dcc <_strtod_l+0x604>
 8008daa:	2b1f      	cmp	r3, #31
 8008dac:	f340 811e 	ble.w	8008fec <_strtod_l+0x824>
 8008db0:	2b34      	cmp	r3, #52	; 0x34
 8008db2:	bfde      	ittt	le
 8008db4:	f04f 33ff 	movle.w	r3, #4294967295
 8008db8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008dbc:	4093      	lslle	r3, r2
 8008dbe:	f04f 0800 	mov.w	r8, #0
 8008dc2:	bfcc      	ite	gt
 8008dc4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008dc8:	ea03 0901 	andle.w	r9, r3, r1
 8008dcc:	2200      	movs	r2, #0
 8008dce:	2300      	movs	r3, #0
 8008dd0:	4640      	mov	r0, r8
 8008dd2:	4649      	mov	r1, r9
 8008dd4:	f7f7 fe88 	bl	8000ae8 <__aeabi_dcmpeq>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	d1a6      	bne.n	8008d2a <_strtod_l+0x562>
 8008ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008de2:	4633      	mov	r3, r6
 8008de4:	465a      	mov	r2, fp
 8008de6:	4620      	mov	r0, r4
 8008de8:	f002 fd66 	bl	800b8b8 <__s2b>
 8008dec:	9009      	str	r0, [sp, #36]	; 0x24
 8008dee:	2800      	cmp	r0, #0
 8008df0:	f43f af2a 	beq.w	8008c48 <_strtod_l+0x480>
 8008df4:	9a08      	ldr	r2, [sp, #32]
 8008df6:	9b05      	ldr	r3, [sp, #20]
 8008df8:	2a00      	cmp	r2, #0
 8008dfa:	eba3 0307 	sub.w	r3, r3, r7
 8008dfe:	bfa8      	it	ge
 8008e00:	2300      	movge	r3, #0
 8008e02:	930c      	str	r3, [sp, #48]	; 0x30
 8008e04:	2500      	movs	r5, #0
 8008e06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008e0a:	9312      	str	r3, [sp, #72]	; 0x48
 8008e0c:	46ab      	mov	fp, r5
 8008e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e10:	4620      	mov	r0, r4
 8008e12:	6859      	ldr	r1, [r3, #4]
 8008e14:	f002 fca8 	bl	800b768 <_Balloc>
 8008e18:	9005      	str	r0, [sp, #20]
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	f43f af18 	beq.w	8008c50 <_strtod_l+0x488>
 8008e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e22:	691a      	ldr	r2, [r3, #16]
 8008e24:	3202      	adds	r2, #2
 8008e26:	f103 010c 	add.w	r1, r3, #12
 8008e2a:	0092      	lsls	r2, r2, #2
 8008e2c:	300c      	adds	r0, #12
 8008e2e:	f001 f981 	bl	800a134 <memcpy>
 8008e32:	ec49 8b10 	vmov	d0, r8, r9
 8008e36:	aa18      	add	r2, sp, #96	; 0x60
 8008e38:	a917      	add	r1, sp, #92	; 0x5c
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f003 f870 	bl	800bf20 <__d2b>
 8008e40:	ec49 8b18 	vmov	d8, r8, r9
 8008e44:	9016      	str	r0, [sp, #88]	; 0x58
 8008e46:	2800      	cmp	r0, #0
 8008e48:	f43f af02 	beq.w	8008c50 <_strtod_l+0x488>
 8008e4c:	2101      	movs	r1, #1
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f002 fdca 	bl	800b9e8 <__i2b>
 8008e54:	4683      	mov	fp, r0
 8008e56:	2800      	cmp	r0, #0
 8008e58:	f43f aefa 	beq.w	8008c50 <_strtod_l+0x488>
 8008e5c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008e5e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008e60:	2e00      	cmp	r6, #0
 8008e62:	bfab      	itete	ge
 8008e64:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8008e66:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008e68:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008e6a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008e6e:	bfac      	ite	ge
 8008e70:	eb06 0a03 	addge.w	sl, r6, r3
 8008e74:	1b9f      	sublt	r7, r3, r6
 8008e76:	9b04      	ldr	r3, [sp, #16]
 8008e78:	1af6      	subs	r6, r6, r3
 8008e7a:	4416      	add	r6, r2
 8008e7c:	4ba0      	ldr	r3, [pc, #640]	; (8009100 <_strtod_l+0x938>)
 8008e7e:	3e01      	subs	r6, #1
 8008e80:	429e      	cmp	r6, r3
 8008e82:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008e86:	f280 80c4 	bge.w	8009012 <_strtod_l+0x84a>
 8008e8a:	1b9b      	subs	r3, r3, r6
 8008e8c:	2b1f      	cmp	r3, #31
 8008e8e:	eba2 0203 	sub.w	r2, r2, r3
 8008e92:	f04f 0101 	mov.w	r1, #1
 8008e96:	f300 80b0 	bgt.w	8008ffa <_strtod_l+0x832>
 8008e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e9e:	930e      	str	r3, [sp, #56]	; 0x38
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	930d      	str	r3, [sp, #52]	; 0x34
 8008ea4:	eb0a 0602 	add.w	r6, sl, r2
 8008ea8:	9b04      	ldr	r3, [sp, #16]
 8008eaa:	45b2      	cmp	sl, r6
 8008eac:	4417      	add	r7, r2
 8008eae:	441f      	add	r7, r3
 8008eb0:	4653      	mov	r3, sl
 8008eb2:	bfa8      	it	ge
 8008eb4:	4633      	movge	r3, r6
 8008eb6:	42bb      	cmp	r3, r7
 8008eb8:	bfa8      	it	ge
 8008eba:	463b      	movge	r3, r7
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	bfc2      	ittt	gt
 8008ec0:	1af6      	subgt	r6, r6, r3
 8008ec2:	1aff      	subgt	r7, r7, r3
 8008ec4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008ec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	dd17      	ble.n	8008efe <_strtod_l+0x736>
 8008ece:	4659      	mov	r1, fp
 8008ed0:	461a      	mov	r2, r3
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	f002 fe48 	bl	800bb68 <__pow5mult>
 8008ed8:	4683      	mov	fp, r0
 8008eda:	2800      	cmp	r0, #0
 8008edc:	f43f aeb8 	beq.w	8008c50 <_strtod_l+0x488>
 8008ee0:	4601      	mov	r1, r0
 8008ee2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008ee4:	4620      	mov	r0, r4
 8008ee6:	f002 fd95 	bl	800ba14 <__multiply>
 8008eea:	900b      	str	r0, [sp, #44]	; 0x2c
 8008eec:	2800      	cmp	r0, #0
 8008eee:	f43f aeaf 	beq.w	8008c50 <_strtod_l+0x488>
 8008ef2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	f002 fc77 	bl	800b7e8 <_Bfree>
 8008efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008efc:	9316      	str	r3, [sp, #88]	; 0x58
 8008efe:	2e00      	cmp	r6, #0
 8008f00:	f300 808c 	bgt.w	800901c <_strtod_l+0x854>
 8008f04:	9b08      	ldr	r3, [sp, #32]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	dd08      	ble.n	8008f1c <_strtod_l+0x754>
 8008f0a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f0c:	9905      	ldr	r1, [sp, #20]
 8008f0e:	4620      	mov	r0, r4
 8008f10:	f002 fe2a 	bl	800bb68 <__pow5mult>
 8008f14:	9005      	str	r0, [sp, #20]
 8008f16:	2800      	cmp	r0, #0
 8008f18:	f43f ae9a 	beq.w	8008c50 <_strtod_l+0x488>
 8008f1c:	2f00      	cmp	r7, #0
 8008f1e:	dd08      	ble.n	8008f32 <_strtod_l+0x76a>
 8008f20:	9905      	ldr	r1, [sp, #20]
 8008f22:	463a      	mov	r2, r7
 8008f24:	4620      	mov	r0, r4
 8008f26:	f002 fe79 	bl	800bc1c <__lshift>
 8008f2a:	9005      	str	r0, [sp, #20]
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	f43f ae8f 	beq.w	8008c50 <_strtod_l+0x488>
 8008f32:	f1ba 0f00 	cmp.w	sl, #0
 8008f36:	dd08      	ble.n	8008f4a <_strtod_l+0x782>
 8008f38:	4659      	mov	r1, fp
 8008f3a:	4652      	mov	r2, sl
 8008f3c:	4620      	mov	r0, r4
 8008f3e:	f002 fe6d 	bl	800bc1c <__lshift>
 8008f42:	4683      	mov	fp, r0
 8008f44:	2800      	cmp	r0, #0
 8008f46:	f43f ae83 	beq.w	8008c50 <_strtod_l+0x488>
 8008f4a:	9a05      	ldr	r2, [sp, #20]
 8008f4c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f002 feec 	bl	800bd2c <__mdiff>
 8008f54:	4605      	mov	r5, r0
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f43f ae7a 	beq.w	8008c50 <_strtod_l+0x488>
 8008f5c:	68c3      	ldr	r3, [r0, #12]
 8008f5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f60:	2300      	movs	r3, #0
 8008f62:	60c3      	str	r3, [r0, #12]
 8008f64:	4659      	mov	r1, fp
 8008f66:	f002 fec5 	bl	800bcf4 <__mcmp>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	da60      	bge.n	8009030 <_strtod_l+0x868>
 8008f6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f70:	ea53 0308 	orrs.w	r3, r3, r8
 8008f74:	f040 8084 	bne.w	8009080 <_strtod_l+0x8b8>
 8008f78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d17f      	bne.n	8009080 <_strtod_l+0x8b8>
 8008f80:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f84:	0d1b      	lsrs	r3, r3, #20
 8008f86:	051b      	lsls	r3, r3, #20
 8008f88:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008f8c:	d978      	bls.n	8009080 <_strtod_l+0x8b8>
 8008f8e:	696b      	ldr	r3, [r5, #20]
 8008f90:	b913      	cbnz	r3, 8008f98 <_strtod_l+0x7d0>
 8008f92:	692b      	ldr	r3, [r5, #16]
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	dd73      	ble.n	8009080 <_strtod_l+0x8b8>
 8008f98:	4629      	mov	r1, r5
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	f002 fe3d 	bl	800bc1c <__lshift>
 8008fa2:	4659      	mov	r1, fp
 8008fa4:	4605      	mov	r5, r0
 8008fa6:	f002 fea5 	bl	800bcf4 <__mcmp>
 8008faa:	2800      	cmp	r0, #0
 8008fac:	dd68      	ble.n	8009080 <_strtod_l+0x8b8>
 8008fae:	9904      	ldr	r1, [sp, #16]
 8008fb0:	4a54      	ldr	r2, [pc, #336]	; (8009104 <_strtod_l+0x93c>)
 8008fb2:	464b      	mov	r3, r9
 8008fb4:	2900      	cmp	r1, #0
 8008fb6:	f000 8084 	beq.w	80090c2 <_strtod_l+0x8fa>
 8008fba:	ea02 0109 	and.w	r1, r2, r9
 8008fbe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008fc2:	dc7e      	bgt.n	80090c2 <_strtod_l+0x8fa>
 8008fc4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008fc8:	f77f aeb3 	ble.w	8008d32 <_strtod_l+0x56a>
 8008fcc:	4b4e      	ldr	r3, [pc, #312]	; (8009108 <_strtod_l+0x940>)
 8008fce:	4640      	mov	r0, r8
 8008fd0:	4649      	mov	r1, r9
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f7f7 fb20 	bl	8000618 <__aeabi_dmul>
 8008fd8:	4b4a      	ldr	r3, [pc, #296]	; (8009104 <_strtod_l+0x93c>)
 8008fda:	400b      	ands	r3, r1
 8008fdc:	4680      	mov	r8, r0
 8008fde:	4689      	mov	r9, r1
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	f47f ae3f 	bne.w	8008c64 <_strtod_l+0x49c>
 8008fe6:	2322      	movs	r3, #34	; 0x22
 8008fe8:	6023      	str	r3, [r4, #0]
 8008fea:	e63b      	b.n	8008c64 <_strtod_l+0x49c>
 8008fec:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ff4:	ea03 0808 	and.w	r8, r3, r8
 8008ff8:	e6e8      	b.n	8008dcc <_strtod_l+0x604>
 8008ffa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008ffe:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009002:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009006:	36e2      	adds	r6, #226	; 0xe2
 8009008:	fa01 f306 	lsl.w	r3, r1, r6
 800900c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009010:	e748      	b.n	8008ea4 <_strtod_l+0x6dc>
 8009012:	2100      	movs	r1, #0
 8009014:	2301      	movs	r3, #1
 8009016:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800901a:	e743      	b.n	8008ea4 <_strtod_l+0x6dc>
 800901c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800901e:	4632      	mov	r2, r6
 8009020:	4620      	mov	r0, r4
 8009022:	f002 fdfb 	bl	800bc1c <__lshift>
 8009026:	9016      	str	r0, [sp, #88]	; 0x58
 8009028:	2800      	cmp	r0, #0
 800902a:	f47f af6b 	bne.w	8008f04 <_strtod_l+0x73c>
 800902e:	e60f      	b.n	8008c50 <_strtod_l+0x488>
 8009030:	46ca      	mov	sl, r9
 8009032:	d171      	bne.n	8009118 <_strtod_l+0x950>
 8009034:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009036:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800903a:	b352      	cbz	r2, 8009092 <_strtod_l+0x8ca>
 800903c:	4a33      	ldr	r2, [pc, #204]	; (800910c <_strtod_l+0x944>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d12a      	bne.n	8009098 <_strtod_l+0x8d0>
 8009042:	9b04      	ldr	r3, [sp, #16]
 8009044:	4641      	mov	r1, r8
 8009046:	b1fb      	cbz	r3, 8009088 <_strtod_l+0x8c0>
 8009048:	4b2e      	ldr	r3, [pc, #184]	; (8009104 <_strtod_l+0x93c>)
 800904a:	ea09 0303 	and.w	r3, r9, r3
 800904e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009052:	f04f 32ff 	mov.w	r2, #4294967295
 8009056:	d81a      	bhi.n	800908e <_strtod_l+0x8c6>
 8009058:	0d1b      	lsrs	r3, r3, #20
 800905a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800905e:	fa02 f303 	lsl.w	r3, r2, r3
 8009062:	4299      	cmp	r1, r3
 8009064:	d118      	bne.n	8009098 <_strtod_l+0x8d0>
 8009066:	4b2a      	ldr	r3, [pc, #168]	; (8009110 <_strtod_l+0x948>)
 8009068:	459a      	cmp	sl, r3
 800906a:	d102      	bne.n	8009072 <_strtod_l+0x8aa>
 800906c:	3101      	adds	r1, #1
 800906e:	f43f adef 	beq.w	8008c50 <_strtod_l+0x488>
 8009072:	4b24      	ldr	r3, [pc, #144]	; (8009104 <_strtod_l+0x93c>)
 8009074:	ea0a 0303 	and.w	r3, sl, r3
 8009078:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800907c:	f04f 0800 	mov.w	r8, #0
 8009080:	9b04      	ldr	r3, [sp, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d1a2      	bne.n	8008fcc <_strtod_l+0x804>
 8009086:	e5ed      	b.n	8008c64 <_strtod_l+0x49c>
 8009088:	f04f 33ff 	mov.w	r3, #4294967295
 800908c:	e7e9      	b.n	8009062 <_strtod_l+0x89a>
 800908e:	4613      	mov	r3, r2
 8009090:	e7e7      	b.n	8009062 <_strtod_l+0x89a>
 8009092:	ea53 0308 	orrs.w	r3, r3, r8
 8009096:	d08a      	beq.n	8008fae <_strtod_l+0x7e6>
 8009098:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800909a:	b1e3      	cbz	r3, 80090d6 <_strtod_l+0x90e>
 800909c:	ea13 0f0a 	tst.w	r3, sl
 80090a0:	d0ee      	beq.n	8009080 <_strtod_l+0x8b8>
 80090a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090a4:	9a04      	ldr	r2, [sp, #16]
 80090a6:	4640      	mov	r0, r8
 80090a8:	4649      	mov	r1, r9
 80090aa:	b1c3      	cbz	r3, 80090de <_strtod_l+0x916>
 80090ac:	f7ff fb6e 	bl	800878c <sulp>
 80090b0:	4602      	mov	r2, r0
 80090b2:	460b      	mov	r3, r1
 80090b4:	ec51 0b18 	vmov	r0, r1, d8
 80090b8:	f7f7 f8f8 	bl	80002ac <__adddf3>
 80090bc:	4680      	mov	r8, r0
 80090be:	4689      	mov	r9, r1
 80090c0:	e7de      	b.n	8009080 <_strtod_l+0x8b8>
 80090c2:	4013      	ands	r3, r2
 80090c4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80090c8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80090cc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80090d0:	f04f 38ff 	mov.w	r8, #4294967295
 80090d4:	e7d4      	b.n	8009080 <_strtod_l+0x8b8>
 80090d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090d8:	ea13 0f08 	tst.w	r3, r8
 80090dc:	e7e0      	b.n	80090a0 <_strtod_l+0x8d8>
 80090de:	f7ff fb55 	bl	800878c <sulp>
 80090e2:	4602      	mov	r2, r0
 80090e4:	460b      	mov	r3, r1
 80090e6:	ec51 0b18 	vmov	r0, r1, d8
 80090ea:	f7f7 f8dd 	bl	80002a8 <__aeabi_dsub>
 80090ee:	2200      	movs	r2, #0
 80090f0:	2300      	movs	r3, #0
 80090f2:	4680      	mov	r8, r0
 80090f4:	4689      	mov	r9, r1
 80090f6:	f7f7 fcf7 	bl	8000ae8 <__aeabi_dcmpeq>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d0c0      	beq.n	8009080 <_strtod_l+0x8b8>
 80090fe:	e618      	b.n	8008d32 <_strtod_l+0x56a>
 8009100:	fffffc02 	.word	0xfffffc02
 8009104:	7ff00000 	.word	0x7ff00000
 8009108:	39500000 	.word	0x39500000
 800910c:	000fffff 	.word	0x000fffff
 8009110:	7fefffff 	.word	0x7fefffff
 8009114:	0800f960 	.word	0x0800f960
 8009118:	4659      	mov	r1, fp
 800911a:	4628      	mov	r0, r5
 800911c:	f002 ff5a 	bl	800bfd4 <__ratio>
 8009120:	ec57 6b10 	vmov	r6, r7, d0
 8009124:	ee10 0a10 	vmov	r0, s0
 8009128:	2200      	movs	r2, #0
 800912a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800912e:	4639      	mov	r1, r7
 8009130:	f7f7 fcee 	bl	8000b10 <__aeabi_dcmple>
 8009134:	2800      	cmp	r0, #0
 8009136:	d071      	beq.n	800921c <_strtod_l+0xa54>
 8009138:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800913a:	2b00      	cmp	r3, #0
 800913c:	d17c      	bne.n	8009238 <_strtod_l+0xa70>
 800913e:	f1b8 0f00 	cmp.w	r8, #0
 8009142:	d15a      	bne.n	80091fa <_strtod_l+0xa32>
 8009144:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009148:	2b00      	cmp	r3, #0
 800914a:	d15d      	bne.n	8009208 <_strtod_l+0xa40>
 800914c:	4b90      	ldr	r3, [pc, #576]	; (8009390 <_strtod_l+0xbc8>)
 800914e:	2200      	movs	r2, #0
 8009150:	4630      	mov	r0, r6
 8009152:	4639      	mov	r1, r7
 8009154:	f7f7 fcd2 	bl	8000afc <__aeabi_dcmplt>
 8009158:	2800      	cmp	r0, #0
 800915a:	d15c      	bne.n	8009216 <_strtod_l+0xa4e>
 800915c:	4630      	mov	r0, r6
 800915e:	4639      	mov	r1, r7
 8009160:	4b8c      	ldr	r3, [pc, #560]	; (8009394 <_strtod_l+0xbcc>)
 8009162:	2200      	movs	r2, #0
 8009164:	f7f7 fa58 	bl	8000618 <__aeabi_dmul>
 8009168:	4606      	mov	r6, r0
 800916a:	460f      	mov	r7, r1
 800916c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009170:	9606      	str	r6, [sp, #24]
 8009172:	9307      	str	r3, [sp, #28]
 8009174:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009178:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800917c:	4b86      	ldr	r3, [pc, #536]	; (8009398 <_strtod_l+0xbd0>)
 800917e:	ea0a 0303 	and.w	r3, sl, r3
 8009182:	930d      	str	r3, [sp, #52]	; 0x34
 8009184:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009186:	4b85      	ldr	r3, [pc, #532]	; (800939c <_strtod_l+0xbd4>)
 8009188:	429a      	cmp	r2, r3
 800918a:	f040 8090 	bne.w	80092ae <_strtod_l+0xae6>
 800918e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009192:	ec49 8b10 	vmov	d0, r8, r9
 8009196:	f002 fe53 	bl	800be40 <__ulp>
 800919a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800919e:	ec51 0b10 	vmov	r0, r1, d0
 80091a2:	f7f7 fa39 	bl	8000618 <__aeabi_dmul>
 80091a6:	4642      	mov	r2, r8
 80091a8:	464b      	mov	r3, r9
 80091aa:	f7f7 f87f 	bl	80002ac <__adddf3>
 80091ae:	460b      	mov	r3, r1
 80091b0:	4979      	ldr	r1, [pc, #484]	; (8009398 <_strtod_l+0xbd0>)
 80091b2:	4a7b      	ldr	r2, [pc, #492]	; (80093a0 <_strtod_l+0xbd8>)
 80091b4:	4019      	ands	r1, r3
 80091b6:	4291      	cmp	r1, r2
 80091b8:	4680      	mov	r8, r0
 80091ba:	d944      	bls.n	8009246 <_strtod_l+0xa7e>
 80091bc:	ee18 2a90 	vmov	r2, s17
 80091c0:	4b78      	ldr	r3, [pc, #480]	; (80093a4 <_strtod_l+0xbdc>)
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d104      	bne.n	80091d0 <_strtod_l+0xa08>
 80091c6:	ee18 3a10 	vmov	r3, s16
 80091ca:	3301      	adds	r3, #1
 80091cc:	f43f ad40 	beq.w	8008c50 <_strtod_l+0x488>
 80091d0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80093a4 <_strtod_l+0xbdc>
 80091d4:	f04f 38ff 	mov.w	r8, #4294967295
 80091d8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80091da:	4620      	mov	r0, r4
 80091dc:	f002 fb04 	bl	800b7e8 <_Bfree>
 80091e0:	9905      	ldr	r1, [sp, #20]
 80091e2:	4620      	mov	r0, r4
 80091e4:	f002 fb00 	bl	800b7e8 <_Bfree>
 80091e8:	4659      	mov	r1, fp
 80091ea:	4620      	mov	r0, r4
 80091ec:	f002 fafc 	bl	800b7e8 <_Bfree>
 80091f0:	4629      	mov	r1, r5
 80091f2:	4620      	mov	r0, r4
 80091f4:	f002 faf8 	bl	800b7e8 <_Bfree>
 80091f8:	e609      	b.n	8008e0e <_strtod_l+0x646>
 80091fa:	f1b8 0f01 	cmp.w	r8, #1
 80091fe:	d103      	bne.n	8009208 <_strtod_l+0xa40>
 8009200:	f1b9 0f00 	cmp.w	r9, #0
 8009204:	f43f ad95 	beq.w	8008d32 <_strtod_l+0x56a>
 8009208:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009360 <_strtod_l+0xb98>
 800920c:	4f60      	ldr	r7, [pc, #384]	; (8009390 <_strtod_l+0xbc8>)
 800920e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009212:	2600      	movs	r6, #0
 8009214:	e7ae      	b.n	8009174 <_strtod_l+0x9ac>
 8009216:	4f5f      	ldr	r7, [pc, #380]	; (8009394 <_strtod_l+0xbcc>)
 8009218:	2600      	movs	r6, #0
 800921a:	e7a7      	b.n	800916c <_strtod_l+0x9a4>
 800921c:	4b5d      	ldr	r3, [pc, #372]	; (8009394 <_strtod_l+0xbcc>)
 800921e:	4630      	mov	r0, r6
 8009220:	4639      	mov	r1, r7
 8009222:	2200      	movs	r2, #0
 8009224:	f7f7 f9f8 	bl	8000618 <__aeabi_dmul>
 8009228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800922a:	4606      	mov	r6, r0
 800922c:	460f      	mov	r7, r1
 800922e:	2b00      	cmp	r3, #0
 8009230:	d09c      	beq.n	800916c <_strtod_l+0x9a4>
 8009232:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009236:	e79d      	b.n	8009174 <_strtod_l+0x9ac>
 8009238:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009368 <_strtod_l+0xba0>
 800923c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009240:	ec57 6b17 	vmov	r6, r7, d7
 8009244:	e796      	b.n	8009174 <_strtod_l+0x9ac>
 8009246:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800924a:	9b04      	ldr	r3, [sp, #16]
 800924c:	46ca      	mov	sl, r9
 800924e:	2b00      	cmp	r3, #0
 8009250:	d1c2      	bne.n	80091d8 <_strtod_l+0xa10>
 8009252:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009256:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009258:	0d1b      	lsrs	r3, r3, #20
 800925a:	051b      	lsls	r3, r3, #20
 800925c:	429a      	cmp	r2, r3
 800925e:	d1bb      	bne.n	80091d8 <_strtod_l+0xa10>
 8009260:	4630      	mov	r0, r6
 8009262:	4639      	mov	r1, r7
 8009264:	f7f7 fd38 	bl	8000cd8 <__aeabi_d2lz>
 8009268:	f7f7 f9a8 	bl	80005bc <__aeabi_l2d>
 800926c:	4602      	mov	r2, r0
 800926e:	460b      	mov	r3, r1
 8009270:	4630      	mov	r0, r6
 8009272:	4639      	mov	r1, r7
 8009274:	f7f7 f818 	bl	80002a8 <__aeabi_dsub>
 8009278:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800927a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800927e:	ea43 0308 	orr.w	r3, r3, r8
 8009282:	4313      	orrs	r3, r2
 8009284:	4606      	mov	r6, r0
 8009286:	460f      	mov	r7, r1
 8009288:	d054      	beq.n	8009334 <_strtod_l+0xb6c>
 800928a:	a339      	add	r3, pc, #228	; (adr r3, 8009370 <_strtod_l+0xba8>)
 800928c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009290:	f7f7 fc34 	bl	8000afc <__aeabi_dcmplt>
 8009294:	2800      	cmp	r0, #0
 8009296:	f47f ace5 	bne.w	8008c64 <_strtod_l+0x49c>
 800929a:	a337      	add	r3, pc, #220	; (adr r3, 8009378 <_strtod_l+0xbb0>)
 800929c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a0:	4630      	mov	r0, r6
 80092a2:	4639      	mov	r1, r7
 80092a4:	f7f7 fc48 	bl	8000b38 <__aeabi_dcmpgt>
 80092a8:	2800      	cmp	r0, #0
 80092aa:	d095      	beq.n	80091d8 <_strtod_l+0xa10>
 80092ac:	e4da      	b.n	8008c64 <_strtod_l+0x49c>
 80092ae:	9b04      	ldr	r3, [sp, #16]
 80092b0:	b333      	cbz	r3, 8009300 <_strtod_l+0xb38>
 80092b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80092b8:	d822      	bhi.n	8009300 <_strtod_l+0xb38>
 80092ba:	a331      	add	r3, pc, #196	; (adr r3, 8009380 <_strtod_l+0xbb8>)
 80092bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c0:	4630      	mov	r0, r6
 80092c2:	4639      	mov	r1, r7
 80092c4:	f7f7 fc24 	bl	8000b10 <__aeabi_dcmple>
 80092c8:	b1a0      	cbz	r0, 80092f4 <_strtod_l+0xb2c>
 80092ca:	4639      	mov	r1, r7
 80092cc:	4630      	mov	r0, r6
 80092ce:	f7f7 fc7b 	bl	8000bc8 <__aeabi_d2uiz>
 80092d2:	2801      	cmp	r0, #1
 80092d4:	bf38      	it	cc
 80092d6:	2001      	movcc	r0, #1
 80092d8:	f7f7 f924 	bl	8000524 <__aeabi_ui2d>
 80092dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092de:	4606      	mov	r6, r0
 80092e0:	460f      	mov	r7, r1
 80092e2:	bb23      	cbnz	r3, 800932e <_strtod_l+0xb66>
 80092e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80092e8:	9010      	str	r0, [sp, #64]	; 0x40
 80092ea:	9311      	str	r3, [sp, #68]	; 0x44
 80092ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80092f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092f8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80092fc:	1a9b      	subs	r3, r3, r2
 80092fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8009300:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009304:	eeb0 0a48 	vmov.f32	s0, s16
 8009308:	eef0 0a68 	vmov.f32	s1, s17
 800930c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009310:	f002 fd96 	bl	800be40 <__ulp>
 8009314:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009318:	ec53 2b10 	vmov	r2, r3, d0
 800931c:	f7f7 f97c 	bl	8000618 <__aeabi_dmul>
 8009320:	ec53 2b18 	vmov	r2, r3, d8
 8009324:	f7f6 ffc2 	bl	80002ac <__adddf3>
 8009328:	4680      	mov	r8, r0
 800932a:	4689      	mov	r9, r1
 800932c:	e78d      	b.n	800924a <_strtod_l+0xa82>
 800932e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009332:	e7db      	b.n	80092ec <_strtod_l+0xb24>
 8009334:	a314      	add	r3, pc, #80	; (adr r3, 8009388 <_strtod_l+0xbc0>)
 8009336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933a:	f7f7 fbdf 	bl	8000afc <__aeabi_dcmplt>
 800933e:	e7b3      	b.n	80092a8 <_strtod_l+0xae0>
 8009340:	2300      	movs	r3, #0
 8009342:	930a      	str	r3, [sp, #40]	; 0x28
 8009344:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009346:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009348:	6013      	str	r3, [r2, #0]
 800934a:	f7ff ba7c 	b.w	8008846 <_strtod_l+0x7e>
 800934e:	2a65      	cmp	r2, #101	; 0x65
 8009350:	f43f ab75 	beq.w	8008a3e <_strtod_l+0x276>
 8009354:	2a45      	cmp	r2, #69	; 0x45
 8009356:	f43f ab72 	beq.w	8008a3e <_strtod_l+0x276>
 800935a:	2301      	movs	r3, #1
 800935c:	f7ff bbaa 	b.w	8008ab4 <_strtod_l+0x2ec>
 8009360:	00000000 	.word	0x00000000
 8009364:	bff00000 	.word	0xbff00000
 8009368:	00000000 	.word	0x00000000
 800936c:	3ff00000 	.word	0x3ff00000
 8009370:	94a03595 	.word	0x94a03595
 8009374:	3fdfffff 	.word	0x3fdfffff
 8009378:	35afe535 	.word	0x35afe535
 800937c:	3fe00000 	.word	0x3fe00000
 8009380:	ffc00000 	.word	0xffc00000
 8009384:	41dfffff 	.word	0x41dfffff
 8009388:	94a03595 	.word	0x94a03595
 800938c:	3fcfffff 	.word	0x3fcfffff
 8009390:	3ff00000 	.word	0x3ff00000
 8009394:	3fe00000 	.word	0x3fe00000
 8009398:	7ff00000 	.word	0x7ff00000
 800939c:	7fe00000 	.word	0x7fe00000
 80093a0:	7c9fffff 	.word	0x7c9fffff
 80093a4:	7fefffff 	.word	0x7fefffff

080093a8 <strtod>:
 80093a8:	460a      	mov	r2, r1
 80093aa:	4601      	mov	r1, r0
 80093ac:	4802      	ldr	r0, [pc, #8]	; (80093b8 <strtod+0x10>)
 80093ae:	4b03      	ldr	r3, [pc, #12]	; (80093bc <strtod+0x14>)
 80093b0:	6800      	ldr	r0, [r0, #0]
 80093b2:	f7ff ba09 	b.w	80087c8 <_strtod_l>
 80093b6:	bf00      	nop
 80093b8:	2000020c 	.word	0x2000020c
 80093bc:	20000054 	.word	0x20000054

080093c0 <__utoa>:
 80093c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093c2:	4c1f      	ldr	r4, [pc, #124]	; (8009440 <__utoa+0x80>)
 80093c4:	b08b      	sub	sp, #44	; 0x2c
 80093c6:	4605      	mov	r5, r0
 80093c8:	460b      	mov	r3, r1
 80093ca:	466e      	mov	r6, sp
 80093cc:	f104 0c20 	add.w	ip, r4, #32
 80093d0:	6820      	ldr	r0, [r4, #0]
 80093d2:	6861      	ldr	r1, [r4, #4]
 80093d4:	4637      	mov	r7, r6
 80093d6:	c703      	stmia	r7!, {r0, r1}
 80093d8:	3408      	adds	r4, #8
 80093da:	4564      	cmp	r4, ip
 80093dc:	463e      	mov	r6, r7
 80093de:	d1f7      	bne.n	80093d0 <__utoa+0x10>
 80093e0:	7921      	ldrb	r1, [r4, #4]
 80093e2:	7139      	strb	r1, [r7, #4]
 80093e4:	1e91      	subs	r1, r2, #2
 80093e6:	6820      	ldr	r0, [r4, #0]
 80093e8:	6038      	str	r0, [r7, #0]
 80093ea:	2922      	cmp	r1, #34	; 0x22
 80093ec:	f04f 0100 	mov.w	r1, #0
 80093f0:	d904      	bls.n	80093fc <__utoa+0x3c>
 80093f2:	7019      	strb	r1, [r3, #0]
 80093f4:	460b      	mov	r3, r1
 80093f6:	4618      	mov	r0, r3
 80093f8:	b00b      	add	sp, #44	; 0x2c
 80093fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093fc:	1e58      	subs	r0, r3, #1
 80093fe:	4684      	mov	ip, r0
 8009400:	fbb5 f7f2 	udiv	r7, r5, r2
 8009404:	fb02 5617 	mls	r6, r2, r7, r5
 8009408:	3628      	adds	r6, #40	; 0x28
 800940a:	446e      	add	r6, sp
 800940c:	460c      	mov	r4, r1
 800940e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8009412:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8009416:	462e      	mov	r6, r5
 8009418:	42b2      	cmp	r2, r6
 800941a:	f101 0101 	add.w	r1, r1, #1
 800941e:	463d      	mov	r5, r7
 8009420:	d9ee      	bls.n	8009400 <__utoa+0x40>
 8009422:	2200      	movs	r2, #0
 8009424:	545a      	strb	r2, [r3, r1]
 8009426:	1919      	adds	r1, r3, r4
 8009428:	1aa5      	subs	r5, r4, r2
 800942a:	42aa      	cmp	r2, r5
 800942c:	dae3      	bge.n	80093f6 <__utoa+0x36>
 800942e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8009432:	780e      	ldrb	r6, [r1, #0]
 8009434:	7006      	strb	r6, [r0, #0]
 8009436:	3201      	adds	r2, #1
 8009438:	f801 5901 	strb.w	r5, [r1], #-1
 800943c:	e7f4      	b.n	8009428 <__utoa+0x68>
 800943e:	bf00      	nop
 8009440:	0800f988 	.word	0x0800f988

08009444 <__cvt>:
 8009444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009448:	ec55 4b10 	vmov	r4, r5, d0
 800944c:	2d00      	cmp	r5, #0
 800944e:	460e      	mov	r6, r1
 8009450:	4619      	mov	r1, r3
 8009452:	462b      	mov	r3, r5
 8009454:	bfbb      	ittet	lt
 8009456:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800945a:	461d      	movlt	r5, r3
 800945c:	2300      	movge	r3, #0
 800945e:	232d      	movlt	r3, #45	; 0x2d
 8009460:	700b      	strb	r3, [r1, #0]
 8009462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009464:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009468:	4691      	mov	r9, r2
 800946a:	f023 0820 	bic.w	r8, r3, #32
 800946e:	bfbc      	itt	lt
 8009470:	4622      	movlt	r2, r4
 8009472:	4614      	movlt	r4, r2
 8009474:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009478:	d005      	beq.n	8009486 <__cvt+0x42>
 800947a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800947e:	d100      	bne.n	8009482 <__cvt+0x3e>
 8009480:	3601      	adds	r6, #1
 8009482:	2102      	movs	r1, #2
 8009484:	e000      	b.n	8009488 <__cvt+0x44>
 8009486:	2103      	movs	r1, #3
 8009488:	ab03      	add	r3, sp, #12
 800948a:	9301      	str	r3, [sp, #4]
 800948c:	ab02      	add	r3, sp, #8
 800948e:	9300      	str	r3, [sp, #0]
 8009490:	ec45 4b10 	vmov	d0, r4, r5
 8009494:	4653      	mov	r3, sl
 8009496:	4632      	mov	r2, r6
 8009498:	f000 ff0a 	bl	800a2b0 <_dtoa_r>
 800949c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80094a0:	4607      	mov	r7, r0
 80094a2:	d102      	bne.n	80094aa <__cvt+0x66>
 80094a4:	f019 0f01 	tst.w	r9, #1
 80094a8:	d022      	beq.n	80094f0 <__cvt+0xac>
 80094aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80094ae:	eb07 0906 	add.w	r9, r7, r6
 80094b2:	d110      	bne.n	80094d6 <__cvt+0x92>
 80094b4:	783b      	ldrb	r3, [r7, #0]
 80094b6:	2b30      	cmp	r3, #48	; 0x30
 80094b8:	d10a      	bne.n	80094d0 <__cvt+0x8c>
 80094ba:	2200      	movs	r2, #0
 80094bc:	2300      	movs	r3, #0
 80094be:	4620      	mov	r0, r4
 80094c0:	4629      	mov	r1, r5
 80094c2:	f7f7 fb11 	bl	8000ae8 <__aeabi_dcmpeq>
 80094c6:	b918      	cbnz	r0, 80094d0 <__cvt+0x8c>
 80094c8:	f1c6 0601 	rsb	r6, r6, #1
 80094cc:	f8ca 6000 	str.w	r6, [sl]
 80094d0:	f8da 3000 	ldr.w	r3, [sl]
 80094d4:	4499      	add	r9, r3
 80094d6:	2200      	movs	r2, #0
 80094d8:	2300      	movs	r3, #0
 80094da:	4620      	mov	r0, r4
 80094dc:	4629      	mov	r1, r5
 80094de:	f7f7 fb03 	bl	8000ae8 <__aeabi_dcmpeq>
 80094e2:	b108      	cbz	r0, 80094e8 <__cvt+0xa4>
 80094e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80094e8:	2230      	movs	r2, #48	; 0x30
 80094ea:	9b03      	ldr	r3, [sp, #12]
 80094ec:	454b      	cmp	r3, r9
 80094ee:	d307      	bcc.n	8009500 <__cvt+0xbc>
 80094f0:	9b03      	ldr	r3, [sp, #12]
 80094f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094f4:	1bdb      	subs	r3, r3, r7
 80094f6:	4638      	mov	r0, r7
 80094f8:	6013      	str	r3, [r2, #0]
 80094fa:	b004      	add	sp, #16
 80094fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009500:	1c59      	adds	r1, r3, #1
 8009502:	9103      	str	r1, [sp, #12]
 8009504:	701a      	strb	r2, [r3, #0]
 8009506:	e7f0      	b.n	80094ea <__cvt+0xa6>

08009508 <__exponent>:
 8009508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800950a:	4603      	mov	r3, r0
 800950c:	2900      	cmp	r1, #0
 800950e:	bfb8      	it	lt
 8009510:	4249      	neglt	r1, r1
 8009512:	f803 2b02 	strb.w	r2, [r3], #2
 8009516:	bfb4      	ite	lt
 8009518:	222d      	movlt	r2, #45	; 0x2d
 800951a:	222b      	movge	r2, #43	; 0x2b
 800951c:	2909      	cmp	r1, #9
 800951e:	7042      	strb	r2, [r0, #1]
 8009520:	dd2a      	ble.n	8009578 <__exponent+0x70>
 8009522:	f10d 0207 	add.w	r2, sp, #7
 8009526:	4617      	mov	r7, r2
 8009528:	260a      	movs	r6, #10
 800952a:	4694      	mov	ip, r2
 800952c:	fb91 f5f6 	sdiv	r5, r1, r6
 8009530:	fb06 1415 	mls	r4, r6, r5, r1
 8009534:	3430      	adds	r4, #48	; 0x30
 8009536:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800953a:	460c      	mov	r4, r1
 800953c:	2c63      	cmp	r4, #99	; 0x63
 800953e:	f102 32ff 	add.w	r2, r2, #4294967295
 8009542:	4629      	mov	r1, r5
 8009544:	dcf1      	bgt.n	800952a <__exponent+0x22>
 8009546:	3130      	adds	r1, #48	; 0x30
 8009548:	f1ac 0402 	sub.w	r4, ip, #2
 800954c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009550:	1c41      	adds	r1, r0, #1
 8009552:	4622      	mov	r2, r4
 8009554:	42ba      	cmp	r2, r7
 8009556:	d30a      	bcc.n	800956e <__exponent+0x66>
 8009558:	f10d 0209 	add.w	r2, sp, #9
 800955c:	eba2 020c 	sub.w	r2, r2, ip
 8009560:	42bc      	cmp	r4, r7
 8009562:	bf88      	it	hi
 8009564:	2200      	movhi	r2, #0
 8009566:	4413      	add	r3, r2
 8009568:	1a18      	subs	r0, r3, r0
 800956a:	b003      	add	sp, #12
 800956c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800956e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009572:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009576:	e7ed      	b.n	8009554 <__exponent+0x4c>
 8009578:	2330      	movs	r3, #48	; 0x30
 800957a:	3130      	adds	r1, #48	; 0x30
 800957c:	7083      	strb	r3, [r0, #2]
 800957e:	70c1      	strb	r1, [r0, #3]
 8009580:	1d03      	adds	r3, r0, #4
 8009582:	e7f1      	b.n	8009568 <__exponent+0x60>

08009584 <_printf_float>:
 8009584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009588:	ed2d 8b02 	vpush	{d8}
 800958c:	b08d      	sub	sp, #52	; 0x34
 800958e:	460c      	mov	r4, r1
 8009590:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009594:	4616      	mov	r6, r2
 8009596:	461f      	mov	r7, r3
 8009598:	4605      	mov	r5, r0
 800959a:	f000 fd55 	bl	800a048 <_localeconv_r>
 800959e:	f8d0 a000 	ldr.w	sl, [r0]
 80095a2:	4650      	mov	r0, sl
 80095a4:	f7f6 fe74 	bl	8000290 <strlen>
 80095a8:	2300      	movs	r3, #0
 80095aa:	930a      	str	r3, [sp, #40]	; 0x28
 80095ac:	6823      	ldr	r3, [r4, #0]
 80095ae:	9305      	str	r3, [sp, #20]
 80095b0:	f8d8 3000 	ldr.w	r3, [r8]
 80095b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80095b8:	3307      	adds	r3, #7
 80095ba:	f023 0307 	bic.w	r3, r3, #7
 80095be:	f103 0208 	add.w	r2, r3, #8
 80095c2:	f8c8 2000 	str.w	r2, [r8]
 80095c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80095ce:	9307      	str	r3, [sp, #28]
 80095d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80095d4:	ee08 0a10 	vmov	s16, r0
 80095d8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80095dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095e0:	4b9e      	ldr	r3, [pc, #632]	; (800985c <_printf_float+0x2d8>)
 80095e2:	f04f 32ff 	mov.w	r2, #4294967295
 80095e6:	f7f7 fab1 	bl	8000b4c <__aeabi_dcmpun>
 80095ea:	bb88      	cbnz	r0, 8009650 <_printf_float+0xcc>
 80095ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095f0:	4b9a      	ldr	r3, [pc, #616]	; (800985c <_printf_float+0x2d8>)
 80095f2:	f04f 32ff 	mov.w	r2, #4294967295
 80095f6:	f7f7 fa8b 	bl	8000b10 <__aeabi_dcmple>
 80095fa:	bb48      	cbnz	r0, 8009650 <_printf_float+0xcc>
 80095fc:	2200      	movs	r2, #0
 80095fe:	2300      	movs	r3, #0
 8009600:	4640      	mov	r0, r8
 8009602:	4649      	mov	r1, r9
 8009604:	f7f7 fa7a 	bl	8000afc <__aeabi_dcmplt>
 8009608:	b110      	cbz	r0, 8009610 <_printf_float+0x8c>
 800960a:	232d      	movs	r3, #45	; 0x2d
 800960c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009610:	4a93      	ldr	r2, [pc, #588]	; (8009860 <_printf_float+0x2dc>)
 8009612:	4b94      	ldr	r3, [pc, #592]	; (8009864 <_printf_float+0x2e0>)
 8009614:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009618:	bf94      	ite	ls
 800961a:	4690      	movls	r8, r2
 800961c:	4698      	movhi	r8, r3
 800961e:	2303      	movs	r3, #3
 8009620:	6123      	str	r3, [r4, #16]
 8009622:	9b05      	ldr	r3, [sp, #20]
 8009624:	f023 0304 	bic.w	r3, r3, #4
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	f04f 0900 	mov.w	r9, #0
 800962e:	9700      	str	r7, [sp, #0]
 8009630:	4633      	mov	r3, r6
 8009632:	aa0b      	add	r2, sp, #44	; 0x2c
 8009634:	4621      	mov	r1, r4
 8009636:	4628      	mov	r0, r5
 8009638:	f000 f9da 	bl	80099f0 <_printf_common>
 800963c:	3001      	adds	r0, #1
 800963e:	f040 8090 	bne.w	8009762 <_printf_float+0x1de>
 8009642:	f04f 30ff 	mov.w	r0, #4294967295
 8009646:	b00d      	add	sp, #52	; 0x34
 8009648:	ecbd 8b02 	vpop	{d8}
 800964c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009650:	4642      	mov	r2, r8
 8009652:	464b      	mov	r3, r9
 8009654:	4640      	mov	r0, r8
 8009656:	4649      	mov	r1, r9
 8009658:	f7f7 fa78 	bl	8000b4c <__aeabi_dcmpun>
 800965c:	b140      	cbz	r0, 8009670 <_printf_float+0xec>
 800965e:	464b      	mov	r3, r9
 8009660:	2b00      	cmp	r3, #0
 8009662:	bfbc      	itt	lt
 8009664:	232d      	movlt	r3, #45	; 0x2d
 8009666:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800966a:	4a7f      	ldr	r2, [pc, #508]	; (8009868 <_printf_float+0x2e4>)
 800966c:	4b7f      	ldr	r3, [pc, #508]	; (800986c <_printf_float+0x2e8>)
 800966e:	e7d1      	b.n	8009614 <_printf_float+0x90>
 8009670:	6863      	ldr	r3, [r4, #4]
 8009672:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009676:	9206      	str	r2, [sp, #24]
 8009678:	1c5a      	adds	r2, r3, #1
 800967a:	d13f      	bne.n	80096fc <_printf_float+0x178>
 800967c:	2306      	movs	r3, #6
 800967e:	6063      	str	r3, [r4, #4]
 8009680:	9b05      	ldr	r3, [sp, #20]
 8009682:	6861      	ldr	r1, [r4, #4]
 8009684:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009688:	2300      	movs	r3, #0
 800968a:	9303      	str	r3, [sp, #12]
 800968c:	ab0a      	add	r3, sp, #40	; 0x28
 800968e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009692:	ab09      	add	r3, sp, #36	; 0x24
 8009694:	ec49 8b10 	vmov	d0, r8, r9
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	6022      	str	r2, [r4, #0]
 800969c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80096a0:	4628      	mov	r0, r5
 80096a2:	f7ff fecf 	bl	8009444 <__cvt>
 80096a6:	9b06      	ldr	r3, [sp, #24]
 80096a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096aa:	2b47      	cmp	r3, #71	; 0x47
 80096ac:	4680      	mov	r8, r0
 80096ae:	d108      	bne.n	80096c2 <_printf_float+0x13e>
 80096b0:	1cc8      	adds	r0, r1, #3
 80096b2:	db02      	blt.n	80096ba <_printf_float+0x136>
 80096b4:	6863      	ldr	r3, [r4, #4]
 80096b6:	4299      	cmp	r1, r3
 80096b8:	dd41      	ble.n	800973e <_printf_float+0x1ba>
 80096ba:	f1ab 0302 	sub.w	r3, fp, #2
 80096be:	fa5f fb83 	uxtb.w	fp, r3
 80096c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80096c6:	d820      	bhi.n	800970a <_printf_float+0x186>
 80096c8:	3901      	subs	r1, #1
 80096ca:	465a      	mov	r2, fp
 80096cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80096d0:	9109      	str	r1, [sp, #36]	; 0x24
 80096d2:	f7ff ff19 	bl	8009508 <__exponent>
 80096d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096d8:	1813      	adds	r3, r2, r0
 80096da:	2a01      	cmp	r2, #1
 80096dc:	4681      	mov	r9, r0
 80096de:	6123      	str	r3, [r4, #16]
 80096e0:	dc02      	bgt.n	80096e8 <_printf_float+0x164>
 80096e2:	6822      	ldr	r2, [r4, #0]
 80096e4:	07d2      	lsls	r2, r2, #31
 80096e6:	d501      	bpl.n	80096ec <_printf_float+0x168>
 80096e8:	3301      	adds	r3, #1
 80096ea:	6123      	str	r3, [r4, #16]
 80096ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d09c      	beq.n	800962e <_printf_float+0xaa>
 80096f4:	232d      	movs	r3, #45	; 0x2d
 80096f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096fa:	e798      	b.n	800962e <_printf_float+0xaa>
 80096fc:	9a06      	ldr	r2, [sp, #24]
 80096fe:	2a47      	cmp	r2, #71	; 0x47
 8009700:	d1be      	bne.n	8009680 <_printf_float+0xfc>
 8009702:	2b00      	cmp	r3, #0
 8009704:	d1bc      	bne.n	8009680 <_printf_float+0xfc>
 8009706:	2301      	movs	r3, #1
 8009708:	e7b9      	b.n	800967e <_printf_float+0xfa>
 800970a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800970e:	d118      	bne.n	8009742 <_printf_float+0x1be>
 8009710:	2900      	cmp	r1, #0
 8009712:	6863      	ldr	r3, [r4, #4]
 8009714:	dd0b      	ble.n	800972e <_printf_float+0x1aa>
 8009716:	6121      	str	r1, [r4, #16]
 8009718:	b913      	cbnz	r3, 8009720 <_printf_float+0x19c>
 800971a:	6822      	ldr	r2, [r4, #0]
 800971c:	07d0      	lsls	r0, r2, #31
 800971e:	d502      	bpl.n	8009726 <_printf_float+0x1a2>
 8009720:	3301      	adds	r3, #1
 8009722:	440b      	add	r3, r1
 8009724:	6123      	str	r3, [r4, #16]
 8009726:	65a1      	str	r1, [r4, #88]	; 0x58
 8009728:	f04f 0900 	mov.w	r9, #0
 800972c:	e7de      	b.n	80096ec <_printf_float+0x168>
 800972e:	b913      	cbnz	r3, 8009736 <_printf_float+0x1b2>
 8009730:	6822      	ldr	r2, [r4, #0]
 8009732:	07d2      	lsls	r2, r2, #31
 8009734:	d501      	bpl.n	800973a <_printf_float+0x1b6>
 8009736:	3302      	adds	r3, #2
 8009738:	e7f4      	b.n	8009724 <_printf_float+0x1a0>
 800973a:	2301      	movs	r3, #1
 800973c:	e7f2      	b.n	8009724 <_printf_float+0x1a0>
 800973e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009742:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009744:	4299      	cmp	r1, r3
 8009746:	db05      	blt.n	8009754 <_printf_float+0x1d0>
 8009748:	6823      	ldr	r3, [r4, #0]
 800974a:	6121      	str	r1, [r4, #16]
 800974c:	07d8      	lsls	r0, r3, #31
 800974e:	d5ea      	bpl.n	8009726 <_printf_float+0x1a2>
 8009750:	1c4b      	adds	r3, r1, #1
 8009752:	e7e7      	b.n	8009724 <_printf_float+0x1a0>
 8009754:	2900      	cmp	r1, #0
 8009756:	bfd4      	ite	le
 8009758:	f1c1 0202 	rsble	r2, r1, #2
 800975c:	2201      	movgt	r2, #1
 800975e:	4413      	add	r3, r2
 8009760:	e7e0      	b.n	8009724 <_printf_float+0x1a0>
 8009762:	6823      	ldr	r3, [r4, #0]
 8009764:	055a      	lsls	r2, r3, #21
 8009766:	d407      	bmi.n	8009778 <_printf_float+0x1f4>
 8009768:	6923      	ldr	r3, [r4, #16]
 800976a:	4642      	mov	r2, r8
 800976c:	4631      	mov	r1, r6
 800976e:	4628      	mov	r0, r5
 8009770:	47b8      	blx	r7
 8009772:	3001      	adds	r0, #1
 8009774:	d12c      	bne.n	80097d0 <_printf_float+0x24c>
 8009776:	e764      	b.n	8009642 <_printf_float+0xbe>
 8009778:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800977c:	f240 80e0 	bls.w	8009940 <_printf_float+0x3bc>
 8009780:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009784:	2200      	movs	r2, #0
 8009786:	2300      	movs	r3, #0
 8009788:	f7f7 f9ae 	bl	8000ae8 <__aeabi_dcmpeq>
 800978c:	2800      	cmp	r0, #0
 800978e:	d034      	beq.n	80097fa <_printf_float+0x276>
 8009790:	4a37      	ldr	r2, [pc, #220]	; (8009870 <_printf_float+0x2ec>)
 8009792:	2301      	movs	r3, #1
 8009794:	4631      	mov	r1, r6
 8009796:	4628      	mov	r0, r5
 8009798:	47b8      	blx	r7
 800979a:	3001      	adds	r0, #1
 800979c:	f43f af51 	beq.w	8009642 <_printf_float+0xbe>
 80097a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097a4:	429a      	cmp	r2, r3
 80097a6:	db02      	blt.n	80097ae <_printf_float+0x22a>
 80097a8:	6823      	ldr	r3, [r4, #0]
 80097aa:	07d8      	lsls	r0, r3, #31
 80097ac:	d510      	bpl.n	80097d0 <_printf_float+0x24c>
 80097ae:	ee18 3a10 	vmov	r3, s16
 80097b2:	4652      	mov	r2, sl
 80097b4:	4631      	mov	r1, r6
 80097b6:	4628      	mov	r0, r5
 80097b8:	47b8      	blx	r7
 80097ba:	3001      	adds	r0, #1
 80097bc:	f43f af41 	beq.w	8009642 <_printf_float+0xbe>
 80097c0:	f04f 0800 	mov.w	r8, #0
 80097c4:	f104 091a 	add.w	r9, r4, #26
 80097c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097ca:	3b01      	subs	r3, #1
 80097cc:	4543      	cmp	r3, r8
 80097ce:	dc09      	bgt.n	80097e4 <_printf_float+0x260>
 80097d0:	6823      	ldr	r3, [r4, #0]
 80097d2:	079b      	lsls	r3, r3, #30
 80097d4:	f100 8107 	bmi.w	80099e6 <_printf_float+0x462>
 80097d8:	68e0      	ldr	r0, [r4, #12]
 80097da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097dc:	4298      	cmp	r0, r3
 80097de:	bfb8      	it	lt
 80097e0:	4618      	movlt	r0, r3
 80097e2:	e730      	b.n	8009646 <_printf_float+0xc2>
 80097e4:	2301      	movs	r3, #1
 80097e6:	464a      	mov	r2, r9
 80097e8:	4631      	mov	r1, r6
 80097ea:	4628      	mov	r0, r5
 80097ec:	47b8      	blx	r7
 80097ee:	3001      	adds	r0, #1
 80097f0:	f43f af27 	beq.w	8009642 <_printf_float+0xbe>
 80097f4:	f108 0801 	add.w	r8, r8, #1
 80097f8:	e7e6      	b.n	80097c8 <_printf_float+0x244>
 80097fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	dc39      	bgt.n	8009874 <_printf_float+0x2f0>
 8009800:	4a1b      	ldr	r2, [pc, #108]	; (8009870 <_printf_float+0x2ec>)
 8009802:	2301      	movs	r3, #1
 8009804:	4631      	mov	r1, r6
 8009806:	4628      	mov	r0, r5
 8009808:	47b8      	blx	r7
 800980a:	3001      	adds	r0, #1
 800980c:	f43f af19 	beq.w	8009642 <_printf_float+0xbe>
 8009810:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009814:	4313      	orrs	r3, r2
 8009816:	d102      	bne.n	800981e <_printf_float+0x29a>
 8009818:	6823      	ldr	r3, [r4, #0]
 800981a:	07d9      	lsls	r1, r3, #31
 800981c:	d5d8      	bpl.n	80097d0 <_printf_float+0x24c>
 800981e:	ee18 3a10 	vmov	r3, s16
 8009822:	4652      	mov	r2, sl
 8009824:	4631      	mov	r1, r6
 8009826:	4628      	mov	r0, r5
 8009828:	47b8      	blx	r7
 800982a:	3001      	adds	r0, #1
 800982c:	f43f af09 	beq.w	8009642 <_printf_float+0xbe>
 8009830:	f04f 0900 	mov.w	r9, #0
 8009834:	f104 0a1a 	add.w	sl, r4, #26
 8009838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800983a:	425b      	negs	r3, r3
 800983c:	454b      	cmp	r3, r9
 800983e:	dc01      	bgt.n	8009844 <_printf_float+0x2c0>
 8009840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009842:	e792      	b.n	800976a <_printf_float+0x1e6>
 8009844:	2301      	movs	r3, #1
 8009846:	4652      	mov	r2, sl
 8009848:	4631      	mov	r1, r6
 800984a:	4628      	mov	r0, r5
 800984c:	47b8      	blx	r7
 800984e:	3001      	adds	r0, #1
 8009850:	f43f aef7 	beq.w	8009642 <_printf_float+0xbe>
 8009854:	f109 0901 	add.w	r9, r9, #1
 8009858:	e7ee      	b.n	8009838 <_printf_float+0x2b4>
 800985a:	bf00      	nop
 800985c:	7fefffff 	.word	0x7fefffff
 8009860:	0800f9ad 	.word	0x0800f9ad
 8009864:	0800f9b1 	.word	0x0800f9b1
 8009868:	0800f9b5 	.word	0x0800f9b5
 800986c:	0800f9b9 	.word	0x0800f9b9
 8009870:	0800f9bd 	.word	0x0800f9bd
 8009874:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009876:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009878:	429a      	cmp	r2, r3
 800987a:	bfa8      	it	ge
 800987c:	461a      	movge	r2, r3
 800987e:	2a00      	cmp	r2, #0
 8009880:	4691      	mov	r9, r2
 8009882:	dc37      	bgt.n	80098f4 <_printf_float+0x370>
 8009884:	f04f 0b00 	mov.w	fp, #0
 8009888:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800988c:	f104 021a 	add.w	r2, r4, #26
 8009890:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009892:	9305      	str	r3, [sp, #20]
 8009894:	eba3 0309 	sub.w	r3, r3, r9
 8009898:	455b      	cmp	r3, fp
 800989a:	dc33      	bgt.n	8009904 <_printf_float+0x380>
 800989c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098a0:	429a      	cmp	r2, r3
 80098a2:	db3b      	blt.n	800991c <_printf_float+0x398>
 80098a4:	6823      	ldr	r3, [r4, #0]
 80098a6:	07da      	lsls	r2, r3, #31
 80098a8:	d438      	bmi.n	800991c <_printf_float+0x398>
 80098aa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80098ae:	eba2 0903 	sub.w	r9, r2, r3
 80098b2:	9b05      	ldr	r3, [sp, #20]
 80098b4:	1ad2      	subs	r2, r2, r3
 80098b6:	4591      	cmp	r9, r2
 80098b8:	bfa8      	it	ge
 80098ba:	4691      	movge	r9, r2
 80098bc:	f1b9 0f00 	cmp.w	r9, #0
 80098c0:	dc35      	bgt.n	800992e <_printf_float+0x3aa>
 80098c2:	f04f 0800 	mov.w	r8, #0
 80098c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098ca:	f104 0a1a 	add.w	sl, r4, #26
 80098ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098d2:	1a9b      	subs	r3, r3, r2
 80098d4:	eba3 0309 	sub.w	r3, r3, r9
 80098d8:	4543      	cmp	r3, r8
 80098da:	f77f af79 	ble.w	80097d0 <_printf_float+0x24c>
 80098de:	2301      	movs	r3, #1
 80098e0:	4652      	mov	r2, sl
 80098e2:	4631      	mov	r1, r6
 80098e4:	4628      	mov	r0, r5
 80098e6:	47b8      	blx	r7
 80098e8:	3001      	adds	r0, #1
 80098ea:	f43f aeaa 	beq.w	8009642 <_printf_float+0xbe>
 80098ee:	f108 0801 	add.w	r8, r8, #1
 80098f2:	e7ec      	b.n	80098ce <_printf_float+0x34a>
 80098f4:	4613      	mov	r3, r2
 80098f6:	4631      	mov	r1, r6
 80098f8:	4642      	mov	r2, r8
 80098fa:	4628      	mov	r0, r5
 80098fc:	47b8      	blx	r7
 80098fe:	3001      	adds	r0, #1
 8009900:	d1c0      	bne.n	8009884 <_printf_float+0x300>
 8009902:	e69e      	b.n	8009642 <_printf_float+0xbe>
 8009904:	2301      	movs	r3, #1
 8009906:	4631      	mov	r1, r6
 8009908:	4628      	mov	r0, r5
 800990a:	9205      	str	r2, [sp, #20]
 800990c:	47b8      	blx	r7
 800990e:	3001      	adds	r0, #1
 8009910:	f43f ae97 	beq.w	8009642 <_printf_float+0xbe>
 8009914:	9a05      	ldr	r2, [sp, #20]
 8009916:	f10b 0b01 	add.w	fp, fp, #1
 800991a:	e7b9      	b.n	8009890 <_printf_float+0x30c>
 800991c:	ee18 3a10 	vmov	r3, s16
 8009920:	4652      	mov	r2, sl
 8009922:	4631      	mov	r1, r6
 8009924:	4628      	mov	r0, r5
 8009926:	47b8      	blx	r7
 8009928:	3001      	adds	r0, #1
 800992a:	d1be      	bne.n	80098aa <_printf_float+0x326>
 800992c:	e689      	b.n	8009642 <_printf_float+0xbe>
 800992e:	9a05      	ldr	r2, [sp, #20]
 8009930:	464b      	mov	r3, r9
 8009932:	4442      	add	r2, r8
 8009934:	4631      	mov	r1, r6
 8009936:	4628      	mov	r0, r5
 8009938:	47b8      	blx	r7
 800993a:	3001      	adds	r0, #1
 800993c:	d1c1      	bne.n	80098c2 <_printf_float+0x33e>
 800993e:	e680      	b.n	8009642 <_printf_float+0xbe>
 8009940:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009942:	2a01      	cmp	r2, #1
 8009944:	dc01      	bgt.n	800994a <_printf_float+0x3c6>
 8009946:	07db      	lsls	r3, r3, #31
 8009948:	d53a      	bpl.n	80099c0 <_printf_float+0x43c>
 800994a:	2301      	movs	r3, #1
 800994c:	4642      	mov	r2, r8
 800994e:	4631      	mov	r1, r6
 8009950:	4628      	mov	r0, r5
 8009952:	47b8      	blx	r7
 8009954:	3001      	adds	r0, #1
 8009956:	f43f ae74 	beq.w	8009642 <_printf_float+0xbe>
 800995a:	ee18 3a10 	vmov	r3, s16
 800995e:	4652      	mov	r2, sl
 8009960:	4631      	mov	r1, r6
 8009962:	4628      	mov	r0, r5
 8009964:	47b8      	blx	r7
 8009966:	3001      	adds	r0, #1
 8009968:	f43f ae6b 	beq.w	8009642 <_printf_float+0xbe>
 800996c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009970:	2200      	movs	r2, #0
 8009972:	2300      	movs	r3, #0
 8009974:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009978:	f7f7 f8b6 	bl	8000ae8 <__aeabi_dcmpeq>
 800997c:	b9d8      	cbnz	r0, 80099b6 <_printf_float+0x432>
 800997e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009982:	f108 0201 	add.w	r2, r8, #1
 8009986:	4631      	mov	r1, r6
 8009988:	4628      	mov	r0, r5
 800998a:	47b8      	blx	r7
 800998c:	3001      	adds	r0, #1
 800998e:	d10e      	bne.n	80099ae <_printf_float+0x42a>
 8009990:	e657      	b.n	8009642 <_printf_float+0xbe>
 8009992:	2301      	movs	r3, #1
 8009994:	4652      	mov	r2, sl
 8009996:	4631      	mov	r1, r6
 8009998:	4628      	mov	r0, r5
 800999a:	47b8      	blx	r7
 800999c:	3001      	adds	r0, #1
 800999e:	f43f ae50 	beq.w	8009642 <_printf_float+0xbe>
 80099a2:	f108 0801 	add.w	r8, r8, #1
 80099a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099a8:	3b01      	subs	r3, #1
 80099aa:	4543      	cmp	r3, r8
 80099ac:	dcf1      	bgt.n	8009992 <_printf_float+0x40e>
 80099ae:	464b      	mov	r3, r9
 80099b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80099b4:	e6da      	b.n	800976c <_printf_float+0x1e8>
 80099b6:	f04f 0800 	mov.w	r8, #0
 80099ba:	f104 0a1a 	add.w	sl, r4, #26
 80099be:	e7f2      	b.n	80099a6 <_printf_float+0x422>
 80099c0:	2301      	movs	r3, #1
 80099c2:	4642      	mov	r2, r8
 80099c4:	e7df      	b.n	8009986 <_printf_float+0x402>
 80099c6:	2301      	movs	r3, #1
 80099c8:	464a      	mov	r2, r9
 80099ca:	4631      	mov	r1, r6
 80099cc:	4628      	mov	r0, r5
 80099ce:	47b8      	blx	r7
 80099d0:	3001      	adds	r0, #1
 80099d2:	f43f ae36 	beq.w	8009642 <_printf_float+0xbe>
 80099d6:	f108 0801 	add.w	r8, r8, #1
 80099da:	68e3      	ldr	r3, [r4, #12]
 80099dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099de:	1a5b      	subs	r3, r3, r1
 80099e0:	4543      	cmp	r3, r8
 80099e2:	dcf0      	bgt.n	80099c6 <_printf_float+0x442>
 80099e4:	e6f8      	b.n	80097d8 <_printf_float+0x254>
 80099e6:	f04f 0800 	mov.w	r8, #0
 80099ea:	f104 0919 	add.w	r9, r4, #25
 80099ee:	e7f4      	b.n	80099da <_printf_float+0x456>

080099f0 <_printf_common>:
 80099f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099f4:	4616      	mov	r6, r2
 80099f6:	4699      	mov	r9, r3
 80099f8:	688a      	ldr	r2, [r1, #8]
 80099fa:	690b      	ldr	r3, [r1, #16]
 80099fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a00:	4293      	cmp	r3, r2
 8009a02:	bfb8      	it	lt
 8009a04:	4613      	movlt	r3, r2
 8009a06:	6033      	str	r3, [r6, #0]
 8009a08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a0c:	4607      	mov	r7, r0
 8009a0e:	460c      	mov	r4, r1
 8009a10:	b10a      	cbz	r2, 8009a16 <_printf_common+0x26>
 8009a12:	3301      	adds	r3, #1
 8009a14:	6033      	str	r3, [r6, #0]
 8009a16:	6823      	ldr	r3, [r4, #0]
 8009a18:	0699      	lsls	r1, r3, #26
 8009a1a:	bf42      	ittt	mi
 8009a1c:	6833      	ldrmi	r3, [r6, #0]
 8009a1e:	3302      	addmi	r3, #2
 8009a20:	6033      	strmi	r3, [r6, #0]
 8009a22:	6825      	ldr	r5, [r4, #0]
 8009a24:	f015 0506 	ands.w	r5, r5, #6
 8009a28:	d106      	bne.n	8009a38 <_printf_common+0x48>
 8009a2a:	f104 0a19 	add.w	sl, r4, #25
 8009a2e:	68e3      	ldr	r3, [r4, #12]
 8009a30:	6832      	ldr	r2, [r6, #0]
 8009a32:	1a9b      	subs	r3, r3, r2
 8009a34:	42ab      	cmp	r3, r5
 8009a36:	dc26      	bgt.n	8009a86 <_printf_common+0x96>
 8009a38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a3c:	1e13      	subs	r3, r2, #0
 8009a3e:	6822      	ldr	r2, [r4, #0]
 8009a40:	bf18      	it	ne
 8009a42:	2301      	movne	r3, #1
 8009a44:	0692      	lsls	r2, r2, #26
 8009a46:	d42b      	bmi.n	8009aa0 <_printf_common+0xb0>
 8009a48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a4c:	4649      	mov	r1, r9
 8009a4e:	4638      	mov	r0, r7
 8009a50:	47c0      	blx	r8
 8009a52:	3001      	adds	r0, #1
 8009a54:	d01e      	beq.n	8009a94 <_printf_common+0xa4>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	6922      	ldr	r2, [r4, #16]
 8009a5a:	f003 0306 	and.w	r3, r3, #6
 8009a5e:	2b04      	cmp	r3, #4
 8009a60:	bf02      	ittt	eq
 8009a62:	68e5      	ldreq	r5, [r4, #12]
 8009a64:	6833      	ldreq	r3, [r6, #0]
 8009a66:	1aed      	subeq	r5, r5, r3
 8009a68:	68a3      	ldr	r3, [r4, #8]
 8009a6a:	bf0c      	ite	eq
 8009a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a70:	2500      	movne	r5, #0
 8009a72:	4293      	cmp	r3, r2
 8009a74:	bfc4      	itt	gt
 8009a76:	1a9b      	subgt	r3, r3, r2
 8009a78:	18ed      	addgt	r5, r5, r3
 8009a7a:	2600      	movs	r6, #0
 8009a7c:	341a      	adds	r4, #26
 8009a7e:	42b5      	cmp	r5, r6
 8009a80:	d11a      	bne.n	8009ab8 <_printf_common+0xc8>
 8009a82:	2000      	movs	r0, #0
 8009a84:	e008      	b.n	8009a98 <_printf_common+0xa8>
 8009a86:	2301      	movs	r3, #1
 8009a88:	4652      	mov	r2, sl
 8009a8a:	4649      	mov	r1, r9
 8009a8c:	4638      	mov	r0, r7
 8009a8e:	47c0      	blx	r8
 8009a90:	3001      	adds	r0, #1
 8009a92:	d103      	bne.n	8009a9c <_printf_common+0xac>
 8009a94:	f04f 30ff 	mov.w	r0, #4294967295
 8009a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a9c:	3501      	adds	r5, #1
 8009a9e:	e7c6      	b.n	8009a2e <_printf_common+0x3e>
 8009aa0:	18e1      	adds	r1, r4, r3
 8009aa2:	1c5a      	adds	r2, r3, #1
 8009aa4:	2030      	movs	r0, #48	; 0x30
 8009aa6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009aaa:	4422      	add	r2, r4
 8009aac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ab0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ab4:	3302      	adds	r3, #2
 8009ab6:	e7c7      	b.n	8009a48 <_printf_common+0x58>
 8009ab8:	2301      	movs	r3, #1
 8009aba:	4622      	mov	r2, r4
 8009abc:	4649      	mov	r1, r9
 8009abe:	4638      	mov	r0, r7
 8009ac0:	47c0      	blx	r8
 8009ac2:	3001      	adds	r0, #1
 8009ac4:	d0e6      	beq.n	8009a94 <_printf_common+0xa4>
 8009ac6:	3601      	adds	r6, #1
 8009ac8:	e7d9      	b.n	8009a7e <_printf_common+0x8e>
	...

08009acc <_printf_i>:
 8009acc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ad0:	7e0f      	ldrb	r7, [r1, #24]
 8009ad2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ad4:	2f78      	cmp	r7, #120	; 0x78
 8009ad6:	4691      	mov	r9, r2
 8009ad8:	4680      	mov	r8, r0
 8009ada:	460c      	mov	r4, r1
 8009adc:	469a      	mov	sl, r3
 8009ade:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009ae2:	d807      	bhi.n	8009af4 <_printf_i+0x28>
 8009ae4:	2f62      	cmp	r7, #98	; 0x62
 8009ae6:	d80a      	bhi.n	8009afe <_printf_i+0x32>
 8009ae8:	2f00      	cmp	r7, #0
 8009aea:	f000 80d4 	beq.w	8009c96 <_printf_i+0x1ca>
 8009aee:	2f58      	cmp	r7, #88	; 0x58
 8009af0:	f000 80c0 	beq.w	8009c74 <_printf_i+0x1a8>
 8009af4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009af8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009afc:	e03a      	b.n	8009b74 <_printf_i+0xa8>
 8009afe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b02:	2b15      	cmp	r3, #21
 8009b04:	d8f6      	bhi.n	8009af4 <_printf_i+0x28>
 8009b06:	a101      	add	r1, pc, #4	; (adr r1, 8009b0c <_printf_i+0x40>)
 8009b08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b0c:	08009b65 	.word	0x08009b65
 8009b10:	08009b79 	.word	0x08009b79
 8009b14:	08009af5 	.word	0x08009af5
 8009b18:	08009af5 	.word	0x08009af5
 8009b1c:	08009af5 	.word	0x08009af5
 8009b20:	08009af5 	.word	0x08009af5
 8009b24:	08009b79 	.word	0x08009b79
 8009b28:	08009af5 	.word	0x08009af5
 8009b2c:	08009af5 	.word	0x08009af5
 8009b30:	08009af5 	.word	0x08009af5
 8009b34:	08009af5 	.word	0x08009af5
 8009b38:	08009c7d 	.word	0x08009c7d
 8009b3c:	08009ba5 	.word	0x08009ba5
 8009b40:	08009c37 	.word	0x08009c37
 8009b44:	08009af5 	.word	0x08009af5
 8009b48:	08009af5 	.word	0x08009af5
 8009b4c:	08009c9f 	.word	0x08009c9f
 8009b50:	08009af5 	.word	0x08009af5
 8009b54:	08009ba5 	.word	0x08009ba5
 8009b58:	08009af5 	.word	0x08009af5
 8009b5c:	08009af5 	.word	0x08009af5
 8009b60:	08009c3f 	.word	0x08009c3f
 8009b64:	682b      	ldr	r3, [r5, #0]
 8009b66:	1d1a      	adds	r2, r3, #4
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	602a      	str	r2, [r5, #0]
 8009b6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b74:	2301      	movs	r3, #1
 8009b76:	e09f      	b.n	8009cb8 <_printf_i+0x1ec>
 8009b78:	6820      	ldr	r0, [r4, #0]
 8009b7a:	682b      	ldr	r3, [r5, #0]
 8009b7c:	0607      	lsls	r7, r0, #24
 8009b7e:	f103 0104 	add.w	r1, r3, #4
 8009b82:	6029      	str	r1, [r5, #0]
 8009b84:	d501      	bpl.n	8009b8a <_printf_i+0xbe>
 8009b86:	681e      	ldr	r6, [r3, #0]
 8009b88:	e003      	b.n	8009b92 <_printf_i+0xc6>
 8009b8a:	0646      	lsls	r6, r0, #25
 8009b8c:	d5fb      	bpl.n	8009b86 <_printf_i+0xba>
 8009b8e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009b92:	2e00      	cmp	r6, #0
 8009b94:	da03      	bge.n	8009b9e <_printf_i+0xd2>
 8009b96:	232d      	movs	r3, #45	; 0x2d
 8009b98:	4276      	negs	r6, r6
 8009b9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b9e:	485a      	ldr	r0, [pc, #360]	; (8009d08 <_printf_i+0x23c>)
 8009ba0:	230a      	movs	r3, #10
 8009ba2:	e012      	b.n	8009bca <_printf_i+0xfe>
 8009ba4:	682b      	ldr	r3, [r5, #0]
 8009ba6:	6820      	ldr	r0, [r4, #0]
 8009ba8:	1d19      	adds	r1, r3, #4
 8009baa:	6029      	str	r1, [r5, #0]
 8009bac:	0605      	lsls	r5, r0, #24
 8009bae:	d501      	bpl.n	8009bb4 <_printf_i+0xe8>
 8009bb0:	681e      	ldr	r6, [r3, #0]
 8009bb2:	e002      	b.n	8009bba <_printf_i+0xee>
 8009bb4:	0641      	lsls	r1, r0, #25
 8009bb6:	d5fb      	bpl.n	8009bb0 <_printf_i+0xe4>
 8009bb8:	881e      	ldrh	r6, [r3, #0]
 8009bba:	4853      	ldr	r0, [pc, #332]	; (8009d08 <_printf_i+0x23c>)
 8009bbc:	2f6f      	cmp	r7, #111	; 0x6f
 8009bbe:	bf0c      	ite	eq
 8009bc0:	2308      	moveq	r3, #8
 8009bc2:	230a      	movne	r3, #10
 8009bc4:	2100      	movs	r1, #0
 8009bc6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bca:	6865      	ldr	r5, [r4, #4]
 8009bcc:	60a5      	str	r5, [r4, #8]
 8009bce:	2d00      	cmp	r5, #0
 8009bd0:	bfa2      	ittt	ge
 8009bd2:	6821      	ldrge	r1, [r4, #0]
 8009bd4:	f021 0104 	bicge.w	r1, r1, #4
 8009bd8:	6021      	strge	r1, [r4, #0]
 8009bda:	b90e      	cbnz	r6, 8009be0 <_printf_i+0x114>
 8009bdc:	2d00      	cmp	r5, #0
 8009bde:	d04b      	beq.n	8009c78 <_printf_i+0x1ac>
 8009be0:	4615      	mov	r5, r2
 8009be2:	fbb6 f1f3 	udiv	r1, r6, r3
 8009be6:	fb03 6711 	mls	r7, r3, r1, r6
 8009bea:	5dc7      	ldrb	r7, [r0, r7]
 8009bec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009bf0:	4637      	mov	r7, r6
 8009bf2:	42bb      	cmp	r3, r7
 8009bf4:	460e      	mov	r6, r1
 8009bf6:	d9f4      	bls.n	8009be2 <_printf_i+0x116>
 8009bf8:	2b08      	cmp	r3, #8
 8009bfa:	d10b      	bne.n	8009c14 <_printf_i+0x148>
 8009bfc:	6823      	ldr	r3, [r4, #0]
 8009bfe:	07de      	lsls	r6, r3, #31
 8009c00:	d508      	bpl.n	8009c14 <_printf_i+0x148>
 8009c02:	6923      	ldr	r3, [r4, #16]
 8009c04:	6861      	ldr	r1, [r4, #4]
 8009c06:	4299      	cmp	r1, r3
 8009c08:	bfde      	ittt	le
 8009c0a:	2330      	movle	r3, #48	; 0x30
 8009c0c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c10:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009c14:	1b52      	subs	r2, r2, r5
 8009c16:	6122      	str	r2, [r4, #16]
 8009c18:	f8cd a000 	str.w	sl, [sp]
 8009c1c:	464b      	mov	r3, r9
 8009c1e:	aa03      	add	r2, sp, #12
 8009c20:	4621      	mov	r1, r4
 8009c22:	4640      	mov	r0, r8
 8009c24:	f7ff fee4 	bl	80099f0 <_printf_common>
 8009c28:	3001      	adds	r0, #1
 8009c2a:	d14a      	bne.n	8009cc2 <_printf_i+0x1f6>
 8009c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c30:	b004      	add	sp, #16
 8009c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c36:	6823      	ldr	r3, [r4, #0]
 8009c38:	f043 0320 	orr.w	r3, r3, #32
 8009c3c:	6023      	str	r3, [r4, #0]
 8009c3e:	4833      	ldr	r0, [pc, #204]	; (8009d0c <_printf_i+0x240>)
 8009c40:	2778      	movs	r7, #120	; 0x78
 8009c42:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009c46:	6823      	ldr	r3, [r4, #0]
 8009c48:	6829      	ldr	r1, [r5, #0]
 8009c4a:	061f      	lsls	r7, r3, #24
 8009c4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c50:	d402      	bmi.n	8009c58 <_printf_i+0x18c>
 8009c52:	065f      	lsls	r7, r3, #25
 8009c54:	bf48      	it	mi
 8009c56:	b2b6      	uxthmi	r6, r6
 8009c58:	07df      	lsls	r7, r3, #31
 8009c5a:	bf48      	it	mi
 8009c5c:	f043 0320 	orrmi.w	r3, r3, #32
 8009c60:	6029      	str	r1, [r5, #0]
 8009c62:	bf48      	it	mi
 8009c64:	6023      	strmi	r3, [r4, #0]
 8009c66:	b91e      	cbnz	r6, 8009c70 <_printf_i+0x1a4>
 8009c68:	6823      	ldr	r3, [r4, #0]
 8009c6a:	f023 0320 	bic.w	r3, r3, #32
 8009c6e:	6023      	str	r3, [r4, #0]
 8009c70:	2310      	movs	r3, #16
 8009c72:	e7a7      	b.n	8009bc4 <_printf_i+0xf8>
 8009c74:	4824      	ldr	r0, [pc, #144]	; (8009d08 <_printf_i+0x23c>)
 8009c76:	e7e4      	b.n	8009c42 <_printf_i+0x176>
 8009c78:	4615      	mov	r5, r2
 8009c7a:	e7bd      	b.n	8009bf8 <_printf_i+0x12c>
 8009c7c:	682b      	ldr	r3, [r5, #0]
 8009c7e:	6826      	ldr	r6, [r4, #0]
 8009c80:	6961      	ldr	r1, [r4, #20]
 8009c82:	1d18      	adds	r0, r3, #4
 8009c84:	6028      	str	r0, [r5, #0]
 8009c86:	0635      	lsls	r5, r6, #24
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	d501      	bpl.n	8009c90 <_printf_i+0x1c4>
 8009c8c:	6019      	str	r1, [r3, #0]
 8009c8e:	e002      	b.n	8009c96 <_printf_i+0x1ca>
 8009c90:	0670      	lsls	r0, r6, #25
 8009c92:	d5fb      	bpl.n	8009c8c <_printf_i+0x1c0>
 8009c94:	8019      	strh	r1, [r3, #0]
 8009c96:	2300      	movs	r3, #0
 8009c98:	6123      	str	r3, [r4, #16]
 8009c9a:	4615      	mov	r5, r2
 8009c9c:	e7bc      	b.n	8009c18 <_printf_i+0x14c>
 8009c9e:	682b      	ldr	r3, [r5, #0]
 8009ca0:	1d1a      	adds	r2, r3, #4
 8009ca2:	602a      	str	r2, [r5, #0]
 8009ca4:	681d      	ldr	r5, [r3, #0]
 8009ca6:	6862      	ldr	r2, [r4, #4]
 8009ca8:	2100      	movs	r1, #0
 8009caa:	4628      	mov	r0, r5
 8009cac:	f7f6 faa0 	bl	80001f0 <memchr>
 8009cb0:	b108      	cbz	r0, 8009cb6 <_printf_i+0x1ea>
 8009cb2:	1b40      	subs	r0, r0, r5
 8009cb4:	6060      	str	r0, [r4, #4]
 8009cb6:	6863      	ldr	r3, [r4, #4]
 8009cb8:	6123      	str	r3, [r4, #16]
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cc0:	e7aa      	b.n	8009c18 <_printf_i+0x14c>
 8009cc2:	6923      	ldr	r3, [r4, #16]
 8009cc4:	462a      	mov	r2, r5
 8009cc6:	4649      	mov	r1, r9
 8009cc8:	4640      	mov	r0, r8
 8009cca:	47d0      	blx	sl
 8009ccc:	3001      	adds	r0, #1
 8009cce:	d0ad      	beq.n	8009c2c <_printf_i+0x160>
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	079b      	lsls	r3, r3, #30
 8009cd4:	d413      	bmi.n	8009cfe <_printf_i+0x232>
 8009cd6:	68e0      	ldr	r0, [r4, #12]
 8009cd8:	9b03      	ldr	r3, [sp, #12]
 8009cda:	4298      	cmp	r0, r3
 8009cdc:	bfb8      	it	lt
 8009cde:	4618      	movlt	r0, r3
 8009ce0:	e7a6      	b.n	8009c30 <_printf_i+0x164>
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	4632      	mov	r2, r6
 8009ce6:	4649      	mov	r1, r9
 8009ce8:	4640      	mov	r0, r8
 8009cea:	47d0      	blx	sl
 8009cec:	3001      	adds	r0, #1
 8009cee:	d09d      	beq.n	8009c2c <_printf_i+0x160>
 8009cf0:	3501      	adds	r5, #1
 8009cf2:	68e3      	ldr	r3, [r4, #12]
 8009cf4:	9903      	ldr	r1, [sp, #12]
 8009cf6:	1a5b      	subs	r3, r3, r1
 8009cf8:	42ab      	cmp	r3, r5
 8009cfa:	dcf2      	bgt.n	8009ce2 <_printf_i+0x216>
 8009cfc:	e7eb      	b.n	8009cd6 <_printf_i+0x20a>
 8009cfe:	2500      	movs	r5, #0
 8009d00:	f104 0619 	add.w	r6, r4, #25
 8009d04:	e7f5      	b.n	8009cf2 <_printf_i+0x226>
 8009d06:	bf00      	nop
 8009d08:	0800f9bf 	.word	0x0800f9bf
 8009d0c:	0800f9d0 	.word	0x0800f9d0

08009d10 <std>:
 8009d10:	2300      	movs	r3, #0
 8009d12:	b510      	push	{r4, lr}
 8009d14:	4604      	mov	r4, r0
 8009d16:	e9c0 3300 	strd	r3, r3, [r0]
 8009d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d1e:	6083      	str	r3, [r0, #8]
 8009d20:	8181      	strh	r1, [r0, #12]
 8009d22:	6643      	str	r3, [r0, #100]	; 0x64
 8009d24:	81c2      	strh	r2, [r0, #14]
 8009d26:	6183      	str	r3, [r0, #24]
 8009d28:	4619      	mov	r1, r3
 8009d2a:	2208      	movs	r2, #8
 8009d2c:	305c      	adds	r0, #92	; 0x5c
 8009d2e:	f000 f902 	bl	8009f36 <memset>
 8009d32:	4b05      	ldr	r3, [pc, #20]	; (8009d48 <std+0x38>)
 8009d34:	6263      	str	r3, [r4, #36]	; 0x24
 8009d36:	4b05      	ldr	r3, [pc, #20]	; (8009d4c <std+0x3c>)
 8009d38:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d3a:	4b05      	ldr	r3, [pc, #20]	; (8009d50 <std+0x40>)
 8009d3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d3e:	4b05      	ldr	r3, [pc, #20]	; (8009d54 <std+0x44>)
 8009d40:	6224      	str	r4, [r4, #32]
 8009d42:	6323      	str	r3, [r4, #48]	; 0x30
 8009d44:	bd10      	pop	{r4, pc}
 8009d46:	bf00      	nop
 8009d48:	08009eb1 	.word	0x08009eb1
 8009d4c:	08009ed3 	.word	0x08009ed3
 8009d50:	08009f0b 	.word	0x08009f0b
 8009d54:	08009f2f 	.word	0x08009f2f

08009d58 <stdio_exit_handler>:
 8009d58:	4a02      	ldr	r2, [pc, #8]	; (8009d64 <stdio_exit_handler+0xc>)
 8009d5a:	4903      	ldr	r1, [pc, #12]	; (8009d68 <stdio_exit_handler+0x10>)
 8009d5c:	4803      	ldr	r0, [pc, #12]	; (8009d6c <stdio_exit_handler+0x14>)
 8009d5e:	f000 b869 	b.w	8009e34 <_fwalk_sglue>
 8009d62:	bf00      	nop
 8009d64:	20000048 	.word	0x20000048
 8009d68:	0800c499 	.word	0x0800c499
 8009d6c:	200001c0 	.word	0x200001c0

08009d70 <cleanup_stdio>:
 8009d70:	6841      	ldr	r1, [r0, #4]
 8009d72:	4b0c      	ldr	r3, [pc, #48]	; (8009da4 <cleanup_stdio+0x34>)
 8009d74:	4299      	cmp	r1, r3
 8009d76:	b510      	push	{r4, lr}
 8009d78:	4604      	mov	r4, r0
 8009d7a:	d001      	beq.n	8009d80 <cleanup_stdio+0x10>
 8009d7c:	f002 fb8c 	bl	800c498 <_fflush_r>
 8009d80:	68a1      	ldr	r1, [r4, #8]
 8009d82:	4b09      	ldr	r3, [pc, #36]	; (8009da8 <cleanup_stdio+0x38>)
 8009d84:	4299      	cmp	r1, r3
 8009d86:	d002      	beq.n	8009d8e <cleanup_stdio+0x1e>
 8009d88:	4620      	mov	r0, r4
 8009d8a:	f002 fb85 	bl	800c498 <_fflush_r>
 8009d8e:	68e1      	ldr	r1, [r4, #12]
 8009d90:	4b06      	ldr	r3, [pc, #24]	; (8009dac <cleanup_stdio+0x3c>)
 8009d92:	4299      	cmp	r1, r3
 8009d94:	d004      	beq.n	8009da0 <cleanup_stdio+0x30>
 8009d96:	4620      	mov	r0, r4
 8009d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d9c:	f002 bb7c 	b.w	800c498 <_fflush_r>
 8009da0:	bd10      	pop	{r4, pc}
 8009da2:	bf00      	nop
 8009da4:	20000f10 	.word	0x20000f10
 8009da8:	20000f78 	.word	0x20000f78
 8009dac:	20000fe0 	.word	0x20000fe0

08009db0 <global_stdio_init.part.0>:
 8009db0:	b510      	push	{r4, lr}
 8009db2:	4b0b      	ldr	r3, [pc, #44]	; (8009de0 <global_stdio_init.part.0+0x30>)
 8009db4:	4c0b      	ldr	r4, [pc, #44]	; (8009de4 <global_stdio_init.part.0+0x34>)
 8009db6:	4a0c      	ldr	r2, [pc, #48]	; (8009de8 <global_stdio_init.part.0+0x38>)
 8009db8:	601a      	str	r2, [r3, #0]
 8009dba:	4620      	mov	r0, r4
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	2104      	movs	r1, #4
 8009dc0:	f7ff ffa6 	bl	8009d10 <std>
 8009dc4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009dc8:	2201      	movs	r2, #1
 8009dca:	2109      	movs	r1, #9
 8009dcc:	f7ff ffa0 	bl	8009d10 <std>
 8009dd0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009dd4:	2202      	movs	r2, #2
 8009dd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dda:	2112      	movs	r1, #18
 8009ddc:	f7ff bf98 	b.w	8009d10 <std>
 8009de0:	20001048 	.word	0x20001048
 8009de4:	20000f10 	.word	0x20000f10
 8009de8:	08009d59 	.word	0x08009d59

08009dec <__sfp_lock_acquire>:
 8009dec:	4801      	ldr	r0, [pc, #4]	; (8009df4 <__sfp_lock_acquire+0x8>)
 8009dee:	f000 b99f 	b.w	800a130 <__retarget_lock_acquire_recursive>
 8009df2:	bf00      	nop
 8009df4:	20001051 	.word	0x20001051

08009df8 <__sfp_lock_release>:
 8009df8:	4801      	ldr	r0, [pc, #4]	; (8009e00 <__sfp_lock_release+0x8>)
 8009dfa:	f000 b99a 	b.w	800a132 <__retarget_lock_release_recursive>
 8009dfe:	bf00      	nop
 8009e00:	20001051 	.word	0x20001051

08009e04 <__sinit>:
 8009e04:	b510      	push	{r4, lr}
 8009e06:	4604      	mov	r4, r0
 8009e08:	f7ff fff0 	bl	8009dec <__sfp_lock_acquire>
 8009e0c:	6a23      	ldr	r3, [r4, #32]
 8009e0e:	b11b      	cbz	r3, 8009e18 <__sinit+0x14>
 8009e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e14:	f7ff bff0 	b.w	8009df8 <__sfp_lock_release>
 8009e18:	4b04      	ldr	r3, [pc, #16]	; (8009e2c <__sinit+0x28>)
 8009e1a:	6223      	str	r3, [r4, #32]
 8009e1c:	4b04      	ldr	r3, [pc, #16]	; (8009e30 <__sinit+0x2c>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1f5      	bne.n	8009e10 <__sinit+0xc>
 8009e24:	f7ff ffc4 	bl	8009db0 <global_stdio_init.part.0>
 8009e28:	e7f2      	b.n	8009e10 <__sinit+0xc>
 8009e2a:	bf00      	nop
 8009e2c:	08009d71 	.word	0x08009d71
 8009e30:	20001048 	.word	0x20001048

08009e34 <_fwalk_sglue>:
 8009e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e38:	4607      	mov	r7, r0
 8009e3a:	4688      	mov	r8, r1
 8009e3c:	4614      	mov	r4, r2
 8009e3e:	2600      	movs	r6, #0
 8009e40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e44:	f1b9 0901 	subs.w	r9, r9, #1
 8009e48:	d505      	bpl.n	8009e56 <_fwalk_sglue+0x22>
 8009e4a:	6824      	ldr	r4, [r4, #0]
 8009e4c:	2c00      	cmp	r4, #0
 8009e4e:	d1f7      	bne.n	8009e40 <_fwalk_sglue+0xc>
 8009e50:	4630      	mov	r0, r6
 8009e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e56:	89ab      	ldrh	r3, [r5, #12]
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d907      	bls.n	8009e6c <_fwalk_sglue+0x38>
 8009e5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e60:	3301      	adds	r3, #1
 8009e62:	d003      	beq.n	8009e6c <_fwalk_sglue+0x38>
 8009e64:	4629      	mov	r1, r5
 8009e66:	4638      	mov	r0, r7
 8009e68:	47c0      	blx	r8
 8009e6a:	4306      	orrs	r6, r0
 8009e6c:	3568      	adds	r5, #104	; 0x68
 8009e6e:	e7e9      	b.n	8009e44 <_fwalk_sglue+0x10>

08009e70 <siprintf>:
 8009e70:	b40e      	push	{r1, r2, r3}
 8009e72:	b500      	push	{lr}
 8009e74:	b09c      	sub	sp, #112	; 0x70
 8009e76:	ab1d      	add	r3, sp, #116	; 0x74
 8009e78:	9002      	str	r0, [sp, #8]
 8009e7a:	9006      	str	r0, [sp, #24]
 8009e7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e80:	4809      	ldr	r0, [pc, #36]	; (8009ea8 <siprintf+0x38>)
 8009e82:	9107      	str	r1, [sp, #28]
 8009e84:	9104      	str	r1, [sp, #16]
 8009e86:	4909      	ldr	r1, [pc, #36]	; (8009eac <siprintf+0x3c>)
 8009e88:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e8c:	9105      	str	r1, [sp, #20]
 8009e8e:	6800      	ldr	r0, [r0, #0]
 8009e90:	9301      	str	r3, [sp, #4]
 8009e92:	a902      	add	r1, sp, #8
 8009e94:	f002 f97c 	bl	800c190 <_svfiprintf_r>
 8009e98:	9b02      	ldr	r3, [sp, #8]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	701a      	strb	r2, [r3, #0]
 8009e9e:	b01c      	add	sp, #112	; 0x70
 8009ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ea4:	b003      	add	sp, #12
 8009ea6:	4770      	bx	lr
 8009ea8:	2000020c 	.word	0x2000020c
 8009eac:	ffff0208 	.word	0xffff0208

08009eb0 <__sread>:
 8009eb0:	b510      	push	{r4, lr}
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb8:	f000 f8ec 	bl	800a094 <_read_r>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	bfab      	itete	ge
 8009ec0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8009ec4:	181b      	addge	r3, r3, r0
 8009ec6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009eca:	bfac      	ite	ge
 8009ecc:	6563      	strge	r3, [r4, #84]	; 0x54
 8009ece:	81a3      	strhlt	r3, [r4, #12]
 8009ed0:	bd10      	pop	{r4, pc}

08009ed2 <__swrite>:
 8009ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed6:	461f      	mov	r7, r3
 8009ed8:	898b      	ldrh	r3, [r1, #12]
 8009eda:	05db      	lsls	r3, r3, #23
 8009edc:	4605      	mov	r5, r0
 8009ede:	460c      	mov	r4, r1
 8009ee0:	4616      	mov	r6, r2
 8009ee2:	d505      	bpl.n	8009ef0 <__swrite+0x1e>
 8009ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee8:	2302      	movs	r3, #2
 8009eea:	2200      	movs	r2, #0
 8009eec:	f000 f8c0 	bl	800a070 <_lseek_r>
 8009ef0:	89a3      	ldrh	r3, [r4, #12]
 8009ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ef6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009efa:	81a3      	strh	r3, [r4, #12]
 8009efc:	4632      	mov	r2, r6
 8009efe:	463b      	mov	r3, r7
 8009f00:	4628      	mov	r0, r5
 8009f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f06:	f000 b8d7 	b.w	800a0b8 <_write_r>

08009f0a <__sseek>:
 8009f0a:	b510      	push	{r4, lr}
 8009f0c:	460c      	mov	r4, r1
 8009f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f12:	f000 f8ad 	bl	800a070 <_lseek_r>
 8009f16:	1c43      	adds	r3, r0, #1
 8009f18:	89a3      	ldrh	r3, [r4, #12]
 8009f1a:	bf15      	itete	ne
 8009f1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009f1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009f22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009f26:	81a3      	strheq	r3, [r4, #12]
 8009f28:	bf18      	it	ne
 8009f2a:	81a3      	strhne	r3, [r4, #12]
 8009f2c:	bd10      	pop	{r4, pc}

08009f2e <__sclose>:
 8009f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f32:	f000 b88d 	b.w	800a050 <_close_r>

08009f36 <memset>:
 8009f36:	4402      	add	r2, r0
 8009f38:	4603      	mov	r3, r0
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d100      	bne.n	8009f40 <memset+0xa>
 8009f3e:	4770      	bx	lr
 8009f40:	f803 1b01 	strb.w	r1, [r3], #1
 8009f44:	e7f9      	b.n	8009f3a <memset+0x4>

08009f46 <strncmp>:
 8009f46:	b510      	push	{r4, lr}
 8009f48:	b16a      	cbz	r2, 8009f66 <strncmp+0x20>
 8009f4a:	3901      	subs	r1, #1
 8009f4c:	1884      	adds	r4, r0, r2
 8009f4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f52:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d103      	bne.n	8009f62 <strncmp+0x1c>
 8009f5a:	42a0      	cmp	r0, r4
 8009f5c:	d001      	beq.n	8009f62 <strncmp+0x1c>
 8009f5e:	2a00      	cmp	r2, #0
 8009f60:	d1f5      	bne.n	8009f4e <strncmp+0x8>
 8009f62:	1ad0      	subs	r0, r2, r3
 8009f64:	bd10      	pop	{r4, pc}
 8009f66:	4610      	mov	r0, r2
 8009f68:	e7fc      	b.n	8009f64 <strncmp+0x1e>

08009f6a <strncpy>:
 8009f6a:	b510      	push	{r4, lr}
 8009f6c:	3901      	subs	r1, #1
 8009f6e:	4603      	mov	r3, r0
 8009f70:	b132      	cbz	r2, 8009f80 <strncpy+0x16>
 8009f72:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009f76:	f803 4b01 	strb.w	r4, [r3], #1
 8009f7a:	3a01      	subs	r2, #1
 8009f7c:	2c00      	cmp	r4, #0
 8009f7e:	d1f7      	bne.n	8009f70 <strncpy+0x6>
 8009f80:	441a      	add	r2, r3
 8009f82:	2100      	movs	r1, #0
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d100      	bne.n	8009f8a <strncpy+0x20>
 8009f88:	bd10      	pop	{r4, pc}
 8009f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8009f8e:	e7f9      	b.n	8009f84 <strncpy+0x1a>

08009f90 <strtok>:
 8009f90:	4b16      	ldr	r3, [pc, #88]	; (8009fec <strtok+0x5c>)
 8009f92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f94:	681e      	ldr	r6, [r3, #0]
 8009f96:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8009f98:	4605      	mov	r5, r0
 8009f9a:	b9fc      	cbnz	r4, 8009fdc <strtok+0x4c>
 8009f9c:	2050      	movs	r0, #80	; 0x50
 8009f9e:	9101      	str	r1, [sp, #4]
 8009fa0:	f001 fb1c 	bl	800b5dc <malloc>
 8009fa4:	9901      	ldr	r1, [sp, #4]
 8009fa6:	6470      	str	r0, [r6, #68]	; 0x44
 8009fa8:	4602      	mov	r2, r0
 8009faa:	b920      	cbnz	r0, 8009fb6 <strtok+0x26>
 8009fac:	4b10      	ldr	r3, [pc, #64]	; (8009ff0 <strtok+0x60>)
 8009fae:	4811      	ldr	r0, [pc, #68]	; (8009ff4 <strtok+0x64>)
 8009fb0:	215b      	movs	r1, #91	; 0x5b
 8009fb2:	f000 f8d5 	bl	800a160 <__assert_func>
 8009fb6:	e9c0 4400 	strd	r4, r4, [r0]
 8009fba:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009fbe:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009fc2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009fc6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009fca:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009fce:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009fd2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009fd6:	6184      	str	r4, [r0, #24]
 8009fd8:	7704      	strb	r4, [r0, #28]
 8009fda:	6244      	str	r4, [r0, #36]	; 0x24
 8009fdc:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8009fde:	2301      	movs	r3, #1
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	b002      	add	sp, #8
 8009fe4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009fe8:	f000 b806 	b.w	8009ff8 <__strtok_r>
 8009fec:	2000020c 	.word	0x2000020c
 8009ff0:	0800f9e1 	.word	0x0800f9e1
 8009ff4:	0800f9f8 	.word	0x0800f9f8

08009ff8 <__strtok_r>:
 8009ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ffa:	b908      	cbnz	r0, 800a000 <__strtok_r+0x8>
 8009ffc:	6810      	ldr	r0, [r2, #0]
 8009ffe:	b188      	cbz	r0, 800a024 <__strtok_r+0x2c>
 800a000:	4604      	mov	r4, r0
 800a002:	4620      	mov	r0, r4
 800a004:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a008:	460f      	mov	r7, r1
 800a00a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a00e:	b91e      	cbnz	r6, 800a018 <__strtok_r+0x20>
 800a010:	b965      	cbnz	r5, 800a02c <__strtok_r+0x34>
 800a012:	6015      	str	r5, [r2, #0]
 800a014:	4628      	mov	r0, r5
 800a016:	e005      	b.n	800a024 <__strtok_r+0x2c>
 800a018:	42b5      	cmp	r5, r6
 800a01a:	d1f6      	bne.n	800a00a <__strtok_r+0x12>
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d1f0      	bne.n	800a002 <__strtok_r+0xa>
 800a020:	6014      	str	r4, [r2, #0]
 800a022:	7003      	strb	r3, [r0, #0]
 800a024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a026:	461c      	mov	r4, r3
 800a028:	e00c      	b.n	800a044 <__strtok_r+0x4c>
 800a02a:	b915      	cbnz	r5, 800a032 <__strtok_r+0x3a>
 800a02c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a030:	460e      	mov	r6, r1
 800a032:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a036:	42ab      	cmp	r3, r5
 800a038:	d1f7      	bne.n	800a02a <__strtok_r+0x32>
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d0f3      	beq.n	800a026 <__strtok_r+0x2e>
 800a03e:	2300      	movs	r3, #0
 800a040:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a044:	6014      	str	r4, [r2, #0]
 800a046:	e7ed      	b.n	800a024 <__strtok_r+0x2c>

0800a048 <_localeconv_r>:
 800a048:	4800      	ldr	r0, [pc, #0]	; (800a04c <_localeconv_r+0x4>)
 800a04a:	4770      	bx	lr
 800a04c:	20000144 	.word	0x20000144

0800a050 <_close_r>:
 800a050:	b538      	push	{r3, r4, r5, lr}
 800a052:	4d06      	ldr	r5, [pc, #24]	; (800a06c <_close_r+0x1c>)
 800a054:	2300      	movs	r3, #0
 800a056:	4604      	mov	r4, r0
 800a058:	4608      	mov	r0, r1
 800a05a:	602b      	str	r3, [r5, #0]
 800a05c:	f7f9 f959 	bl	8003312 <_close>
 800a060:	1c43      	adds	r3, r0, #1
 800a062:	d102      	bne.n	800a06a <_close_r+0x1a>
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	b103      	cbz	r3, 800a06a <_close_r+0x1a>
 800a068:	6023      	str	r3, [r4, #0]
 800a06a:	bd38      	pop	{r3, r4, r5, pc}
 800a06c:	2000104c 	.word	0x2000104c

0800a070 <_lseek_r>:
 800a070:	b538      	push	{r3, r4, r5, lr}
 800a072:	4d07      	ldr	r5, [pc, #28]	; (800a090 <_lseek_r+0x20>)
 800a074:	4604      	mov	r4, r0
 800a076:	4608      	mov	r0, r1
 800a078:	4611      	mov	r1, r2
 800a07a:	2200      	movs	r2, #0
 800a07c:	602a      	str	r2, [r5, #0]
 800a07e:	461a      	mov	r2, r3
 800a080:	f7f9 f96e 	bl	8003360 <_lseek>
 800a084:	1c43      	adds	r3, r0, #1
 800a086:	d102      	bne.n	800a08e <_lseek_r+0x1e>
 800a088:	682b      	ldr	r3, [r5, #0]
 800a08a:	b103      	cbz	r3, 800a08e <_lseek_r+0x1e>
 800a08c:	6023      	str	r3, [r4, #0]
 800a08e:	bd38      	pop	{r3, r4, r5, pc}
 800a090:	2000104c 	.word	0x2000104c

0800a094 <_read_r>:
 800a094:	b538      	push	{r3, r4, r5, lr}
 800a096:	4d07      	ldr	r5, [pc, #28]	; (800a0b4 <_read_r+0x20>)
 800a098:	4604      	mov	r4, r0
 800a09a:	4608      	mov	r0, r1
 800a09c:	4611      	mov	r1, r2
 800a09e:	2200      	movs	r2, #0
 800a0a0:	602a      	str	r2, [r5, #0]
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	f7f9 f8fc 	bl	80032a0 <_read>
 800a0a8:	1c43      	adds	r3, r0, #1
 800a0aa:	d102      	bne.n	800a0b2 <_read_r+0x1e>
 800a0ac:	682b      	ldr	r3, [r5, #0]
 800a0ae:	b103      	cbz	r3, 800a0b2 <_read_r+0x1e>
 800a0b0:	6023      	str	r3, [r4, #0]
 800a0b2:	bd38      	pop	{r3, r4, r5, pc}
 800a0b4:	2000104c 	.word	0x2000104c

0800a0b8 <_write_r>:
 800a0b8:	b538      	push	{r3, r4, r5, lr}
 800a0ba:	4d07      	ldr	r5, [pc, #28]	; (800a0d8 <_write_r+0x20>)
 800a0bc:	4604      	mov	r4, r0
 800a0be:	4608      	mov	r0, r1
 800a0c0:	4611      	mov	r1, r2
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	602a      	str	r2, [r5, #0]
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	f7f9 f907 	bl	80032da <_write>
 800a0cc:	1c43      	adds	r3, r0, #1
 800a0ce:	d102      	bne.n	800a0d6 <_write_r+0x1e>
 800a0d0:	682b      	ldr	r3, [r5, #0]
 800a0d2:	b103      	cbz	r3, 800a0d6 <_write_r+0x1e>
 800a0d4:	6023      	str	r3, [r4, #0]
 800a0d6:	bd38      	pop	{r3, r4, r5, pc}
 800a0d8:	2000104c 	.word	0x2000104c

0800a0dc <__errno>:
 800a0dc:	4b01      	ldr	r3, [pc, #4]	; (800a0e4 <__errno+0x8>)
 800a0de:	6818      	ldr	r0, [r3, #0]
 800a0e0:	4770      	bx	lr
 800a0e2:	bf00      	nop
 800a0e4:	2000020c 	.word	0x2000020c

0800a0e8 <__libc_init_array>:
 800a0e8:	b570      	push	{r4, r5, r6, lr}
 800a0ea:	4d0d      	ldr	r5, [pc, #52]	; (800a120 <__libc_init_array+0x38>)
 800a0ec:	4c0d      	ldr	r4, [pc, #52]	; (800a124 <__libc_init_array+0x3c>)
 800a0ee:	1b64      	subs	r4, r4, r5
 800a0f0:	10a4      	asrs	r4, r4, #2
 800a0f2:	2600      	movs	r6, #0
 800a0f4:	42a6      	cmp	r6, r4
 800a0f6:	d109      	bne.n	800a10c <__libc_init_array+0x24>
 800a0f8:	4d0b      	ldr	r5, [pc, #44]	; (800a128 <__libc_init_array+0x40>)
 800a0fa:	4c0c      	ldr	r4, [pc, #48]	; (800a12c <__libc_init_array+0x44>)
 800a0fc:	f004 f952 	bl	800e3a4 <_init>
 800a100:	1b64      	subs	r4, r4, r5
 800a102:	10a4      	asrs	r4, r4, #2
 800a104:	2600      	movs	r6, #0
 800a106:	42a6      	cmp	r6, r4
 800a108:	d105      	bne.n	800a116 <__libc_init_array+0x2e>
 800a10a:	bd70      	pop	{r4, r5, r6, pc}
 800a10c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a110:	4798      	blx	r3
 800a112:	3601      	adds	r6, #1
 800a114:	e7ee      	b.n	800a0f4 <__libc_init_array+0xc>
 800a116:	f855 3b04 	ldr.w	r3, [r5], #4
 800a11a:	4798      	blx	r3
 800a11c:	3601      	adds	r6, #1
 800a11e:	e7f2      	b.n	800a106 <__libc_init_array+0x1e>
 800a120:	08010028 	.word	0x08010028
 800a124:	08010028 	.word	0x08010028
 800a128:	08010028 	.word	0x08010028
 800a12c:	0801002c 	.word	0x0801002c

0800a130 <__retarget_lock_acquire_recursive>:
 800a130:	4770      	bx	lr

0800a132 <__retarget_lock_release_recursive>:
 800a132:	4770      	bx	lr

0800a134 <memcpy>:
 800a134:	440a      	add	r2, r1
 800a136:	4291      	cmp	r1, r2
 800a138:	f100 33ff 	add.w	r3, r0, #4294967295
 800a13c:	d100      	bne.n	800a140 <memcpy+0xc>
 800a13e:	4770      	bx	lr
 800a140:	b510      	push	{r4, lr}
 800a142:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a146:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a14a:	4291      	cmp	r1, r2
 800a14c:	d1f9      	bne.n	800a142 <memcpy+0xe>
 800a14e:	bd10      	pop	{r4, pc}

0800a150 <nan>:
 800a150:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a158 <nan+0x8>
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	00000000 	.word	0x00000000
 800a15c:	7ff80000 	.word	0x7ff80000

0800a160 <__assert_func>:
 800a160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a162:	4614      	mov	r4, r2
 800a164:	461a      	mov	r2, r3
 800a166:	4b09      	ldr	r3, [pc, #36]	; (800a18c <__assert_func+0x2c>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4605      	mov	r5, r0
 800a16c:	68d8      	ldr	r0, [r3, #12]
 800a16e:	b14c      	cbz	r4, 800a184 <__assert_func+0x24>
 800a170:	4b07      	ldr	r3, [pc, #28]	; (800a190 <__assert_func+0x30>)
 800a172:	9100      	str	r1, [sp, #0]
 800a174:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a178:	4906      	ldr	r1, [pc, #24]	; (800a194 <__assert_func+0x34>)
 800a17a:	462b      	mov	r3, r5
 800a17c:	f002 f9b4 	bl	800c4e8 <fiprintf>
 800a180:	f002 f9ee 	bl	800c560 <abort>
 800a184:	4b04      	ldr	r3, [pc, #16]	; (800a198 <__assert_func+0x38>)
 800a186:	461c      	mov	r4, r3
 800a188:	e7f3      	b.n	800a172 <__assert_func+0x12>
 800a18a:	bf00      	nop
 800a18c:	2000020c 	.word	0x2000020c
 800a190:	0800fa5a 	.word	0x0800fa5a
 800a194:	0800fa67 	.word	0x0800fa67
 800a198:	0800fa95 	.word	0x0800fa95

0800a19c <quorem>:
 800a19c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a0:	6903      	ldr	r3, [r0, #16]
 800a1a2:	690c      	ldr	r4, [r1, #16]
 800a1a4:	42a3      	cmp	r3, r4
 800a1a6:	4607      	mov	r7, r0
 800a1a8:	db7e      	blt.n	800a2a8 <quorem+0x10c>
 800a1aa:	3c01      	subs	r4, #1
 800a1ac:	f101 0814 	add.w	r8, r1, #20
 800a1b0:	f100 0514 	add.w	r5, r0, #20
 800a1b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1b8:	9301      	str	r3, [sp, #4]
 800a1ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a1be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a1ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a1ce:	fbb2 f6f3 	udiv	r6, r2, r3
 800a1d2:	d331      	bcc.n	800a238 <quorem+0x9c>
 800a1d4:	f04f 0e00 	mov.w	lr, #0
 800a1d8:	4640      	mov	r0, r8
 800a1da:	46ac      	mov	ip, r5
 800a1dc:	46f2      	mov	sl, lr
 800a1de:	f850 2b04 	ldr.w	r2, [r0], #4
 800a1e2:	b293      	uxth	r3, r2
 800a1e4:	fb06 e303 	mla	r3, r6, r3, lr
 800a1e8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a1ec:	0c1a      	lsrs	r2, r3, #16
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	ebaa 0303 	sub.w	r3, sl, r3
 800a1f4:	f8dc a000 	ldr.w	sl, [ip]
 800a1f8:	fa13 f38a 	uxtah	r3, r3, sl
 800a1fc:	fb06 220e 	mla	r2, r6, lr, r2
 800a200:	9300      	str	r3, [sp, #0]
 800a202:	9b00      	ldr	r3, [sp, #0]
 800a204:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a208:	b292      	uxth	r2, r2
 800a20a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a20e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a212:	f8bd 3000 	ldrh.w	r3, [sp]
 800a216:	4581      	cmp	r9, r0
 800a218:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a21c:	f84c 3b04 	str.w	r3, [ip], #4
 800a220:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a224:	d2db      	bcs.n	800a1de <quorem+0x42>
 800a226:	f855 300b 	ldr.w	r3, [r5, fp]
 800a22a:	b92b      	cbnz	r3, 800a238 <quorem+0x9c>
 800a22c:	9b01      	ldr	r3, [sp, #4]
 800a22e:	3b04      	subs	r3, #4
 800a230:	429d      	cmp	r5, r3
 800a232:	461a      	mov	r2, r3
 800a234:	d32c      	bcc.n	800a290 <quorem+0xf4>
 800a236:	613c      	str	r4, [r7, #16]
 800a238:	4638      	mov	r0, r7
 800a23a:	f001 fd5b 	bl	800bcf4 <__mcmp>
 800a23e:	2800      	cmp	r0, #0
 800a240:	db22      	blt.n	800a288 <quorem+0xec>
 800a242:	3601      	adds	r6, #1
 800a244:	4629      	mov	r1, r5
 800a246:	2000      	movs	r0, #0
 800a248:	f858 2b04 	ldr.w	r2, [r8], #4
 800a24c:	f8d1 c000 	ldr.w	ip, [r1]
 800a250:	b293      	uxth	r3, r2
 800a252:	1ac3      	subs	r3, r0, r3
 800a254:	0c12      	lsrs	r2, r2, #16
 800a256:	fa13 f38c 	uxtah	r3, r3, ip
 800a25a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a25e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a262:	b29b      	uxth	r3, r3
 800a264:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a268:	45c1      	cmp	r9, r8
 800a26a:	f841 3b04 	str.w	r3, [r1], #4
 800a26e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a272:	d2e9      	bcs.n	800a248 <quorem+0xac>
 800a274:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a278:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a27c:	b922      	cbnz	r2, 800a288 <quorem+0xec>
 800a27e:	3b04      	subs	r3, #4
 800a280:	429d      	cmp	r5, r3
 800a282:	461a      	mov	r2, r3
 800a284:	d30a      	bcc.n	800a29c <quorem+0x100>
 800a286:	613c      	str	r4, [r7, #16]
 800a288:	4630      	mov	r0, r6
 800a28a:	b003      	add	sp, #12
 800a28c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a290:	6812      	ldr	r2, [r2, #0]
 800a292:	3b04      	subs	r3, #4
 800a294:	2a00      	cmp	r2, #0
 800a296:	d1ce      	bne.n	800a236 <quorem+0x9a>
 800a298:	3c01      	subs	r4, #1
 800a29a:	e7c9      	b.n	800a230 <quorem+0x94>
 800a29c:	6812      	ldr	r2, [r2, #0]
 800a29e:	3b04      	subs	r3, #4
 800a2a0:	2a00      	cmp	r2, #0
 800a2a2:	d1f0      	bne.n	800a286 <quorem+0xea>
 800a2a4:	3c01      	subs	r4, #1
 800a2a6:	e7eb      	b.n	800a280 <quorem+0xe4>
 800a2a8:	2000      	movs	r0, #0
 800a2aa:	e7ee      	b.n	800a28a <quorem+0xee>
 800a2ac:	0000      	movs	r0, r0
	...

0800a2b0 <_dtoa_r>:
 800a2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2b4:	ed2d 8b04 	vpush	{d8-d9}
 800a2b8:	69c5      	ldr	r5, [r0, #28]
 800a2ba:	b093      	sub	sp, #76	; 0x4c
 800a2bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a2c0:	ec57 6b10 	vmov	r6, r7, d0
 800a2c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a2c8:	9107      	str	r1, [sp, #28]
 800a2ca:	4604      	mov	r4, r0
 800a2cc:	920a      	str	r2, [sp, #40]	; 0x28
 800a2ce:	930d      	str	r3, [sp, #52]	; 0x34
 800a2d0:	b975      	cbnz	r5, 800a2f0 <_dtoa_r+0x40>
 800a2d2:	2010      	movs	r0, #16
 800a2d4:	f001 f982 	bl	800b5dc <malloc>
 800a2d8:	4602      	mov	r2, r0
 800a2da:	61e0      	str	r0, [r4, #28]
 800a2dc:	b920      	cbnz	r0, 800a2e8 <_dtoa_r+0x38>
 800a2de:	4bae      	ldr	r3, [pc, #696]	; (800a598 <_dtoa_r+0x2e8>)
 800a2e0:	21ef      	movs	r1, #239	; 0xef
 800a2e2:	48ae      	ldr	r0, [pc, #696]	; (800a59c <_dtoa_r+0x2ec>)
 800a2e4:	f7ff ff3c 	bl	800a160 <__assert_func>
 800a2e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a2ec:	6005      	str	r5, [r0, #0]
 800a2ee:	60c5      	str	r5, [r0, #12]
 800a2f0:	69e3      	ldr	r3, [r4, #28]
 800a2f2:	6819      	ldr	r1, [r3, #0]
 800a2f4:	b151      	cbz	r1, 800a30c <_dtoa_r+0x5c>
 800a2f6:	685a      	ldr	r2, [r3, #4]
 800a2f8:	604a      	str	r2, [r1, #4]
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	4093      	lsls	r3, r2
 800a2fe:	608b      	str	r3, [r1, #8]
 800a300:	4620      	mov	r0, r4
 800a302:	f001 fa71 	bl	800b7e8 <_Bfree>
 800a306:	69e3      	ldr	r3, [r4, #28]
 800a308:	2200      	movs	r2, #0
 800a30a:	601a      	str	r2, [r3, #0]
 800a30c:	1e3b      	subs	r3, r7, #0
 800a30e:	bfbb      	ittet	lt
 800a310:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a314:	9303      	strlt	r3, [sp, #12]
 800a316:	2300      	movge	r3, #0
 800a318:	2201      	movlt	r2, #1
 800a31a:	bfac      	ite	ge
 800a31c:	f8c8 3000 	strge.w	r3, [r8]
 800a320:	f8c8 2000 	strlt.w	r2, [r8]
 800a324:	4b9e      	ldr	r3, [pc, #632]	; (800a5a0 <_dtoa_r+0x2f0>)
 800a326:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a32a:	ea33 0308 	bics.w	r3, r3, r8
 800a32e:	d11b      	bne.n	800a368 <_dtoa_r+0xb8>
 800a330:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a332:	f242 730f 	movw	r3, #9999	; 0x270f
 800a336:	6013      	str	r3, [r2, #0]
 800a338:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a33c:	4333      	orrs	r3, r6
 800a33e:	f000 8593 	beq.w	800ae68 <_dtoa_r+0xbb8>
 800a342:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a344:	b963      	cbnz	r3, 800a360 <_dtoa_r+0xb0>
 800a346:	4b97      	ldr	r3, [pc, #604]	; (800a5a4 <_dtoa_r+0x2f4>)
 800a348:	e027      	b.n	800a39a <_dtoa_r+0xea>
 800a34a:	4b97      	ldr	r3, [pc, #604]	; (800a5a8 <_dtoa_r+0x2f8>)
 800a34c:	9300      	str	r3, [sp, #0]
 800a34e:	3308      	adds	r3, #8
 800a350:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a352:	6013      	str	r3, [r2, #0]
 800a354:	9800      	ldr	r0, [sp, #0]
 800a356:	b013      	add	sp, #76	; 0x4c
 800a358:	ecbd 8b04 	vpop	{d8-d9}
 800a35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a360:	4b90      	ldr	r3, [pc, #576]	; (800a5a4 <_dtoa_r+0x2f4>)
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	3303      	adds	r3, #3
 800a366:	e7f3      	b.n	800a350 <_dtoa_r+0xa0>
 800a368:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a36c:	2200      	movs	r2, #0
 800a36e:	ec51 0b17 	vmov	r0, r1, d7
 800a372:	eeb0 8a47 	vmov.f32	s16, s14
 800a376:	eef0 8a67 	vmov.f32	s17, s15
 800a37a:	2300      	movs	r3, #0
 800a37c:	f7f6 fbb4 	bl	8000ae8 <__aeabi_dcmpeq>
 800a380:	4681      	mov	r9, r0
 800a382:	b160      	cbz	r0, 800a39e <_dtoa_r+0xee>
 800a384:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a386:	2301      	movs	r3, #1
 800a388:	6013      	str	r3, [r2, #0]
 800a38a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f000 8568 	beq.w	800ae62 <_dtoa_r+0xbb2>
 800a392:	4b86      	ldr	r3, [pc, #536]	; (800a5ac <_dtoa_r+0x2fc>)
 800a394:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a396:	6013      	str	r3, [r2, #0]
 800a398:	3b01      	subs	r3, #1
 800a39a:	9300      	str	r3, [sp, #0]
 800a39c:	e7da      	b.n	800a354 <_dtoa_r+0xa4>
 800a39e:	aa10      	add	r2, sp, #64	; 0x40
 800a3a0:	a911      	add	r1, sp, #68	; 0x44
 800a3a2:	4620      	mov	r0, r4
 800a3a4:	eeb0 0a48 	vmov.f32	s0, s16
 800a3a8:	eef0 0a68 	vmov.f32	s1, s17
 800a3ac:	f001 fdb8 	bl	800bf20 <__d2b>
 800a3b0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a3b4:	4682      	mov	sl, r0
 800a3b6:	2d00      	cmp	r5, #0
 800a3b8:	d07f      	beq.n	800a4ba <_dtoa_r+0x20a>
 800a3ba:	ee18 3a90 	vmov	r3, s17
 800a3be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3c2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a3c6:	ec51 0b18 	vmov	r0, r1, d8
 800a3ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a3ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a3d2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	2200      	movs	r2, #0
 800a3da:	4b75      	ldr	r3, [pc, #468]	; (800a5b0 <_dtoa_r+0x300>)
 800a3dc:	f7f5 ff64 	bl	80002a8 <__aeabi_dsub>
 800a3e0:	a367      	add	r3, pc, #412	; (adr r3, 800a580 <_dtoa_r+0x2d0>)
 800a3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e6:	f7f6 f917 	bl	8000618 <__aeabi_dmul>
 800a3ea:	a367      	add	r3, pc, #412	; (adr r3, 800a588 <_dtoa_r+0x2d8>)
 800a3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f0:	f7f5 ff5c 	bl	80002ac <__adddf3>
 800a3f4:	4606      	mov	r6, r0
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	460f      	mov	r7, r1
 800a3fa:	f7f6 f8a3 	bl	8000544 <__aeabi_i2d>
 800a3fe:	a364      	add	r3, pc, #400	; (adr r3, 800a590 <_dtoa_r+0x2e0>)
 800a400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a404:	f7f6 f908 	bl	8000618 <__aeabi_dmul>
 800a408:	4602      	mov	r2, r0
 800a40a:	460b      	mov	r3, r1
 800a40c:	4630      	mov	r0, r6
 800a40e:	4639      	mov	r1, r7
 800a410:	f7f5 ff4c 	bl	80002ac <__adddf3>
 800a414:	4606      	mov	r6, r0
 800a416:	460f      	mov	r7, r1
 800a418:	f7f6 fbae 	bl	8000b78 <__aeabi_d2iz>
 800a41c:	2200      	movs	r2, #0
 800a41e:	4683      	mov	fp, r0
 800a420:	2300      	movs	r3, #0
 800a422:	4630      	mov	r0, r6
 800a424:	4639      	mov	r1, r7
 800a426:	f7f6 fb69 	bl	8000afc <__aeabi_dcmplt>
 800a42a:	b148      	cbz	r0, 800a440 <_dtoa_r+0x190>
 800a42c:	4658      	mov	r0, fp
 800a42e:	f7f6 f889 	bl	8000544 <__aeabi_i2d>
 800a432:	4632      	mov	r2, r6
 800a434:	463b      	mov	r3, r7
 800a436:	f7f6 fb57 	bl	8000ae8 <__aeabi_dcmpeq>
 800a43a:	b908      	cbnz	r0, 800a440 <_dtoa_r+0x190>
 800a43c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a440:	f1bb 0f16 	cmp.w	fp, #22
 800a444:	d857      	bhi.n	800a4f6 <_dtoa_r+0x246>
 800a446:	4b5b      	ldr	r3, [pc, #364]	; (800a5b4 <_dtoa_r+0x304>)
 800a448:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a450:	ec51 0b18 	vmov	r0, r1, d8
 800a454:	f7f6 fb52 	bl	8000afc <__aeabi_dcmplt>
 800a458:	2800      	cmp	r0, #0
 800a45a:	d04e      	beq.n	800a4fa <_dtoa_r+0x24a>
 800a45c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a460:	2300      	movs	r3, #0
 800a462:	930c      	str	r3, [sp, #48]	; 0x30
 800a464:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a466:	1b5b      	subs	r3, r3, r5
 800a468:	1e5a      	subs	r2, r3, #1
 800a46a:	bf45      	ittet	mi
 800a46c:	f1c3 0301 	rsbmi	r3, r3, #1
 800a470:	9305      	strmi	r3, [sp, #20]
 800a472:	2300      	movpl	r3, #0
 800a474:	2300      	movmi	r3, #0
 800a476:	9206      	str	r2, [sp, #24]
 800a478:	bf54      	ite	pl
 800a47a:	9305      	strpl	r3, [sp, #20]
 800a47c:	9306      	strmi	r3, [sp, #24]
 800a47e:	f1bb 0f00 	cmp.w	fp, #0
 800a482:	db3c      	blt.n	800a4fe <_dtoa_r+0x24e>
 800a484:	9b06      	ldr	r3, [sp, #24]
 800a486:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a48a:	445b      	add	r3, fp
 800a48c:	9306      	str	r3, [sp, #24]
 800a48e:	2300      	movs	r3, #0
 800a490:	9308      	str	r3, [sp, #32]
 800a492:	9b07      	ldr	r3, [sp, #28]
 800a494:	2b09      	cmp	r3, #9
 800a496:	d868      	bhi.n	800a56a <_dtoa_r+0x2ba>
 800a498:	2b05      	cmp	r3, #5
 800a49a:	bfc4      	itt	gt
 800a49c:	3b04      	subgt	r3, #4
 800a49e:	9307      	strgt	r3, [sp, #28]
 800a4a0:	9b07      	ldr	r3, [sp, #28]
 800a4a2:	f1a3 0302 	sub.w	r3, r3, #2
 800a4a6:	bfcc      	ite	gt
 800a4a8:	2500      	movgt	r5, #0
 800a4aa:	2501      	movle	r5, #1
 800a4ac:	2b03      	cmp	r3, #3
 800a4ae:	f200 8085 	bhi.w	800a5bc <_dtoa_r+0x30c>
 800a4b2:	e8df f003 	tbb	[pc, r3]
 800a4b6:	3b2e      	.short	0x3b2e
 800a4b8:	5839      	.short	0x5839
 800a4ba:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a4be:	441d      	add	r5, r3
 800a4c0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a4c4:	2b20      	cmp	r3, #32
 800a4c6:	bfc1      	itttt	gt
 800a4c8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a4cc:	fa08 f803 	lslgt.w	r8, r8, r3
 800a4d0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a4d4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a4d8:	bfd6      	itet	le
 800a4da:	f1c3 0320 	rsble	r3, r3, #32
 800a4de:	ea48 0003 	orrgt.w	r0, r8, r3
 800a4e2:	fa06 f003 	lslle.w	r0, r6, r3
 800a4e6:	f7f6 f81d 	bl	8000524 <__aeabi_ui2d>
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a4f0:	3d01      	subs	r5, #1
 800a4f2:	920e      	str	r2, [sp, #56]	; 0x38
 800a4f4:	e76f      	b.n	800a3d6 <_dtoa_r+0x126>
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	e7b3      	b.n	800a462 <_dtoa_r+0x1b2>
 800a4fa:	900c      	str	r0, [sp, #48]	; 0x30
 800a4fc:	e7b2      	b.n	800a464 <_dtoa_r+0x1b4>
 800a4fe:	9b05      	ldr	r3, [sp, #20]
 800a500:	eba3 030b 	sub.w	r3, r3, fp
 800a504:	9305      	str	r3, [sp, #20]
 800a506:	f1cb 0300 	rsb	r3, fp, #0
 800a50a:	9308      	str	r3, [sp, #32]
 800a50c:	2300      	movs	r3, #0
 800a50e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a510:	e7bf      	b.n	800a492 <_dtoa_r+0x1e2>
 800a512:	2300      	movs	r3, #0
 800a514:	9309      	str	r3, [sp, #36]	; 0x24
 800a516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a518:	2b00      	cmp	r3, #0
 800a51a:	dc52      	bgt.n	800a5c2 <_dtoa_r+0x312>
 800a51c:	2301      	movs	r3, #1
 800a51e:	9301      	str	r3, [sp, #4]
 800a520:	9304      	str	r3, [sp, #16]
 800a522:	461a      	mov	r2, r3
 800a524:	920a      	str	r2, [sp, #40]	; 0x28
 800a526:	e00b      	b.n	800a540 <_dtoa_r+0x290>
 800a528:	2301      	movs	r3, #1
 800a52a:	e7f3      	b.n	800a514 <_dtoa_r+0x264>
 800a52c:	2300      	movs	r3, #0
 800a52e:	9309      	str	r3, [sp, #36]	; 0x24
 800a530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a532:	445b      	add	r3, fp
 800a534:	9301      	str	r3, [sp, #4]
 800a536:	3301      	adds	r3, #1
 800a538:	2b01      	cmp	r3, #1
 800a53a:	9304      	str	r3, [sp, #16]
 800a53c:	bfb8      	it	lt
 800a53e:	2301      	movlt	r3, #1
 800a540:	69e0      	ldr	r0, [r4, #28]
 800a542:	2100      	movs	r1, #0
 800a544:	2204      	movs	r2, #4
 800a546:	f102 0614 	add.w	r6, r2, #20
 800a54a:	429e      	cmp	r6, r3
 800a54c:	d93d      	bls.n	800a5ca <_dtoa_r+0x31a>
 800a54e:	6041      	str	r1, [r0, #4]
 800a550:	4620      	mov	r0, r4
 800a552:	f001 f909 	bl	800b768 <_Balloc>
 800a556:	9000      	str	r0, [sp, #0]
 800a558:	2800      	cmp	r0, #0
 800a55a:	d139      	bne.n	800a5d0 <_dtoa_r+0x320>
 800a55c:	4b16      	ldr	r3, [pc, #88]	; (800a5b8 <_dtoa_r+0x308>)
 800a55e:	4602      	mov	r2, r0
 800a560:	f240 11af 	movw	r1, #431	; 0x1af
 800a564:	e6bd      	b.n	800a2e2 <_dtoa_r+0x32>
 800a566:	2301      	movs	r3, #1
 800a568:	e7e1      	b.n	800a52e <_dtoa_r+0x27e>
 800a56a:	2501      	movs	r5, #1
 800a56c:	2300      	movs	r3, #0
 800a56e:	9307      	str	r3, [sp, #28]
 800a570:	9509      	str	r5, [sp, #36]	; 0x24
 800a572:	f04f 33ff 	mov.w	r3, #4294967295
 800a576:	9301      	str	r3, [sp, #4]
 800a578:	9304      	str	r3, [sp, #16]
 800a57a:	2200      	movs	r2, #0
 800a57c:	2312      	movs	r3, #18
 800a57e:	e7d1      	b.n	800a524 <_dtoa_r+0x274>
 800a580:	636f4361 	.word	0x636f4361
 800a584:	3fd287a7 	.word	0x3fd287a7
 800a588:	8b60c8b3 	.word	0x8b60c8b3
 800a58c:	3fc68a28 	.word	0x3fc68a28
 800a590:	509f79fb 	.word	0x509f79fb
 800a594:	3fd34413 	.word	0x3fd34413
 800a598:	0800f9e1 	.word	0x0800f9e1
 800a59c:	0800faa3 	.word	0x0800faa3
 800a5a0:	7ff00000 	.word	0x7ff00000
 800a5a4:	0800fa9f 	.word	0x0800fa9f
 800a5a8:	0800fa96 	.word	0x0800fa96
 800a5ac:	0800f9be 	.word	0x0800f9be
 800a5b0:	3ff80000 	.word	0x3ff80000
 800a5b4:	0800fbf0 	.word	0x0800fbf0
 800a5b8:	0800fafb 	.word	0x0800fafb
 800a5bc:	2301      	movs	r3, #1
 800a5be:	9309      	str	r3, [sp, #36]	; 0x24
 800a5c0:	e7d7      	b.n	800a572 <_dtoa_r+0x2c2>
 800a5c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5c4:	9301      	str	r3, [sp, #4]
 800a5c6:	9304      	str	r3, [sp, #16]
 800a5c8:	e7ba      	b.n	800a540 <_dtoa_r+0x290>
 800a5ca:	3101      	adds	r1, #1
 800a5cc:	0052      	lsls	r2, r2, #1
 800a5ce:	e7ba      	b.n	800a546 <_dtoa_r+0x296>
 800a5d0:	69e3      	ldr	r3, [r4, #28]
 800a5d2:	9a00      	ldr	r2, [sp, #0]
 800a5d4:	601a      	str	r2, [r3, #0]
 800a5d6:	9b04      	ldr	r3, [sp, #16]
 800a5d8:	2b0e      	cmp	r3, #14
 800a5da:	f200 80a8 	bhi.w	800a72e <_dtoa_r+0x47e>
 800a5de:	2d00      	cmp	r5, #0
 800a5e0:	f000 80a5 	beq.w	800a72e <_dtoa_r+0x47e>
 800a5e4:	f1bb 0f00 	cmp.w	fp, #0
 800a5e8:	dd38      	ble.n	800a65c <_dtoa_r+0x3ac>
 800a5ea:	4bc0      	ldr	r3, [pc, #768]	; (800a8ec <_dtoa_r+0x63c>)
 800a5ec:	f00b 020f 	and.w	r2, fp, #15
 800a5f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5f4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a5f8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a5fc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a600:	d019      	beq.n	800a636 <_dtoa_r+0x386>
 800a602:	4bbb      	ldr	r3, [pc, #748]	; (800a8f0 <_dtoa_r+0x640>)
 800a604:	ec51 0b18 	vmov	r0, r1, d8
 800a608:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a60c:	f7f6 f92e 	bl	800086c <__aeabi_ddiv>
 800a610:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a614:	f008 080f 	and.w	r8, r8, #15
 800a618:	2503      	movs	r5, #3
 800a61a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a8f0 <_dtoa_r+0x640>
 800a61e:	f1b8 0f00 	cmp.w	r8, #0
 800a622:	d10a      	bne.n	800a63a <_dtoa_r+0x38a>
 800a624:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a628:	4632      	mov	r2, r6
 800a62a:	463b      	mov	r3, r7
 800a62c:	f7f6 f91e 	bl	800086c <__aeabi_ddiv>
 800a630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a634:	e02b      	b.n	800a68e <_dtoa_r+0x3de>
 800a636:	2502      	movs	r5, #2
 800a638:	e7ef      	b.n	800a61a <_dtoa_r+0x36a>
 800a63a:	f018 0f01 	tst.w	r8, #1
 800a63e:	d008      	beq.n	800a652 <_dtoa_r+0x3a2>
 800a640:	4630      	mov	r0, r6
 800a642:	4639      	mov	r1, r7
 800a644:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a648:	f7f5 ffe6 	bl	8000618 <__aeabi_dmul>
 800a64c:	3501      	adds	r5, #1
 800a64e:	4606      	mov	r6, r0
 800a650:	460f      	mov	r7, r1
 800a652:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a656:	f109 0908 	add.w	r9, r9, #8
 800a65a:	e7e0      	b.n	800a61e <_dtoa_r+0x36e>
 800a65c:	f000 809f 	beq.w	800a79e <_dtoa_r+0x4ee>
 800a660:	f1cb 0600 	rsb	r6, fp, #0
 800a664:	4ba1      	ldr	r3, [pc, #644]	; (800a8ec <_dtoa_r+0x63c>)
 800a666:	4fa2      	ldr	r7, [pc, #648]	; (800a8f0 <_dtoa_r+0x640>)
 800a668:	f006 020f 	and.w	r2, r6, #15
 800a66c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a674:	ec51 0b18 	vmov	r0, r1, d8
 800a678:	f7f5 ffce 	bl	8000618 <__aeabi_dmul>
 800a67c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a680:	1136      	asrs	r6, r6, #4
 800a682:	2300      	movs	r3, #0
 800a684:	2502      	movs	r5, #2
 800a686:	2e00      	cmp	r6, #0
 800a688:	d17e      	bne.n	800a788 <_dtoa_r+0x4d8>
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d1d0      	bne.n	800a630 <_dtoa_r+0x380>
 800a68e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a690:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a694:	2b00      	cmp	r3, #0
 800a696:	f000 8084 	beq.w	800a7a2 <_dtoa_r+0x4f2>
 800a69a:	4b96      	ldr	r3, [pc, #600]	; (800a8f4 <_dtoa_r+0x644>)
 800a69c:	2200      	movs	r2, #0
 800a69e:	4640      	mov	r0, r8
 800a6a0:	4649      	mov	r1, r9
 800a6a2:	f7f6 fa2b 	bl	8000afc <__aeabi_dcmplt>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d07b      	beq.n	800a7a2 <_dtoa_r+0x4f2>
 800a6aa:	9b04      	ldr	r3, [sp, #16]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d078      	beq.n	800a7a2 <_dtoa_r+0x4f2>
 800a6b0:	9b01      	ldr	r3, [sp, #4]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	dd39      	ble.n	800a72a <_dtoa_r+0x47a>
 800a6b6:	4b90      	ldr	r3, [pc, #576]	; (800a8f8 <_dtoa_r+0x648>)
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	4640      	mov	r0, r8
 800a6bc:	4649      	mov	r1, r9
 800a6be:	f7f5 ffab 	bl	8000618 <__aeabi_dmul>
 800a6c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6c6:	9e01      	ldr	r6, [sp, #4]
 800a6c8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a6cc:	3501      	adds	r5, #1
 800a6ce:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	f7f5 ff36 	bl	8000544 <__aeabi_i2d>
 800a6d8:	4642      	mov	r2, r8
 800a6da:	464b      	mov	r3, r9
 800a6dc:	f7f5 ff9c 	bl	8000618 <__aeabi_dmul>
 800a6e0:	4b86      	ldr	r3, [pc, #536]	; (800a8fc <_dtoa_r+0x64c>)
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f7f5 fde2 	bl	80002ac <__adddf3>
 800a6e8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a6ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6f0:	9303      	str	r3, [sp, #12]
 800a6f2:	2e00      	cmp	r6, #0
 800a6f4:	d158      	bne.n	800a7a8 <_dtoa_r+0x4f8>
 800a6f6:	4b82      	ldr	r3, [pc, #520]	; (800a900 <_dtoa_r+0x650>)
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	4640      	mov	r0, r8
 800a6fc:	4649      	mov	r1, r9
 800a6fe:	f7f5 fdd3 	bl	80002a8 <__aeabi_dsub>
 800a702:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a706:	4680      	mov	r8, r0
 800a708:	4689      	mov	r9, r1
 800a70a:	f7f6 fa15 	bl	8000b38 <__aeabi_dcmpgt>
 800a70e:	2800      	cmp	r0, #0
 800a710:	f040 8296 	bne.w	800ac40 <_dtoa_r+0x990>
 800a714:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a718:	4640      	mov	r0, r8
 800a71a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a71e:	4649      	mov	r1, r9
 800a720:	f7f6 f9ec 	bl	8000afc <__aeabi_dcmplt>
 800a724:	2800      	cmp	r0, #0
 800a726:	f040 8289 	bne.w	800ac3c <_dtoa_r+0x98c>
 800a72a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a72e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a730:	2b00      	cmp	r3, #0
 800a732:	f2c0 814e 	blt.w	800a9d2 <_dtoa_r+0x722>
 800a736:	f1bb 0f0e 	cmp.w	fp, #14
 800a73a:	f300 814a 	bgt.w	800a9d2 <_dtoa_r+0x722>
 800a73e:	4b6b      	ldr	r3, [pc, #428]	; (800a8ec <_dtoa_r+0x63c>)
 800a740:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a744:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	f280 80dc 	bge.w	800a908 <_dtoa_r+0x658>
 800a750:	9b04      	ldr	r3, [sp, #16]
 800a752:	2b00      	cmp	r3, #0
 800a754:	f300 80d8 	bgt.w	800a908 <_dtoa_r+0x658>
 800a758:	f040 826f 	bne.w	800ac3a <_dtoa_r+0x98a>
 800a75c:	4b68      	ldr	r3, [pc, #416]	; (800a900 <_dtoa_r+0x650>)
 800a75e:	2200      	movs	r2, #0
 800a760:	4640      	mov	r0, r8
 800a762:	4649      	mov	r1, r9
 800a764:	f7f5 ff58 	bl	8000618 <__aeabi_dmul>
 800a768:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a76c:	f7f6 f9da 	bl	8000b24 <__aeabi_dcmpge>
 800a770:	9e04      	ldr	r6, [sp, #16]
 800a772:	4637      	mov	r7, r6
 800a774:	2800      	cmp	r0, #0
 800a776:	f040 8245 	bne.w	800ac04 <_dtoa_r+0x954>
 800a77a:	9d00      	ldr	r5, [sp, #0]
 800a77c:	2331      	movs	r3, #49	; 0x31
 800a77e:	f805 3b01 	strb.w	r3, [r5], #1
 800a782:	f10b 0b01 	add.w	fp, fp, #1
 800a786:	e241      	b.n	800ac0c <_dtoa_r+0x95c>
 800a788:	07f2      	lsls	r2, r6, #31
 800a78a:	d505      	bpl.n	800a798 <_dtoa_r+0x4e8>
 800a78c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a790:	f7f5 ff42 	bl	8000618 <__aeabi_dmul>
 800a794:	3501      	adds	r5, #1
 800a796:	2301      	movs	r3, #1
 800a798:	1076      	asrs	r6, r6, #1
 800a79a:	3708      	adds	r7, #8
 800a79c:	e773      	b.n	800a686 <_dtoa_r+0x3d6>
 800a79e:	2502      	movs	r5, #2
 800a7a0:	e775      	b.n	800a68e <_dtoa_r+0x3de>
 800a7a2:	9e04      	ldr	r6, [sp, #16]
 800a7a4:	465f      	mov	r7, fp
 800a7a6:	e792      	b.n	800a6ce <_dtoa_r+0x41e>
 800a7a8:	9900      	ldr	r1, [sp, #0]
 800a7aa:	4b50      	ldr	r3, [pc, #320]	; (800a8ec <_dtoa_r+0x63c>)
 800a7ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a7b0:	4431      	add	r1, r6
 800a7b2:	9102      	str	r1, [sp, #8]
 800a7b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7b6:	eeb0 9a47 	vmov.f32	s18, s14
 800a7ba:	eef0 9a67 	vmov.f32	s19, s15
 800a7be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a7c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a7c6:	2900      	cmp	r1, #0
 800a7c8:	d044      	beq.n	800a854 <_dtoa_r+0x5a4>
 800a7ca:	494e      	ldr	r1, [pc, #312]	; (800a904 <_dtoa_r+0x654>)
 800a7cc:	2000      	movs	r0, #0
 800a7ce:	f7f6 f84d 	bl	800086c <__aeabi_ddiv>
 800a7d2:	ec53 2b19 	vmov	r2, r3, d9
 800a7d6:	f7f5 fd67 	bl	80002a8 <__aeabi_dsub>
 800a7da:	9d00      	ldr	r5, [sp, #0]
 800a7dc:	ec41 0b19 	vmov	d9, r0, r1
 800a7e0:	4649      	mov	r1, r9
 800a7e2:	4640      	mov	r0, r8
 800a7e4:	f7f6 f9c8 	bl	8000b78 <__aeabi_d2iz>
 800a7e8:	4606      	mov	r6, r0
 800a7ea:	f7f5 feab 	bl	8000544 <__aeabi_i2d>
 800a7ee:	4602      	mov	r2, r0
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	4640      	mov	r0, r8
 800a7f4:	4649      	mov	r1, r9
 800a7f6:	f7f5 fd57 	bl	80002a8 <__aeabi_dsub>
 800a7fa:	3630      	adds	r6, #48	; 0x30
 800a7fc:	f805 6b01 	strb.w	r6, [r5], #1
 800a800:	ec53 2b19 	vmov	r2, r3, d9
 800a804:	4680      	mov	r8, r0
 800a806:	4689      	mov	r9, r1
 800a808:	f7f6 f978 	bl	8000afc <__aeabi_dcmplt>
 800a80c:	2800      	cmp	r0, #0
 800a80e:	d164      	bne.n	800a8da <_dtoa_r+0x62a>
 800a810:	4642      	mov	r2, r8
 800a812:	464b      	mov	r3, r9
 800a814:	4937      	ldr	r1, [pc, #220]	; (800a8f4 <_dtoa_r+0x644>)
 800a816:	2000      	movs	r0, #0
 800a818:	f7f5 fd46 	bl	80002a8 <__aeabi_dsub>
 800a81c:	ec53 2b19 	vmov	r2, r3, d9
 800a820:	f7f6 f96c 	bl	8000afc <__aeabi_dcmplt>
 800a824:	2800      	cmp	r0, #0
 800a826:	f040 80b6 	bne.w	800a996 <_dtoa_r+0x6e6>
 800a82a:	9b02      	ldr	r3, [sp, #8]
 800a82c:	429d      	cmp	r5, r3
 800a82e:	f43f af7c 	beq.w	800a72a <_dtoa_r+0x47a>
 800a832:	4b31      	ldr	r3, [pc, #196]	; (800a8f8 <_dtoa_r+0x648>)
 800a834:	ec51 0b19 	vmov	r0, r1, d9
 800a838:	2200      	movs	r2, #0
 800a83a:	f7f5 feed 	bl	8000618 <__aeabi_dmul>
 800a83e:	4b2e      	ldr	r3, [pc, #184]	; (800a8f8 <_dtoa_r+0x648>)
 800a840:	ec41 0b19 	vmov	d9, r0, r1
 800a844:	2200      	movs	r2, #0
 800a846:	4640      	mov	r0, r8
 800a848:	4649      	mov	r1, r9
 800a84a:	f7f5 fee5 	bl	8000618 <__aeabi_dmul>
 800a84e:	4680      	mov	r8, r0
 800a850:	4689      	mov	r9, r1
 800a852:	e7c5      	b.n	800a7e0 <_dtoa_r+0x530>
 800a854:	ec51 0b17 	vmov	r0, r1, d7
 800a858:	f7f5 fede 	bl	8000618 <__aeabi_dmul>
 800a85c:	9b02      	ldr	r3, [sp, #8]
 800a85e:	9d00      	ldr	r5, [sp, #0]
 800a860:	930f      	str	r3, [sp, #60]	; 0x3c
 800a862:	ec41 0b19 	vmov	d9, r0, r1
 800a866:	4649      	mov	r1, r9
 800a868:	4640      	mov	r0, r8
 800a86a:	f7f6 f985 	bl	8000b78 <__aeabi_d2iz>
 800a86e:	4606      	mov	r6, r0
 800a870:	f7f5 fe68 	bl	8000544 <__aeabi_i2d>
 800a874:	3630      	adds	r6, #48	; 0x30
 800a876:	4602      	mov	r2, r0
 800a878:	460b      	mov	r3, r1
 800a87a:	4640      	mov	r0, r8
 800a87c:	4649      	mov	r1, r9
 800a87e:	f7f5 fd13 	bl	80002a8 <__aeabi_dsub>
 800a882:	f805 6b01 	strb.w	r6, [r5], #1
 800a886:	9b02      	ldr	r3, [sp, #8]
 800a888:	429d      	cmp	r5, r3
 800a88a:	4680      	mov	r8, r0
 800a88c:	4689      	mov	r9, r1
 800a88e:	f04f 0200 	mov.w	r2, #0
 800a892:	d124      	bne.n	800a8de <_dtoa_r+0x62e>
 800a894:	4b1b      	ldr	r3, [pc, #108]	; (800a904 <_dtoa_r+0x654>)
 800a896:	ec51 0b19 	vmov	r0, r1, d9
 800a89a:	f7f5 fd07 	bl	80002ac <__adddf3>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	460b      	mov	r3, r1
 800a8a2:	4640      	mov	r0, r8
 800a8a4:	4649      	mov	r1, r9
 800a8a6:	f7f6 f947 	bl	8000b38 <__aeabi_dcmpgt>
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	d173      	bne.n	800a996 <_dtoa_r+0x6e6>
 800a8ae:	ec53 2b19 	vmov	r2, r3, d9
 800a8b2:	4914      	ldr	r1, [pc, #80]	; (800a904 <_dtoa_r+0x654>)
 800a8b4:	2000      	movs	r0, #0
 800a8b6:	f7f5 fcf7 	bl	80002a8 <__aeabi_dsub>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	460b      	mov	r3, r1
 800a8be:	4640      	mov	r0, r8
 800a8c0:	4649      	mov	r1, r9
 800a8c2:	f7f6 f91b 	bl	8000afc <__aeabi_dcmplt>
 800a8c6:	2800      	cmp	r0, #0
 800a8c8:	f43f af2f 	beq.w	800a72a <_dtoa_r+0x47a>
 800a8cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a8ce:	1e6b      	subs	r3, r5, #1
 800a8d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a8d6:	2b30      	cmp	r3, #48	; 0x30
 800a8d8:	d0f8      	beq.n	800a8cc <_dtoa_r+0x61c>
 800a8da:	46bb      	mov	fp, r7
 800a8dc:	e04a      	b.n	800a974 <_dtoa_r+0x6c4>
 800a8de:	4b06      	ldr	r3, [pc, #24]	; (800a8f8 <_dtoa_r+0x648>)
 800a8e0:	f7f5 fe9a 	bl	8000618 <__aeabi_dmul>
 800a8e4:	4680      	mov	r8, r0
 800a8e6:	4689      	mov	r9, r1
 800a8e8:	e7bd      	b.n	800a866 <_dtoa_r+0x5b6>
 800a8ea:	bf00      	nop
 800a8ec:	0800fbf0 	.word	0x0800fbf0
 800a8f0:	0800fbc8 	.word	0x0800fbc8
 800a8f4:	3ff00000 	.word	0x3ff00000
 800a8f8:	40240000 	.word	0x40240000
 800a8fc:	401c0000 	.word	0x401c0000
 800a900:	40140000 	.word	0x40140000
 800a904:	3fe00000 	.word	0x3fe00000
 800a908:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a90c:	9d00      	ldr	r5, [sp, #0]
 800a90e:	4642      	mov	r2, r8
 800a910:	464b      	mov	r3, r9
 800a912:	4630      	mov	r0, r6
 800a914:	4639      	mov	r1, r7
 800a916:	f7f5 ffa9 	bl	800086c <__aeabi_ddiv>
 800a91a:	f7f6 f92d 	bl	8000b78 <__aeabi_d2iz>
 800a91e:	9001      	str	r0, [sp, #4]
 800a920:	f7f5 fe10 	bl	8000544 <__aeabi_i2d>
 800a924:	4642      	mov	r2, r8
 800a926:	464b      	mov	r3, r9
 800a928:	f7f5 fe76 	bl	8000618 <__aeabi_dmul>
 800a92c:	4602      	mov	r2, r0
 800a92e:	460b      	mov	r3, r1
 800a930:	4630      	mov	r0, r6
 800a932:	4639      	mov	r1, r7
 800a934:	f7f5 fcb8 	bl	80002a8 <__aeabi_dsub>
 800a938:	9e01      	ldr	r6, [sp, #4]
 800a93a:	9f04      	ldr	r7, [sp, #16]
 800a93c:	3630      	adds	r6, #48	; 0x30
 800a93e:	f805 6b01 	strb.w	r6, [r5], #1
 800a942:	9e00      	ldr	r6, [sp, #0]
 800a944:	1bae      	subs	r6, r5, r6
 800a946:	42b7      	cmp	r7, r6
 800a948:	4602      	mov	r2, r0
 800a94a:	460b      	mov	r3, r1
 800a94c:	d134      	bne.n	800a9b8 <_dtoa_r+0x708>
 800a94e:	f7f5 fcad 	bl	80002ac <__adddf3>
 800a952:	4642      	mov	r2, r8
 800a954:	464b      	mov	r3, r9
 800a956:	4606      	mov	r6, r0
 800a958:	460f      	mov	r7, r1
 800a95a:	f7f6 f8ed 	bl	8000b38 <__aeabi_dcmpgt>
 800a95e:	b9c8      	cbnz	r0, 800a994 <_dtoa_r+0x6e4>
 800a960:	4642      	mov	r2, r8
 800a962:	464b      	mov	r3, r9
 800a964:	4630      	mov	r0, r6
 800a966:	4639      	mov	r1, r7
 800a968:	f7f6 f8be 	bl	8000ae8 <__aeabi_dcmpeq>
 800a96c:	b110      	cbz	r0, 800a974 <_dtoa_r+0x6c4>
 800a96e:	9b01      	ldr	r3, [sp, #4]
 800a970:	07db      	lsls	r3, r3, #31
 800a972:	d40f      	bmi.n	800a994 <_dtoa_r+0x6e4>
 800a974:	4651      	mov	r1, sl
 800a976:	4620      	mov	r0, r4
 800a978:	f000 ff36 	bl	800b7e8 <_Bfree>
 800a97c:	2300      	movs	r3, #0
 800a97e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a980:	702b      	strb	r3, [r5, #0]
 800a982:	f10b 0301 	add.w	r3, fp, #1
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	f43f ace2 	beq.w	800a354 <_dtoa_r+0xa4>
 800a990:	601d      	str	r5, [r3, #0]
 800a992:	e4df      	b.n	800a354 <_dtoa_r+0xa4>
 800a994:	465f      	mov	r7, fp
 800a996:	462b      	mov	r3, r5
 800a998:	461d      	mov	r5, r3
 800a99a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a99e:	2a39      	cmp	r2, #57	; 0x39
 800a9a0:	d106      	bne.n	800a9b0 <_dtoa_r+0x700>
 800a9a2:	9a00      	ldr	r2, [sp, #0]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d1f7      	bne.n	800a998 <_dtoa_r+0x6e8>
 800a9a8:	9900      	ldr	r1, [sp, #0]
 800a9aa:	2230      	movs	r2, #48	; 0x30
 800a9ac:	3701      	adds	r7, #1
 800a9ae:	700a      	strb	r2, [r1, #0]
 800a9b0:	781a      	ldrb	r2, [r3, #0]
 800a9b2:	3201      	adds	r2, #1
 800a9b4:	701a      	strb	r2, [r3, #0]
 800a9b6:	e790      	b.n	800a8da <_dtoa_r+0x62a>
 800a9b8:	4ba3      	ldr	r3, [pc, #652]	; (800ac48 <_dtoa_r+0x998>)
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	f7f5 fe2c 	bl	8000618 <__aeabi_dmul>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	460f      	mov	r7, r1
 800a9c8:	f7f6 f88e 	bl	8000ae8 <__aeabi_dcmpeq>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	d09e      	beq.n	800a90e <_dtoa_r+0x65e>
 800a9d0:	e7d0      	b.n	800a974 <_dtoa_r+0x6c4>
 800a9d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9d4:	2a00      	cmp	r2, #0
 800a9d6:	f000 80ca 	beq.w	800ab6e <_dtoa_r+0x8be>
 800a9da:	9a07      	ldr	r2, [sp, #28]
 800a9dc:	2a01      	cmp	r2, #1
 800a9de:	f300 80ad 	bgt.w	800ab3c <_dtoa_r+0x88c>
 800a9e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a9e4:	2a00      	cmp	r2, #0
 800a9e6:	f000 80a5 	beq.w	800ab34 <_dtoa_r+0x884>
 800a9ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a9ee:	9e08      	ldr	r6, [sp, #32]
 800a9f0:	9d05      	ldr	r5, [sp, #20]
 800a9f2:	9a05      	ldr	r2, [sp, #20]
 800a9f4:	441a      	add	r2, r3
 800a9f6:	9205      	str	r2, [sp, #20]
 800a9f8:	9a06      	ldr	r2, [sp, #24]
 800a9fa:	2101      	movs	r1, #1
 800a9fc:	441a      	add	r2, r3
 800a9fe:	4620      	mov	r0, r4
 800aa00:	9206      	str	r2, [sp, #24]
 800aa02:	f000 fff1 	bl	800b9e8 <__i2b>
 800aa06:	4607      	mov	r7, r0
 800aa08:	b165      	cbz	r5, 800aa24 <_dtoa_r+0x774>
 800aa0a:	9b06      	ldr	r3, [sp, #24]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	dd09      	ble.n	800aa24 <_dtoa_r+0x774>
 800aa10:	42ab      	cmp	r3, r5
 800aa12:	9a05      	ldr	r2, [sp, #20]
 800aa14:	bfa8      	it	ge
 800aa16:	462b      	movge	r3, r5
 800aa18:	1ad2      	subs	r2, r2, r3
 800aa1a:	9205      	str	r2, [sp, #20]
 800aa1c:	9a06      	ldr	r2, [sp, #24]
 800aa1e:	1aed      	subs	r5, r5, r3
 800aa20:	1ad3      	subs	r3, r2, r3
 800aa22:	9306      	str	r3, [sp, #24]
 800aa24:	9b08      	ldr	r3, [sp, #32]
 800aa26:	b1f3      	cbz	r3, 800aa66 <_dtoa_r+0x7b6>
 800aa28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	f000 80a3 	beq.w	800ab76 <_dtoa_r+0x8c6>
 800aa30:	2e00      	cmp	r6, #0
 800aa32:	dd10      	ble.n	800aa56 <_dtoa_r+0x7a6>
 800aa34:	4639      	mov	r1, r7
 800aa36:	4632      	mov	r2, r6
 800aa38:	4620      	mov	r0, r4
 800aa3a:	f001 f895 	bl	800bb68 <__pow5mult>
 800aa3e:	4652      	mov	r2, sl
 800aa40:	4601      	mov	r1, r0
 800aa42:	4607      	mov	r7, r0
 800aa44:	4620      	mov	r0, r4
 800aa46:	f000 ffe5 	bl	800ba14 <__multiply>
 800aa4a:	4651      	mov	r1, sl
 800aa4c:	4680      	mov	r8, r0
 800aa4e:	4620      	mov	r0, r4
 800aa50:	f000 feca 	bl	800b7e8 <_Bfree>
 800aa54:	46c2      	mov	sl, r8
 800aa56:	9b08      	ldr	r3, [sp, #32]
 800aa58:	1b9a      	subs	r2, r3, r6
 800aa5a:	d004      	beq.n	800aa66 <_dtoa_r+0x7b6>
 800aa5c:	4651      	mov	r1, sl
 800aa5e:	4620      	mov	r0, r4
 800aa60:	f001 f882 	bl	800bb68 <__pow5mult>
 800aa64:	4682      	mov	sl, r0
 800aa66:	2101      	movs	r1, #1
 800aa68:	4620      	mov	r0, r4
 800aa6a:	f000 ffbd 	bl	800b9e8 <__i2b>
 800aa6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	4606      	mov	r6, r0
 800aa74:	f340 8081 	ble.w	800ab7a <_dtoa_r+0x8ca>
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4601      	mov	r1, r0
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	f001 f873 	bl	800bb68 <__pow5mult>
 800aa82:	9b07      	ldr	r3, [sp, #28]
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	4606      	mov	r6, r0
 800aa88:	dd7a      	ble.n	800ab80 <_dtoa_r+0x8d0>
 800aa8a:	f04f 0800 	mov.w	r8, #0
 800aa8e:	6933      	ldr	r3, [r6, #16]
 800aa90:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa94:	6918      	ldr	r0, [r3, #16]
 800aa96:	f000 ff59 	bl	800b94c <__hi0bits>
 800aa9a:	f1c0 0020 	rsb	r0, r0, #32
 800aa9e:	9b06      	ldr	r3, [sp, #24]
 800aaa0:	4418      	add	r0, r3
 800aaa2:	f010 001f 	ands.w	r0, r0, #31
 800aaa6:	f000 8094 	beq.w	800abd2 <_dtoa_r+0x922>
 800aaaa:	f1c0 0320 	rsb	r3, r0, #32
 800aaae:	2b04      	cmp	r3, #4
 800aab0:	f340 8085 	ble.w	800abbe <_dtoa_r+0x90e>
 800aab4:	9b05      	ldr	r3, [sp, #20]
 800aab6:	f1c0 001c 	rsb	r0, r0, #28
 800aaba:	4403      	add	r3, r0
 800aabc:	9305      	str	r3, [sp, #20]
 800aabe:	9b06      	ldr	r3, [sp, #24]
 800aac0:	4403      	add	r3, r0
 800aac2:	4405      	add	r5, r0
 800aac4:	9306      	str	r3, [sp, #24]
 800aac6:	9b05      	ldr	r3, [sp, #20]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	dd05      	ble.n	800aad8 <_dtoa_r+0x828>
 800aacc:	4651      	mov	r1, sl
 800aace:	461a      	mov	r2, r3
 800aad0:	4620      	mov	r0, r4
 800aad2:	f001 f8a3 	bl	800bc1c <__lshift>
 800aad6:	4682      	mov	sl, r0
 800aad8:	9b06      	ldr	r3, [sp, #24]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	dd05      	ble.n	800aaea <_dtoa_r+0x83a>
 800aade:	4631      	mov	r1, r6
 800aae0:	461a      	mov	r2, r3
 800aae2:	4620      	mov	r0, r4
 800aae4:	f001 f89a 	bl	800bc1c <__lshift>
 800aae8:	4606      	mov	r6, r0
 800aaea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d072      	beq.n	800abd6 <_dtoa_r+0x926>
 800aaf0:	4631      	mov	r1, r6
 800aaf2:	4650      	mov	r0, sl
 800aaf4:	f001 f8fe 	bl	800bcf4 <__mcmp>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	da6c      	bge.n	800abd6 <_dtoa_r+0x926>
 800aafc:	2300      	movs	r3, #0
 800aafe:	4651      	mov	r1, sl
 800ab00:	220a      	movs	r2, #10
 800ab02:	4620      	mov	r0, r4
 800ab04:	f000 fe92 	bl	800b82c <__multadd>
 800ab08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ab0e:	4682      	mov	sl, r0
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	f000 81b0 	beq.w	800ae76 <_dtoa_r+0xbc6>
 800ab16:	2300      	movs	r3, #0
 800ab18:	4639      	mov	r1, r7
 800ab1a:	220a      	movs	r2, #10
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	f000 fe85 	bl	800b82c <__multadd>
 800ab22:	9b01      	ldr	r3, [sp, #4]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	4607      	mov	r7, r0
 800ab28:	f300 8096 	bgt.w	800ac58 <_dtoa_r+0x9a8>
 800ab2c:	9b07      	ldr	r3, [sp, #28]
 800ab2e:	2b02      	cmp	r3, #2
 800ab30:	dc59      	bgt.n	800abe6 <_dtoa_r+0x936>
 800ab32:	e091      	b.n	800ac58 <_dtoa_r+0x9a8>
 800ab34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ab3a:	e758      	b.n	800a9ee <_dtoa_r+0x73e>
 800ab3c:	9b04      	ldr	r3, [sp, #16]
 800ab3e:	1e5e      	subs	r6, r3, #1
 800ab40:	9b08      	ldr	r3, [sp, #32]
 800ab42:	42b3      	cmp	r3, r6
 800ab44:	bfbf      	itttt	lt
 800ab46:	9b08      	ldrlt	r3, [sp, #32]
 800ab48:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ab4a:	9608      	strlt	r6, [sp, #32]
 800ab4c:	1af3      	sublt	r3, r6, r3
 800ab4e:	bfb4      	ite	lt
 800ab50:	18d2      	addlt	r2, r2, r3
 800ab52:	1b9e      	subge	r6, r3, r6
 800ab54:	9b04      	ldr	r3, [sp, #16]
 800ab56:	bfbc      	itt	lt
 800ab58:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ab5a:	2600      	movlt	r6, #0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	bfb7      	itett	lt
 800ab60:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ab64:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ab68:	1a9d      	sublt	r5, r3, r2
 800ab6a:	2300      	movlt	r3, #0
 800ab6c:	e741      	b.n	800a9f2 <_dtoa_r+0x742>
 800ab6e:	9e08      	ldr	r6, [sp, #32]
 800ab70:	9d05      	ldr	r5, [sp, #20]
 800ab72:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ab74:	e748      	b.n	800aa08 <_dtoa_r+0x758>
 800ab76:	9a08      	ldr	r2, [sp, #32]
 800ab78:	e770      	b.n	800aa5c <_dtoa_r+0x7ac>
 800ab7a:	9b07      	ldr	r3, [sp, #28]
 800ab7c:	2b01      	cmp	r3, #1
 800ab7e:	dc19      	bgt.n	800abb4 <_dtoa_r+0x904>
 800ab80:	9b02      	ldr	r3, [sp, #8]
 800ab82:	b9bb      	cbnz	r3, 800abb4 <_dtoa_r+0x904>
 800ab84:	9b03      	ldr	r3, [sp, #12]
 800ab86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab8a:	b99b      	cbnz	r3, 800abb4 <_dtoa_r+0x904>
 800ab8c:	9b03      	ldr	r3, [sp, #12]
 800ab8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab92:	0d1b      	lsrs	r3, r3, #20
 800ab94:	051b      	lsls	r3, r3, #20
 800ab96:	b183      	cbz	r3, 800abba <_dtoa_r+0x90a>
 800ab98:	9b05      	ldr	r3, [sp, #20]
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	9305      	str	r3, [sp, #20]
 800ab9e:	9b06      	ldr	r3, [sp, #24]
 800aba0:	3301      	adds	r3, #1
 800aba2:	9306      	str	r3, [sp, #24]
 800aba4:	f04f 0801 	mov.w	r8, #1
 800aba8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f47f af6f 	bne.w	800aa8e <_dtoa_r+0x7de>
 800abb0:	2001      	movs	r0, #1
 800abb2:	e774      	b.n	800aa9e <_dtoa_r+0x7ee>
 800abb4:	f04f 0800 	mov.w	r8, #0
 800abb8:	e7f6      	b.n	800aba8 <_dtoa_r+0x8f8>
 800abba:	4698      	mov	r8, r3
 800abbc:	e7f4      	b.n	800aba8 <_dtoa_r+0x8f8>
 800abbe:	d082      	beq.n	800aac6 <_dtoa_r+0x816>
 800abc0:	9a05      	ldr	r2, [sp, #20]
 800abc2:	331c      	adds	r3, #28
 800abc4:	441a      	add	r2, r3
 800abc6:	9205      	str	r2, [sp, #20]
 800abc8:	9a06      	ldr	r2, [sp, #24]
 800abca:	441a      	add	r2, r3
 800abcc:	441d      	add	r5, r3
 800abce:	9206      	str	r2, [sp, #24]
 800abd0:	e779      	b.n	800aac6 <_dtoa_r+0x816>
 800abd2:	4603      	mov	r3, r0
 800abd4:	e7f4      	b.n	800abc0 <_dtoa_r+0x910>
 800abd6:	9b04      	ldr	r3, [sp, #16]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	dc37      	bgt.n	800ac4c <_dtoa_r+0x99c>
 800abdc:	9b07      	ldr	r3, [sp, #28]
 800abde:	2b02      	cmp	r3, #2
 800abe0:	dd34      	ble.n	800ac4c <_dtoa_r+0x99c>
 800abe2:	9b04      	ldr	r3, [sp, #16]
 800abe4:	9301      	str	r3, [sp, #4]
 800abe6:	9b01      	ldr	r3, [sp, #4]
 800abe8:	b963      	cbnz	r3, 800ac04 <_dtoa_r+0x954>
 800abea:	4631      	mov	r1, r6
 800abec:	2205      	movs	r2, #5
 800abee:	4620      	mov	r0, r4
 800abf0:	f000 fe1c 	bl	800b82c <__multadd>
 800abf4:	4601      	mov	r1, r0
 800abf6:	4606      	mov	r6, r0
 800abf8:	4650      	mov	r0, sl
 800abfa:	f001 f87b 	bl	800bcf4 <__mcmp>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	f73f adbb 	bgt.w	800a77a <_dtoa_r+0x4ca>
 800ac04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac06:	9d00      	ldr	r5, [sp, #0]
 800ac08:	ea6f 0b03 	mvn.w	fp, r3
 800ac0c:	f04f 0800 	mov.w	r8, #0
 800ac10:	4631      	mov	r1, r6
 800ac12:	4620      	mov	r0, r4
 800ac14:	f000 fde8 	bl	800b7e8 <_Bfree>
 800ac18:	2f00      	cmp	r7, #0
 800ac1a:	f43f aeab 	beq.w	800a974 <_dtoa_r+0x6c4>
 800ac1e:	f1b8 0f00 	cmp.w	r8, #0
 800ac22:	d005      	beq.n	800ac30 <_dtoa_r+0x980>
 800ac24:	45b8      	cmp	r8, r7
 800ac26:	d003      	beq.n	800ac30 <_dtoa_r+0x980>
 800ac28:	4641      	mov	r1, r8
 800ac2a:	4620      	mov	r0, r4
 800ac2c:	f000 fddc 	bl	800b7e8 <_Bfree>
 800ac30:	4639      	mov	r1, r7
 800ac32:	4620      	mov	r0, r4
 800ac34:	f000 fdd8 	bl	800b7e8 <_Bfree>
 800ac38:	e69c      	b.n	800a974 <_dtoa_r+0x6c4>
 800ac3a:	2600      	movs	r6, #0
 800ac3c:	4637      	mov	r7, r6
 800ac3e:	e7e1      	b.n	800ac04 <_dtoa_r+0x954>
 800ac40:	46bb      	mov	fp, r7
 800ac42:	4637      	mov	r7, r6
 800ac44:	e599      	b.n	800a77a <_dtoa_r+0x4ca>
 800ac46:	bf00      	nop
 800ac48:	40240000 	.word	0x40240000
 800ac4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	f000 80c8 	beq.w	800ade4 <_dtoa_r+0xb34>
 800ac54:	9b04      	ldr	r3, [sp, #16]
 800ac56:	9301      	str	r3, [sp, #4]
 800ac58:	2d00      	cmp	r5, #0
 800ac5a:	dd05      	ble.n	800ac68 <_dtoa_r+0x9b8>
 800ac5c:	4639      	mov	r1, r7
 800ac5e:	462a      	mov	r2, r5
 800ac60:	4620      	mov	r0, r4
 800ac62:	f000 ffdb 	bl	800bc1c <__lshift>
 800ac66:	4607      	mov	r7, r0
 800ac68:	f1b8 0f00 	cmp.w	r8, #0
 800ac6c:	d05b      	beq.n	800ad26 <_dtoa_r+0xa76>
 800ac6e:	6879      	ldr	r1, [r7, #4]
 800ac70:	4620      	mov	r0, r4
 800ac72:	f000 fd79 	bl	800b768 <_Balloc>
 800ac76:	4605      	mov	r5, r0
 800ac78:	b928      	cbnz	r0, 800ac86 <_dtoa_r+0x9d6>
 800ac7a:	4b83      	ldr	r3, [pc, #524]	; (800ae88 <_dtoa_r+0xbd8>)
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ac82:	f7ff bb2e 	b.w	800a2e2 <_dtoa_r+0x32>
 800ac86:	693a      	ldr	r2, [r7, #16]
 800ac88:	3202      	adds	r2, #2
 800ac8a:	0092      	lsls	r2, r2, #2
 800ac8c:	f107 010c 	add.w	r1, r7, #12
 800ac90:	300c      	adds	r0, #12
 800ac92:	f7ff fa4f 	bl	800a134 <memcpy>
 800ac96:	2201      	movs	r2, #1
 800ac98:	4629      	mov	r1, r5
 800ac9a:	4620      	mov	r0, r4
 800ac9c:	f000 ffbe 	bl	800bc1c <__lshift>
 800aca0:	9b00      	ldr	r3, [sp, #0]
 800aca2:	3301      	adds	r3, #1
 800aca4:	9304      	str	r3, [sp, #16]
 800aca6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acaa:	4413      	add	r3, r2
 800acac:	9308      	str	r3, [sp, #32]
 800acae:	9b02      	ldr	r3, [sp, #8]
 800acb0:	f003 0301 	and.w	r3, r3, #1
 800acb4:	46b8      	mov	r8, r7
 800acb6:	9306      	str	r3, [sp, #24]
 800acb8:	4607      	mov	r7, r0
 800acba:	9b04      	ldr	r3, [sp, #16]
 800acbc:	4631      	mov	r1, r6
 800acbe:	3b01      	subs	r3, #1
 800acc0:	4650      	mov	r0, sl
 800acc2:	9301      	str	r3, [sp, #4]
 800acc4:	f7ff fa6a 	bl	800a19c <quorem>
 800acc8:	4641      	mov	r1, r8
 800acca:	9002      	str	r0, [sp, #8]
 800accc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800acd0:	4650      	mov	r0, sl
 800acd2:	f001 f80f 	bl	800bcf4 <__mcmp>
 800acd6:	463a      	mov	r2, r7
 800acd8:	9005      	str	r0, [sp, #20]
 800acda:	4631      	mov	r1, r6
 800acdc:	4620      	mov	r0, r4
 800acde:	f001 f825 	bl	800bd2c <__mdiff>
 800ace2:	68c2      	ldr	r2, [r0, #12]
 800ace4:	4605      	mov	r5, r0
 800ace6:	bb02      	cbnz	r2, 800ad2a <_dtoa_r+0xa7a>
 800ace8:	4601      	mov	r1, r0
 800acea:	4650      	mov	r0, sl
 800acec:	f001 f802 	bl	800bcf4 <__mcmp>
 800acf0:	4602      	mov	r2, r0
 800acf2:	4629      	mov	r1, r5
 800acf4:	4620      	mov	r0, r4
 800acf6:	9209      	str	r2, [sp, #36]	; 0x24
 800acf8:	f000 fd76 	bl	800b7e8 <_Bfree>
 800acfc:	9b07      	ldr	r3, [sp, #28]
 800acfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad00:	9d04      	ldr	r5, [sp, #16]
 800ad02:	ea43 0102 	orr.w	r1, r3, r2
 800ad06:	9b06      	ldr	r3, [sp, #24]
 800ad08:	4319      	orrs	r1, r3
 800ad0a:	d110      	bne.n	800ad2e <_dtoa_r+0xa7e>
 800ad0c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad10:	d029      	beq.n	800ad66 <_dtoa_r+0xab6>
 800ad12:	9b05      	ldr	r3, [sp, #20]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	dd02      	ble.n	800ad1e <_dtoa_r+0xa6e>
 800ad18:	9b02      	ldr	r3, [sp, #8]
 800ad1a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ad1e:	9b01      	ldr	r3, [sp, #4]
 800ad20:	f883 9000 	strb.w	r9, [r3]
 800ad24:	e774      	b.n	800ac10 <_dtoa_r+0x960>
 800ad26:	4638      	mov	r0, r7
 800ad28:	e7ba      	b.n	800aca0 <_dtoa_r+0x9f0>
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	e7e1      	b.n	800acf2 <_dtoa_r+0xa42>
 800ad2e:	9b05      	ldr	r3, [sp, #20]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	db04      	blt.n	800ad3e <_dtoa_r+0xa8e>
 800ad34:	9907      	ldr	r1, [sp, #28]
 800ad36:	430b      	orrs	r3, r1
 800ad38:	9906      	ldr	r1, [sp, #24]
 800ad3a:	430b      	orrs	r3, r1
 800ad3c:	d120      	bne.n	800ad80 <_dtoa_r+0xad0>
 800ad3e:	2a00      	cmp	r2, #0
 800ad40:	dded      	ble.n	800ad1e <_dtoa_r+0xa6e>
 800ad42:	4651      	mov	r1, sl
 800ad44:	2201      	movs	r2, #1
 800ad46:	4620      	mov	r0, r4
 800ad48:	f000 ff68 	bl	800bc1c <__lshift>
 800ad4c:	4631      	mov	r1, r6
 800ad4e:	4682      	mov	sl, r0
 800ad50:	f000 ffd0 	bl	800bcf4 <__mcmp>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	dc03      	bgt.n	800ad60 <_dtoa_r+0xab0>
 800ad58:	d1e1      	bne.n	800ad1e <_dtoa_r+0xa6e>
 800ad5a:	f019 0f01 	tst.w	r9, #1
 800ad5e:	d0de      	beq.n	800ad1e <_dtoa_r+0xa6e>
 800ad60:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad64:	d1d8      	bne.n	800ad18 <_dtoa_r+0xa68>
 800ad66:	9a01      	ldr	r2, [sp, #4]
 800ad68:	2339      	movs	r3, #57	; 0x39
 800ad6a:	7013      	strb	r3, [r2, #0]
 800ad6c:	462b      	mov	r3, r5
 800ad6e:	461d      	mov	r5, r3
 800ad70:	3b01      	subs	r3, #1
 800ad72:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ad76:	2a39      	cmp	r2, #57	; 0x39
 800ad78:	d06c      	beq.n	800ae54 <_dtoa_r+0xba4>
 800ad7a:	3201      	adds	r2, #1
 800ad7c:	701a      	strb	r2, [r3, #0]
 800ad7e:	e747      	b.n	800ac10 <_dtoa_r+0x960>
 800ad80:	2a00      	cmp	r2, #0
 800ad82:	dd07      	ble.n	800ad94 <_dtoa_r+0xae4>
 800ad84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad88:	d0ed      	beq.n	800ad66 <_dtoa_r+0xab6>
 800ad8a:	9a01      	ldr	r2, [sp, #4]
 800ad8c:	f109 0301 	add.w	r3, r9, #1
 800ad90:	7013      	strb	r3, [r2, #0]
 800ad92:	e73d      	b.n	800ac10 <_dtoa_r+0x960>
 800ad94:	9b04      	ldr	r3, [sp, #16]
 800ad96:	9a08      	ldr	r2, [sp, #32]
 800ad98:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d043      	beq.n	800ae28 <_dtoa_r+0xb78>
 800ada0:	4651      	mov	r1, sl
 800ada2:	2300      	movs	r3, #0
 800ada4:	220a      	movs	r2, #10
 800ada6:	4620      	mov	r0, r4
 800ada8:	f000 fd40 	bl	800b82c <__multadd>
 800adac:	45b8      	cmp	r8, r7
 800adae:	4682      	mov	sl, r0
 800adb0:	f04f 0300 	mov.w	r3, #0
 800adb4:	f04f 020a 	mov.w	r2, #10
 800adb8:	4641      	mov	r1, r8
 800adba:	4620      	mov	r0, r4
 800adbc:	d107      	bne.n	800adce <_dtoa_r+0xb1e>
 800adbe:	f000 fd35 	bl	800b82c <__multadd>
 800adc2:	4680      	mov	r8, r0
 800adc4:	4607      	mov	r7, r0
 800adc6:	9b04      	ldr	r3, [sp, #16]
 800adc8:	3301      	adds	r3, #1
 800adca:	9304      	str	r3, [sp, #16]
 800adcc:	e775      	b.n	800acba <_dtoa_r+0xa0a>
 800adce:	f000 fd2d 	bl	800b82c <__multadd>
 800add2:	4639      	mov	r1, r7
 800add4:	4680      	mov	r8, r0
 800add6:	2300      	movs	r3, #0
 800add8:	220a      	movs	r2, #10
 800adda:	4620      	mov	r0, r4
 800addc:	f000 fd26 	bl	800b82c <__multadd>
 800ade0:	4607      	mov	r7, r0
 800ade2:	e7f0      	b.n	800adc6 <_dtoa_r+0xb16>
 800ade4:	9b04      	ldr	r3, [sp, #16]
 800ade6:	9301      	str	r3, [sp, #4]
 800ade8:	9d00      	ldr	r5, [sp, #0]
 800adea:	4631      	mov	r1, r6
 800adec:	4650      	mov	r0, sl
 800adee:	f7ff f9d5 	bl	800a19c <quorem>
 800adf2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800adf6:	9b00      	ldr	r3, [sp, #0]
 800adf8:	f805 9b01 	strb.w	r9, [r5], #1
 800adfc:	1aea      	subs	r2, r5, r3
 800adfe:	9b01      	ldr	r3, [sp, #4]
 800ae00:	4293      	cmp	r3, r2
 800ae02:	dd07      	ble.n	800ae14 <_dtoa_r+0xb64>
 800ae04:	4651      	mov	r1, sl
 800ae06:	2300      	movs	r3, #0
 800ae08:	220a      	movs	r2, #10
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	f000 fd0e 	bl	800b82c <__multadd>
 800ae10:	4682      	mov	sl, r0
 800ae12:	e7ea      	b.n	800adea <_dtoa_r+0xb3a>
 800ae14:	9b01      	ldr	r3, [sp, #4]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	bfc8      	it	gt
 800ae1a:	461d      	movgt	r5, r3
 800ae1c:	9b00      	ldr	r3, [sp, #0]
 800ae1e:	bfd8      	it	le
 800ae20:	2501      	movle	r5, #1
 800ae22:	441d      	add	r5, r3
 800ae24:	f04f 0800 	mov.w	r8, #0
 800ae28:	4651      	mov	r1, sl
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f000 fef5 	bl	800bc1c <__lshift>
 800ae32:	4631      	mov	r1, r6
 800ae34:	4682      	mov	sl, r0
 800ae36:	f000 ff5d 	bl	800bcf4 <__mcmp>
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	dc96      	bgt.n	800ad6c <_dtoa_r+0xabc>
 800ae3e:	d102      	bne.n	800ae46 <_dtoa_r+0xb96>
 800ae40:	f019 0f01 	tst.w	r9, #1
 800ae44:	d192      	bne.n	800ad6c <_dtoa_r+0xabc>
 800ae46:	462b      	mov	r3, r5
 800ae48:	461d      	mov	r5, r3
 800ae4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae4e:	2a30      	cmp	r2, #48	; 0x30
 800ae50:	d0fa      	beq.n	800ae48 <_dtoa_r+0xb98>
 800ae52:	e6dd      	b.n	800ac10 <_dtoa_r+0x960>
 800ae54:	9a00      	ldr	r2, [sp, #0]
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d189      	bne.n	800ad6e <_dtoa_r+0xabe>
 800ae5a:	f10b 0b01 	add.w	fp, fp, #1
 800ae5e:	2331      	movs	r3, #49	; 0x31
 800ae60:	e796      	b.n	800ad90 <_dtoa_r+0xae0>
 800ae62:	4b0a      	ldr	r3, [pc, #40]	; (800ae8c <_dtoa_r+0xbdc>)
 800ae64:	f7ff ba99 	b.w	800a39a <_dtoa_r+0xea>
 800ae68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	f47f aa6d 	bne.w	800a34a <_dtoa_r+0x9a>
 800ae70:	4b07      	ldr	r3, [pc, #28]	; (800ae90 <_dtoa_r+0xbe0>)
 800ae72:	f7ff ba92 	b.w	800a39a <_dtoa_r+0xea>
 800ae76:	9b01      	ldr	r3, [sp, #4]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	dcb5      	bgt.n	800ade8 <_dtoa_r+0xb38>
 800ae7c:	9b07      	ldr	r3, [sp, #28]
 800ae7e:	2b02      	cmp	r3, #2
 800ae80:	f73f aeb1 	bgt.w	800abe6 <_dtoa_r+0x936>
 800ae84:	e7b0      	b.n	800ade8 <_dtoa_r+0xb38>
 800ae86:	bf00      	nop
 800ae88:	0800fafb 	.word	0x0800fafb
 800ae8c:	0800f9bd 	.word	0x0800f9bd
 800ae90:	0800fa96 	.word	0x0800fa96

0800ae94 <_free_r>:
 800ae94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae96:	2900      	cmp	r1, #0
 800ae98:	d044      	beq.n	800af24 <_free_r+0x90>
 800ae9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae9e:	9001      	str	r0, [sp, #4]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	f1a1 0404 	sub.w	r4, r1, #4
 800aea6:	bfb8      	it	lt
 800aea8:	18e4      	addlt	r4, r4, r3
 800aeaa:	f000 fc51 	bl	800b750 <__malloc_lock>
 800aeae:	4a1e      	ldr	r2, [pc, #120]	; (800af28 <_free_r+0x94>)
 800aeb0:	9801      	ldr	r0, [sp, #4]
 800aeb2:	6813      	ldr	r3, [r2, #0]
 800aeb4:	b933      	cbnz	r3, 800aec4 <_free_r+0x30>
 800aeb6:	6063      	str	r3, [r4, #4]
 800aeb8:	6014      	str	r4, [r2, #0]
 800aeba:	b003      	add	sp, #12
 800aebc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aec0:	f000 bc4c 	b.w	800b75c <__malloc_unlock>
 800aec4:	42a3      	cmp	r3, r4
 800aec6:	d908      	bls.n	800aeda <_free_r+0x46>
 800aec8:	6825      	ldr	r5, [r4, #0]
 800aeca:	1961      	adds	r1, r4, r5
 800aecc:	428b      	cmp	r3, r1
 800aece:	bf01      	itttt	eq
 800aed0:	6819      	ldreq	r1, [r3, #0]
 800aed2:	685b      	ldreq	r3, [r3, #4]
 800aed4:	1949      	addeq	r1, r1, r5
 800aed6:	6021      	streq	r1, [r4, #0]
 800aed8:	e7ed      	b.n	800aeb6 <_free_r+0x22>
 800aeda:	461a      	mov	r2, r3
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	b10b      	cbz	r3, 800aee4 <_free_r+0x50>
 800aee0:	42a3      	cmp	r3, r4
 800aee2:	d9fa      	bls.n	800aeda <_free_r+0x46>
 800aee4:	6811      	ldr	r1, [r2, #0]
 800aee6:	1855      	adds	r5, r2, r1
 800aee8:	42a5      	cmp	r5, r4
 800aeea:	d10b      	bne.n	800af04 <_free_r+0x70>
 800aeec:	6824      	ldr	r4, [r4, #0]
 800aeee:	4421      	add	r1, r4
 800aef0:	1854      	adds	r4, r2, r1
 800aef2:	42a3      	cmp	r3, r4
 800aef4:	6011      	str	r1, [r2, #0]
 800aef6:	d1e0      	bne.n	800aeba <_free_r+0x26>
 800aef8:	681c      	ldr	r4, [r3, #0]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	6053      	str	r3, [r2, #4]
 800aefe:	440c      	add	r4, r1
 800af00:	6014      	str	r4, [r2, #0]
 800af02:	e7da      	b.n	800aeba <_free_r+0x26>
 800af04:	d902      	bls.n	800af0c <_free_r+0x78>
 800af06:	230c      	movs	r3, #12
 800af08:	6003      	str	r3, [r0, #0]
 800af0a:	e7d6      	b.n	800aeba <_free_r+0x26>
 800af0c:	6825      	ldr	r5, [r4, #0]
 800af0e:	1961      	adds	r1, r4, r5
 800af10:	428b      	cmp	r3, r1
 800af12:	bf04      	itt	eq
 800af14:	6819      	ldreq	r1, [r3, #0]
 800af16:	685b      	ldreq	r3, [r3, #4]
 800af18:	6063      	str	r3, [r4, #4]
 800af1a:	bf04      	itt	eq
 800af1c:	1949      	addeq	r1, r1, r5
 800af1e:	6021      	streq	r1, [r4, #0]
 800af20:	6054      	str	r4, [r2, #4]
 800af22:	e7ca      	b.n	800aeba <_free_r+0x26>
 800af24:	b003      	add	sp, #12
 800af26:	bd30      	pop	{r4, r5, pc}
 800af28:	20001054 	.word	0x20001054

0800af2c <rshift>:
 800af2c:	6903      	ldr	r3, [r0, #16]
 800af2e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800af32:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af36:	ea4f 1261 	mov.w	r2, r1, asr #5
 800af3a:	f100 0414 	add.w	r4, r0, #20
 800af3e:	dd45      	ble.n	800afcc <rshift+0xa0>
 800af40:	f011 011f 	ands.w	r1, r1, #31
 800af44:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800af48:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800af4c:	d10c      	bne.n	800af68 <rshift+0x3c>
 800af4e:	f100 0710 	add.w	r7, r0, #16
 800af52:	4629      	mov	r1, r5
 800af54:	42b1      	cmp	r1, r6
 800af56:	d334      	bcc.n	800afc2 <rshift+0x96>
 800af58:	1a9b      	subs	r3, r3, r2
 800af5a:	009b      	lsls	r3, r3, #2
 800af5c:	1eea      	subs	r2, r5, #3
 800af5e:	4296      	cmp	r6, r2
 800af60:	bf38      	it	cc
 800af62:	2300      	movcc	r3, #0
 800af64:	4423      	add	r3, r4
 800af66:	e015      	b.n	800af94 <rshift+0x68>
 800af68:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800af6c:	f1c1 0820 	rsb	r8, r1, #32
 800af70:	40cf      	lsrs	r7, r1
 800af72:	f105 0e04 	add.w	lr, r5, #4
 800af76:	46a1      	mov	r9, r4
 800af78:	4576      	cmp	r6, lr
 800af7a:	46f4      	mov	ip, lr
 800af7c:	d815      	bhi.n	800afaa <rshift+0x7e>
 800af7e:	1a9a      	subs	r2, r3, r2
 800af80:	0092      	lsls	r2, r2, #2
 800af82:	3a04      	subs	r2, #4
 800af84:	3501      	adds	r5, #1
 800af86:	42ae      	cmp	r6, r5
 800af88:	bf38      	it	cc
 800af8a:	2200      	movcc	r2, #0
 800af8c:	18a3      	adds	r3, r4, r2
 800af8e:	50a7      	str	r7, [r4, r2]
 800af90:	b107      	cbz	r7, 800af94 <rshift+0x68>
 800af92:	3304      	adds	r3, #4
 800af94:	1b1a      	subs	r2, r3, r4
 800af96:	42a3      	cmp	r3, r4
 800af98:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800af9c:	bf08      	it	eq
 800af9e:	2300      	moveq	r3, #0
 800afa0:	6102      	str	r2, [r0, #16]
 800afa2:	bf08      	it	eq
 800afa4:	6143      	streq	r3, [r0, #20]
 800afa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afaa:	f8dc c000 	ldr.w	ip, [ip]
 800afae:	fa0c fc08 	lsl.w	ip, ip, r8
 800afb2:	ea4c 0707 	orr.w	r7, ip, r7
 800afb6:	f849 7b04 	str.w	r7, [r9], #4
 800afba:	f85e 7b04 	ldr.w	r7, [lr], #4
 800afbe:	40cf      	lsrs	r7, r1
 800afc0:	e7da      	b.n	800af78 <rshift+0x4c>
 800afc2:	f851 cb04 	ldr.w	ip, [r1], #4
 800afc6:	f847 cf04 	str.w	ip, [r7, #4]!
 800afca:	e7c3      	b.n	800af54 <rshift+0x28>
 800afcc:	4623      	mov	r3, r4
 800afce:	e7e1      	b.n	800af94 <rshift+0x68>

0800afd0 <__hexdig_fun>:
 800afd0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800afd4:	2b09      	cmp	r3, #9
 800afd6:	d802      	bhi.n	800afde <__hexdig_fun+0xe>
 800afd8:	3820      	subs	r0, #32
 800afda:	b2c0      	uxtb	r0, r0
 800afdc:	4770      	bx	lr
 800afde:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800afe2:	2b05      	cmp	r3, #5
 800afe4:	d801      	bhi.n	800afea <__hexdig_fun+0x1a>
 800afe6:	3847      	subs	r0, #71	; 0x47
 800afe8:	e7f7      	b.n	800afda <__hexdig_fun+0xa>
 800afea:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800afee:	2b05      	cmp	r3, #5
 800aff0:	d801      	bhi.n	800aff6 <__hexdig_fun+0x26>
 800aff2:	3827      	subs	r0, #39	; 0x27
 800aff4:	e7f1      	b.n	800afda <__hexdig_fun+0xa>
 800aff6:	2000      	movs	r0, #0
 800aff8:	4770      	bx	lr
	...

0800affc <__gethex>:
 800affc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b000:	4617      	mov	r7, r2
 800b002:	680a      	ldr	r2, [r1, #0]
 800b004:	b085      	sub	sp, #20
 800b006:	f102 0b02 	add.w	fp, r2, #2
 800b00a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b00e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b012:	4681      	mov	r9, r0
 800b014:	468a      	mov	sl, r1
 800b016:	9302      	str	r3, [sp, #8]
 800b018:	32fe      	adds	r2, #254	; 0xfe
 800b01a:	eb02 030b 	add.w	r3, r2, fp
 800b01e:	46d8      	mov	r8, fp
 800b020:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b024:	9301      	str	r3, [sp, #4]
 800b026:	2830      	cmp	r0, #48	; 0x30
 800b028:	d0f7      	beq.n	800b01a <__gethex+0x1e>
 800b02a:	f7ff ffd1 	bl	800afd0 <__hexdig_fun>
 800b02e:	4604      	mov	r4, r0
 800b030:	2800      	cmp	r0, #0
 800b032:	d138      	bne.n	800b0a6 <__gethex+0xaa>
 800b034:	49a7      	ldr	r1, [pc, #668]	; (800b2d4 <__gethex+0x2d8>)
 800b036:	2201      	movs	r2, #1
 800b038:	4640      	mov	r0, r8
 800b03a:	f7fe ff84 	bl	8009f46 <strncmp>
 800b03e:	4606      	mov	r6, r0
 800b040:	2800      	cmp	r0, #0
 800b042:	d169      	bne.n	800b118 <__gethex+0x11c>
 800b044:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b048:	465d      	mov	r5, fp
 800b04a:	f7ff ffc1 	bl	800afd0 <__hexdig_fun>
 800b04e:	2800      	cmp	r0, #0
 800b050:	d064      	beq.n	800b11c <__gethex+0x120>
 800b052:	465a      	mov	r2, fp
 800b054:	7810      	ldrb	r0, [r2, #0]
 800b056:	2830      	cmp	r0, #48	; 0x30
 800b058:	4690      	mov	r8, r2
 800b05a:	f102 0201 	add.w	r2, r2, #1
 800b05e:	d0f9      	beq.n	800b054 <__gethex+0x58>
 800b060:	f7ff ffb6 	bl	800afd0 <__hexdig_fun>
 800b064:	2301      	movs	r3, #1
 800b066:	fab0 f480 	clz	r4, r0
 800b06a:	0964      	lsrs	r4, r4, #5
 800b06c:	465e      	mov	r6, fp
 800b06e:	9301      	str	r3, [sp, #4]
 800b070:	4642      	mov	r2, r8
 800b072:	4615      	mov	r5, r2
 800b074:	3201      	adds	r2, #1
 800b076:	7828      	ldrb	r0, [r5, #0]
 800b078:	f7ff ffaa 	bl	800afd0 <__hexdig_fun>
 800b07c:	2800      	cmp	r0, #0
 800b07e:	d1f8      	bne.n	800b072 <__gethex+0x76>
 800b080:	4994      	ldr	r1, [pc, #592]	; (800b2d4 <__gethex+0x2d8>)
 800b082:	2201      	movs	r2, #1
 800b084:	4628      	mov	r0, r5
 800b086:	f7fe ff5e 	bl	8009f46 <strncmp>
 800b08a:	b978      	cbnz	r0, 800b0ac <__gethex+0xb0>
 800b08c:	b946      	cbnz	r6, 800b0a0 <__gethex+0xa4>
 800b08e:	1c6e      	adds	r6, r5, #1
 800b090:	4632      	mov	r2, r6
 800b092:	4615      	mov	r5, r2
 800b094:	3201      	adds	r2, #1
 800b096:	7828      	ldrb	r0, [r5, #0]
 800b098:	f7ff ff9a 	bl	800afd0 <__hexdig_fun>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	d1f8      	bne.n	800b092 <__gethex+0x96>
 800b0a0:	1b73      	subs	r3, r6, r5
 800b0a2:	009e      	lsls	r6, r3, #2
 800b0a4:	e004      	b.n	800b0b0 <__gethex+0xb4>
 800b0a6:	2400      	movs	r4, #0
 800b0a8:	4626      	mov	r6, r4
 800b0aa:	e7e1      	b.n	800b070 <__gethex+0x74>
 800b0ac:	2e00      	cmp	r6, #0
 800b0ae:	d1f7      	bne.n	800b0a0 <__gethex+0xa4>
 800b0b0:	782b      	ldrb	r3, [r5, #0]
 800b0b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b0b6:	2b50      	cmp	r3, #80	; 0x50
 800b0b8:	d13d      	bne.n	800b136 <__gethex+0x13a>
 800b0ba:	786b      	ldrb	r3, [r5, #1]
 800b0bc:	2b2b      	cmp	r3, #43	; 0x2b
 800b0be:	d02f      	beq.n	800b120 <__gethex+0x124>
 800b0c0:	2b2d      	cmp	r3, #45	; 0x2d
 800b0c2:	d031      	beq.n	800b128 <__gethex+0x12c>
 800b0c4:	1c69      	adds	r1, r5, #1
 800b0c6:	f04f 0b00 	mov.w	fp, #0
 800b0ca:	7808      	ldrb	r0, [r1, #0]
 800b0cc:	f7ff ff80 	bl	800afd0 <__hexdig_fun>
 800b0d0:	1e42      	subs	r2, r0, #1
 800b0d2:	b2d2      	uxtb	r2, r2
 800b0d4:	2a18      	cmp	r2, #24
 800b0d6:	d82e      	bhi.n	800b136 <__gethex+0x13a>
 800b0d8:	f1a0 0210 	sub.w	r2, r0, #16
 800b0dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b0e0:	f7ff ff76 	bl	800afd0 <__hexdig_fun>
 800b0e4:	f100 3cff 	add.w	ip, r0, #4294967295
 800b0e8:	fa5f fc8c 	uxtb.w	ip, ip
 800b0ec:	f1bc 0f18 	cmp.w	ip, #24
 800b0f0:	d91d      	bls.n	800b12e <__gethex+0x132>
 800b0f2:	f1bb 0f00 	cmp.w	fp, #0
 800b0f6:	d000      	beq.n	800b0fa <__gethex+0xfe>
 800b0f8:	4252      	negs	r2, r2
 800b0fa:	4416      	add	r6, r2
 800b0fc:	f8ca 1000 	str.w	r1, [sl]
 800b100:	b1dc      	cbz	r4, 800b13a <__gethex+0x13e>
 800b102:	9b01      	ldr	r3, [sp, #4]
 800b104:	2b00      	cmp	r3, #0
 800b106:	bf14      	ite	ne
 800b108:	f04f 0800 	movne.w	r8, #0
 800b10c:	f04f 0806 	moveq.w	r8, #6
 800b110:	4640      	mov	r0, r8
 800b112:	b005      	add	sp, #20
 800b114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b118:	4645      	mov	r5, r8
 800b11a:	4626      	mov	r6, r4
 800b11c:	2401      	movs	r4, #1
 800b11e:	e7c7      	b.n	800b0b0 <__gethex+0xb4>
 800b120:	f04f 0b00 	mov.w	fp, #0
 800b124:	1ca9      	adds	r1, r5, #2
 800b126:	e7d0      	b.n	800b0ca <__gethex+0xce>
 800b128:	f04f 0b01 	mov.w	fp, #1
 800b12c:	e7fa      	b.n	800b124 <__gethex+0x128>
 800b12e:	230a      	movs	r3, #10
 800b130:	fb03 0002 	mla	r0, r3, r2, r0
 800b134:	e7d0      	b.n	800b0d8 <__gethex+0xdc>
 800b136:	4629      	mov	r1, r5
 800b138:	e7e0      	b.n	800b0fc <__gethex+0x100>
 800b13a:	eba5 0308 	sub.w	r3, r5, r8
 800b13e:	3b01      	subs	r3, #1
 800b140:	4621      	mov	r1, r4
 800b142:	2b07      	cmp	r3, #7
 800b144:	dc0a      	bgt.n	800b15c <__gethex+0x160>
 800b146:	4648      	mov	r0, r9
 800b148:	f000 fb0e 	bl	800b768 <_Balloc>
 800b14c:	4604      	mov	r4, r0
 800b14e:	b940      	cbnz	r0, 800b162 <__gethex+0x166>
 800b150:	4b61      	ldr	r3, [pc, #388]	; (800b2d8 <__gethex+0x2dc>)
 800b152:	4602      	mov	r2, r0
 800b154:	21e4      	movs	r1, #228	; 0xe4
 800b156:	4861      	ldr	r0, [pc, #388]	; (800b2dc <__gethex+0x2e0>)
 800b158:	f7ff f802 	bl	800a160 <__assert_func>
 800b15c:	3101      	adds	r1, #1
 800b15e:	105b      	asrs	r3, r3, #1
 800b160:	e7ef      	b.n	800b142 <__gethex+0x146>
 800b162:	f100 0a14 	add.w	sl, r0, #20
 800b166:	2300      	movs	r3, #0
 800b168:	495a      	ldr	r1, [pc, #360]	; (800b2d4 <__gethex+0x2d8>)
 800b16a:	f8cd a004 	str.w	sl, [sp, #4]
 800b16e:	469b      	mov	fp, r3
 800b170:	45a8      	cmp	r8, r5
 800b172:	d342      	bcc.n	800b1fa <__gethex+0x1fe>
 800b174:	9801      	ldr	r0, [sp, #4]
 800b176:	f840 bb04 	str.w	fp, [r0], #4
 800b17a:	eba0 000a 	sub.w	r0, r0, sl
 800b17e:	1080      	asrs	r0, r0, #2
 800b180:	6120      	str	r0, [r4, #16]
 800b182:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b186:	4658      	mov	r0, fp
 800b188:	f000 fbe0 	bl	800b94c <__hi0bits>
 800b18c:	683d      	ldr	r5, [r7, #0]
 800b18e:	eba8 0000 	sub.w	r0, r8, r0
 800b192:	42a8      	cmp	r0, r5
 800b194:	dd59      	ble.n	800b24a <__gethex+0x24e>
 800b196:	eba0 0805 	sub.w	r8, r0, r5
 800b19a:	4641      	mov	r1, r8
 800b19c:	4620      	mov	r0, r4
 800b19e:	f000 ff6f 	bl	800c080 <__any_on>
 800b1a2:	4683      	mov	fp, r0
 800b1a4:	b1b8      	cbz	r0, 800b1d6 <__gethex+0x1da>
 800b1a6:	f108 33ff 	add.w	r3, r8, #4294967295
 800b1aa:	1159      	asrs	r1, r3, #5
 800b1ac:	f003 021f 	and.w	r2, r3, #31
 800b1b0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b1b4:	f04f 0b01 	mov.w	fp, #1
 800b1b8:	fa0b f202 	lsl.w	r2, fp, r2
 800b1bc:	420a      	tst	r2, r1
 800b1be:	d00a      	beq.n	800b1d6 <__gethex+0x1da>
 800b1c0:	455b      	cmp	r3, fp
 800b1c2:	dd06      	ble.n	800b1d2 <__gethex+0x1d6>
 800b1c4:	f1a8 0102 	sub.w	r1, r8, #2
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f000 ff59 	bl	800c080 <__any_on>
 800b1ce:	2800      	cmp	r0, #0
 800b1d0:	d138      	bne.n	800b244 <__gethex+0x248>
 800b1d2:	f04f 0b02 	mov.w	fp, #2
 800b1d6:	4641      	mov	r1, r8
 800b1d8:	4620      	mov	r0, r4
 800b1da:	f7ff fea7 	bl	800af2c <rshift>
 800b1de:	4446      	add	r6, r8
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	42b3      	cmp	r3, r6
 800b1e4:	da41      	bge.n	800b26a <__gethex+0x26e>
 800b1e6:	4621      	mov	r1, r4
 800b1e8:	4648      	mov	r0, r9
 800b1ea:	f000 fafd 	bl	800b7e8 <_Bfree>
 800b1ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	6013      	str	r3, [r2, #0]
 800b1f4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b1f8:	e78a      	b.n	800b110 <__gethex+0x114>
 800b1fa:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b1fe:	2a2e      	cmp	r2, #46	; 0x2e
 800b200:	d014      	beq.n	800b22c <__gethex+0x230>
 800b202:	2b20      	cmp	r3, #32
 800b204:	d106      	bne.n	800b214 <__gethex+0x218>
 800b206:	9b01      	ldr	r3, [sp, #4]
 800b208:	f843 bb04 	str.w	fp, [r3], #4
 800b20c:	f04f 0b00 	mov.w	fp, #0
 800b210:	9301      	str	r3, [sp, #4]
 800b212:	465b      	mov	r3, fp
 800b214:	7828      	ldrb	r0, [r5, #0]
 800b216:	9303      	str	r3, [sp, #12]
 800b218:	f7ff feda 	bl	800afd0 <__hexdig_fun>
 800b21c:	9b03      	ldr	r3, [sp, #12]
 800b21e:	f000 000f 	and.w	r0, r0, #15
 800b222:	4098      	lsls	r0, r3
 800b224:	ea4b 0b00 	orr.w	fp, fp, r0
 800b228:	3304      	adds	r3, #4
 800b22a:	e7a1      	b.n	800b170 <__gethex+0x174>
 800b22c:	45a8      	cmp	r8, r5
 800b22e:	d8e8      	bhi.n	800b202 <__gethex+0x206>
 800b230:	2201      	movs	r2, #1
 800b232:	4628      	mov	r0, r5
 800b234:	9303      	str	r3, [sp, #12]
 800b236:	f7fe fe86 	bl	8009f46 <strncmp>
 800b23a:	4926      	ldr	r1, [pc, #152]	; (800b2d4 <__gethex+0x2d8>)
 800b23c:	9b03      	ldr	r3, [sp, #12]
 800b23e:	2800      	cmp	r0, #0
 800b240:	d1df      	bne.n	800b202 <__gethex+0x206>
 800b242:	e795      	b.n	800b170 <__gethex+0x174>
 800b244:	f04f 0b03 	mov.w	fp, #3
 800b248:	e7c5      	b.n	800b1d6 <__gethex+0x1da>
 800b24a:	da0b      	bge.n	800b264 <__gethex+0x268>
 800b24c:	eba5 0800 	sub.w	r8, r5, r0
 800b250:	4621      	mov	r1, r4
 800b252:	4642      	mov	r2, r8
 800b254:	4648      	mov	r0, r9
 800b256:	f000 fce1 	bl	800bc1c <__lshift>
 800b25a:	eba6 0608 	sub.w	r6, r6, r8
 800b25e:	4604      	mov	r4, r0
 800b260:	f100 0a14 	add.w	sl, r0, #20
 800b264:	f04f 0b00 	mov.w	fp, #0
 800b268:	e7ba      	b.n	800b1e0 <__gethex+0x1e4>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	42b3      	cmp	r3, r6
 800b26e:	dd73      	ble.n	800b358 <__gethex+0x35c>
 800b270:	1b9e      	subs	r6, r3, r6
 800b272:	42b5      	cmp	r5, r6
 800b274:	dc34      	bgt.n	800b2e0 <__gethex+0x2e4>
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2b02      	cmp	r3, #2
 800b27a:	d023      	beq.n	800b2c4 <__gethex+0x2c8>
 800b27c:	2b03      	cmp	r3, #3
 800b27e:	d025      	beq.n	800b2cc <__gethex+0x2d0>
 800b280:	2b01      	cmp	r3, #1
 800b282:	d115      	bne.n	800b2b0 <__gethex+0x2b4>
 800b284:	42b5      	cmp	r5, r6
 800b286:	d113      	bne.n	800b2b0 <__gethex+0x2b4>
 800b288:	2d01      	cmp	r5, #1
 800b28a:	d10b      	bne.n	800b2a4 <__gethex+0x2a8>
 800b28c:	9a02      	ldr	r2, [sp, #8]
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6013      	str	r3, [r2, #0]
 800b292:	2301      	movs	r3, #1
 800b294:	6123      	str	r3, [r4, #16]
 800b296:	f8ca 3000 	str.w	r3, [sl]
 800b29a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b29c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b2a0:	601c      	str	r4, [r3, #0]
 800b2a2:	e735      	b.n	800b110 <__gethex+0x114>
 800b2a4:	1e69      	subs	r1, r5, #1
 800b2a6:	4620      	mov	r0, r4
 800b2a8:	f000 feea 	bl	800c080 <__any_on>
 800b2ac:	2800      	cmp	r0, #0
 800b2ae:	d1ed      	bne.n	800b28c <__gethex+0x290>
 800b2b0:	4621      	mov	r1, r4
 800b2b2:	4648      	mov	r0, r9
 800b2b4:	f000 fa98 	bl	800b7e8 <_Bfree>
 800b2b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	6013      	str	r3, [r2, #0]
 800b2be:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b2c2:	e725      	b.n	800b110 <__gethex+0x114>
 800b2c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d1f2      	bne.n	800b2b0 <__gethex+0x2b4>
 800b2ca:	e7df      	b.n	800b28c <__gethex+0x290>
 800b2cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1dc      	bne.n	800b28c <__gethex+0x290>
 800b2d2:	e7ed      	b.n	800b2b0 <__gethex+0x2b4>
 800b2d4:	0800f934 	.word	0x0800f934
 800b2d8:	0800fafb 	.word	0x0800fafb
 800b2dc:	0800fb0c 	.word	0x0800fb0c
 800b2e0:	f106 38ff 	add.w	r8, r6, #4294967295
 800b2e4:	f1bb 0f00 	cmp.w	fp, #0
 800b2e8:	d133      	bne.n	800b352 <__gethex+0x356>
 800b2ea:	f1b8 0f00 	cmp.w	r8, #0
 800b2ee:	d004      	beq.n	800b2fa <__gethex+0x2fe>
 800b2f0:	4641      	mov	r1, r8
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	f000 fec4 	bl	800c080 <__any_on>
 800b2f8:	4683      	mov	fp, r0
 800b2fa:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b2fe:	2301      	movs	r3, #1
 800b300:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b304:	f008 081f 	and.w	r8, r8, #31
 800b308:	fa03 f308 	lsl.w	r3, r3, r8
 800b30c:	4213      	tst	r3, r2
 800b30e:	4631      	mov	r1, r6
 800b310:	4620      	mov	r0, r4
 800b312:	bf18      	it	ne
 800b314:	f04b 0b02 	orrne.w	fp, fp, #2
 800b318:	1bad      	subs	r5, r5, r6
 800b31a:	f7ff fe07 	bl	800af2c <rshift>
 800b31e:	687e      	ldr	r6, [r7, #4]
 800b320:	f04f 0802 	mov.w	r8, #2
 800b324:	f1bb 0f00 	cmp.w	fp, #0
 800b328:	d04a      	beq.n	800b3c0 <__gethex+0x3c4>
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2b02      	cmp	r3, #2
 800b32e:	d016      	beq.n	800b35e <__gethex+0x362>
 800b330:	2b03      	cmp	r3, #3
 800b332:	d018      	beq.n	800b366 <__gethex+0x36a>
 800b334:	2b01      	cmp	r3, #1
 800b336:	d109      	bne.n	800b34c <__gethex+0x350>
 800b338:	f01b 0f02 	tst.w	fp, #2
 800b33c:	d006      	beq.n	800b34c <__gethex+0x350>
 800b33e:	f8da 3000 	ldr.w	r3, [sl]
 800b342:	ea4b 0b03 	orr.w	fp, fp, r3
 800b346:	f01b 0f01 	tst.w	fp, #1
 800b34a:	d10f      	bne.n	800b36c <__gethex+0x370>
 800b34c:	f048 0810 	orr.w	r8, r8, #16
 800b350:	e036      	b.n	800b3c0 <__gethex+0x3c4>
 800b352:	f04f 0b01 	mov.w	fp, #1
 800b356:	e7d0      	b.n	800b2fa <__gethex+0x2fe>
 800b358:	f04f 0801 	mov.w	r8, #1
 800b35c:	e7e2      	b.n	800b324 <__gethex+0x328>
 800b35e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b360:	f1c3 0301 	rsb	r3, r3, #1
 800b364:	930f      	str	r3, [sp, #60]	; 0x3c
 800b366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d0ef      	beq.n	800b34c <__gethex+0x350>
 800b36c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b370:	f104 0214 	add.w	r2, r4, #20
 800b374:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b378:	9301      	str	r3, [sp, #4]
 800b37a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b37e:	2300      	movs	r3, #0
 800b380:	4694      	mov	ip, r2
 800b382:	f852 1b04 	ldr.w	r1, [r2], #4
 800b386:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b38a:	d01e      	beq.n	800b3ca <__gethex+0x3ce>
 800b38c:	3101      	adds	r1, #1
 800b38e:	f8cc 1000 	str.w	r1, [ip]
 800b392:	f1b8 0f02 	cmp.w	r8, #2
 800b396:	f104 0214 	add.w	r2, r4, #20
 800b39a:	d13d      	bne.n	800b418 <__gethex+0x41c>
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	3b01      	subs	r3, #1
 800b3a0:	42ab      	cmp	r3, r5
 800b3a2:	d10b      	bne.n	800b3bc <__gethex+0x3c0>
 800b3a4:	1169      	asrs	r1, r5, #5
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	f005 051f 	and.w	r5, r5, #31
 800b3ac:	fa03 f505 	lsl.w	r5, r3, r5
 800b3b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3b4:	421d      	tst	r5, r3
 800b3b6:	bf18      	it	ne
 800b3b8:	f04f 0801 	movne.w	r8, #1
 800b3bc:	f048 0820 	orr.w	r8, r8, #32
 800b3c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3c2:	601c      	str	r4, [r3, #0]
 800b3c4:	9b02      	ldr	r3, [sp, #8]
 800b3c6:	601e      	str	r6, [r3, #0]
 800b3c8:	e6a2      	b.n	800b110 <__gethex+0x114>
 800b3ca:	4290      	cmp	r0, r2
 800b3cc:	f842 3c04 	str.w	r3, [r2, #-4]
 800b3d0:	d8d6      	bhi.n	800b380 <__gethex+0x384>
 800b3d2:	68a2      	ldr	r2, [r4, #8]
 800b3d4:	4593      	cmp	fp, r2
 800b3d6:	db17      	blt.n	800b408 <__gethex+0x40c>
 800b3d8:	6861      	ldr	r1, [r4, #4]
 800b3da:	4648      	mov	r0, r9
 800b3dc:	3101      	adds	r1, #1
 800b3de:	f000 f9c3 	bl	800b768 <_Balloc>
 800b3e2:	4682      	mov	sl, r0
 800b3e4:	b918      	cbnz	r0, 800b3ee <__gethex+0x3f2>
 800b3e6:	4b1b      	ldr	r3, [pc, #108]	; (800b454 <__gethex+0x458>)
 800b3e8:	4602      	mov	r2, r0
 800b3ea:	2184      	movs	r1, #132	; 0x84
 800b3ec:	e6b3      	b.n	800b156 <__gethex+0x15a>
 800b3ee:	6922      	ldr	r2, [r4, #16]
 800b3f0:	3202      	adds	r2, #2
 800b3f2:	f104 010c 	add.w	r1, r4, #12
 800b3f6:	0092      	lsls	r2, r2, #2
 800b3f8:	300c      	adds	r0, #12
 800b3fa:	f7fe fe9b 	bl	800a134 <memcpy>
 800b3fe:	4621      	mov	r1, r4
 800b400:	4648      	mov	r0, r9
 800b402:	f000 f9f1 	bl	800b7e8 <_Bfree>
 800b406:	4654      	mov	r4, sl
 800b408:	6922      	ldr	r2, [r4, #16]
 800b40a:	1c51      	adds	r1, r2, #1
 800b40c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b410:	6121      	str	r1, [r4, #16]
 800b412:	2101      	movs	r1, #1
 800b414:	6151      	str	r1, [r2, #20]
 800b416:	e7bc      	b.n	800b392 <__gethex+0x396>
 800b418:	6921      	ldr	r1, [r4, #16]
 800b41a:	4559      	cmp	r1, fp
 800b41c:	dd0b      	ble.n	800b436 <__gethex+0x43a>
 800b41e:	2101      	movs	r1, #1
 800b420:	4620      	mov	r0, r4
 800b422:	f7ff fd83 	bl	800af2c <rshift>
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	3601      	adds	r6, #1
 800b42a:	42b3      	cmp	r3, r6
 800b42c:	f6ff aedb 	blt.w	800b1e6 <__gethex+0x1ea>
 800b430:	f04f 0801 	mov.w	r8, #1
 800b434:	e7c2      	b.n	800b3bc <__gethex+0x3c0>
 800b436:	f015 051f 	ands.w	r5, r5, #31
 800b43a:	d0f9      	beq.n	800b430 <__gethex+0x434>
 800b43c:	9b01      	ldr	r3, [sp, #4]
 800b43e:	441a      	add	r2, r3
 800b440:	f1c5 0520 	rsb	r5, r5, #32
 800b444:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b448:	f000 fa80 	bl	800b94c <__hi0bits>
 800b44c:	42a8      	cmp	r0, r5
 800b44e:	dbe6      	blt.n	800b41e <__gethex+0x422>
 800b450:	e7ee      	b.n	800b430 <__gethex+0x434>
 800b452:	bf00      	nop
 800b454:	0800fafb 	.word	0x0800fafb

0800b458 <L_shift>:
 800b458:	f1c2 0208 	rsb	r2, r2, #8
 800b45c:	0092      	lsls	r2, r2, #2
 800b45e:	b570      	push	{r4, r5, r6, lr}
 800b460:	f1c2 0620 	rsb	r6, r2, #32
 800b464:	6843      	ldr	r3, [r0, #4]
 800b466:	6804      	ldr	r4, [r0, #0]
 800b468:	fa03 f506 	lsl.w	r5, r3, r6
 800b46c:	432c      	orrs	r4, r5
 800b46e:	40d3      	lsrs	r3, r2
 800b470:	6004      	str	r4, [r0, #0]
 800b472:	f840 3f04 	str.w	r3, [r0, #4]!
 800b476:	4288      	cmp	r0, r1
 800b478:	d3f4      	bcc.n	800b464 <L_shift+0xc>
 800b47a:	bd70      	pop	{r4, r5, r6, pc}

0800b47c <__match>:
 800b47c:	b530      	push	{r4, r5, lr}
 800b47e:	6803      	ldr	r3, [r0, #0]
 800b480:	3301      	adds	r3, #1
 800b482:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b486:	b914      	cbnz	r4, 800b48e <__match+0x12>
 800b488:	6003      	str	r3, [r0, #0]
 800b48a:	2001      	movs	r0, #1
 800b48c:	bd30      	pop	{r4, r5, pc}
 800b48e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b492:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b496:	2d19      	cmp	r5, #25
 800b498:	bf98      	it	ls
 800b49a:	3220      	addls	r2, #32
 800b49c:	42a2      	cmp	r2, r4
 800b49e:	d0f0      	beq.n	800b482 <__match+0x6>
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	e7f3      	b.n	800b48c <__match+0x10>

0800b4a4 <__hexnan>:
 800b4a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4a8:	680b      	ldr	r3, [r1, #0]
 800b4aa:	6801      	ldr	r1, [r0, #0]
 800b4ac:	115e      	asrs	r6, r3, #5
 800b4ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b4b2:	f013 031f 	ands.w	r3, r3, #31
 800b4b6:	b087      	sub	sp, #28
 800b4b8:	bf18      	it	ne
 800b4ba:	3604      	addne	r6, #4
 800b4bc:	2500      	movs	r5, #0
 800b4be:	1f37      	subs	r7, r6, #4
 800b4c0:	4682      	mov	sl, r0
 800b4c2:	4690      	mov	r8, r2
 800b4c4:	9301      	str	r3, [sp, #4]
 800b4c6:	f846 5c04 	str.w	r5, [r6, #-4]
 800b4ca:	46b9      	mov	r9, r7
 800b4cc:	463c      	mov	r4, r7
 800b4ce:	9502      	str	r5, [sp, #8]
 800b4d0:	46ab      	mov	fp, r5
 800b4d2:	784a      	ldrb	r2, [r1, #1]
 800b4d4:	1c4b      	adds	r3, r1, #1
 800b4d6:	9303      	str	r3, [sp, #12]
 800b4d8:	b342      	cbz	r2, 800b52c <__hexnan+0x88>
 800b4da:	4610      	mov	r0, r2
 800b4dc:	9105      	str	r1, [sp, #20]
 800b4de:	9204      	str	r2, [sp, #16]
 800b4e0:	f7ff fd76 	bl	800afd0 <__hexdig_fun>
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	d14f      	bne.n	800b588 <__hexnan+0xe4>
 800b4e8:	9a04      	ldr	r2, [sp, #16]
 800b4ea:	9905      	ldr	r1, [sp, #20]
 800b4ec:	2a20      	cmp	r2, #32
 800b4ee:	d818      	bhi.n	800b522 <__hexnan+0x7e>
 800b4f0:	9b02      	ldr	r3, [sp, #8]
 800b4f2:	459b      	cmp	fp, r3
 800b4f4:	dd13      	ble.n	800b51e <__hexnan+0x7a>
 800b4f6:	454c      	cmp	r4, r9
 800b4f8:	d206      	bcs.n	800b508 <__hexnan+0x64>
 800b4fa:	2d07      	cmp	r5, #7
 800b4fc:	dc04      	bgt.n	800b508 <__hexnan+0x64>
 800b4fe:	462a      	mov	r2, r5
 800b500:	4649      	mov	r1, r9
 800b502:	4620      	mov	r0, r4
 800b504:	f7ff ffa8 	bl	800b458 <L_shift>
 800b508:	4544      	cmp	r4, r8
 800b50a:	d950      	bls.n	800b5ae <__hexnan+0x10a>
 800b50c:	2300      	movs	r3, #0
 800b50e:	f1a4 0904 	sub.w	r9, r4, #4
 800b512:	f844 3c04 	str.w	r3, [r4, #-4]
 800b516:	f8cd b008 	str.w	fp, [sp, #8]
 800b51a:	464c      	mov	r4, r9
 800b51c:	461d      	mov	r5, r3
 800b51e:	9903      	ldr	r1, [sp, #12]
 800b520:	e7d7      	b.n	800b4d2 <__hexnan+0x2e>
 800b522:	2a29      	cmp	r2, #41	; 0x29
 800b524:	d155      	bne.n	800b5d2 <__hexnan+0x12e>
 800b526:	3102      	adds	r1, #2
 800b528:	f8ca 1000 	str.w	r1, [sl]
 800b52c:	f1bb 0f00 	cmp.w	fp, #0
 800b530:	d04f      	beq.n	800b5d2 <__hexnan+0x12e>
 800b532:	454c      	cmp	r4, r9
 800b534:	d206      	bcs.n	800b544 <__hexnan+0xa0>
 800b536:	2d07      	cmp	r5, #7
 800b538:	dc04      	bgt.n	800b544 <__hexnan+0xa0>
 800b53a:	462a      	mov	r2, r5
 800b53c:	4649      	mov	r1, r9
 800b53e:	4620      	mov	r0, r4
 800b540:	f7ff ff8a 	bl	800b458 <L_shift>
 800b544:	4544      	cmp	r4, r8
 800b546:	d934      	bls.n	800b5b2 <__hexnan+0x10e>
 800b548:	f1a8 0204 	sub.w	r2, r8, #4
 800b54c:	4623      	mov	r3, r4
 800b54e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b552:	f842 1f04 	str.w	r1, [r2, #4]!
 800b556:	429f      	cmp	r7, r3
 800b558:	d2f9      	bcs.n	800b54e <__hexnan+0xaa>
 800b55a:	1b3b      	subs	r3, r7, r4
 800b55c:	f023 0303 	bic.w	r3, r3, #3
 800b560:	3304      	adds	r3, #4
 800b562:	3e03      	subs	r6, #3
 800b564:	3401      	adds	r4, #1
 800b566:	42a6      	cmp	r6, r4
 800b568:	bf38      	it	cc
 800b56a:	2304      	movcc	r3, #4
 800b56c:	4443      	add	r3, r8
 800b56e:	2200      	movs	r2, #0
 800b570:	f843 2b04 	str.w	r2, [r3], #4
 800b574:	429f      	cmp	r7, r3
 800b576:	d2fb      	bcs.n	800b570 <__hexnan+0xcc>
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	b91b      	cbnz	r3, 800b584 <__hexnan+0xe0>
 800b57c:	4547      	cmp	r7, r8
 800b57e:	d126      	bne.n	800b5ce <__hexnan+0x12a>
 800b580:	2301      	movs	r3, #1
 800b582:	603b      	str	r3, [r7, #0]
 800b584:	2005      	movs	r0, #5
 800b586:	e025      	b.n	800b5d4 <__hexnan+0x130>
 800b588:	3501      	adds	r5, #1
 800b58a:	2d08      	cmp	r5, #8
 800b58c:	f10b 0b01 	add.w	fp, fp, #1
 800b590:	dd06      	ble.n	800b5a0 <__hexnan+0xfc>
 800b592:	4544      	cmp	r4, r8
 800b594:	d9c3      	bls.n	800b51e <__hexnan+0x7a>
 800b596:	2300      	movs	r3, #0
 800b598:	f844 3c04 	str.w	r3, [r4, #-4]
 800b59c:	2501      	movs	r5, #1
 800b59e:	3c04      	subs	r4, #4
 800b5a0:	6822      	ldr	r2, [r4, #0]
 800b5a2:	f000 000f 	and.w	r0, r0, #15
 800b5a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b5aa:	6020      	str	r0, [r4, #0]
 800b5ac:	e7b7      	b.n	800b51e <__hexnan+0x7a>
 800b5ae:	2508      	movs	r5, #8
 800b5b0:	e7b5      	b.n	800b51e <__hexnan+0x7a>
 800b5b2:	9b01      	ldr	r3, [sp, #4]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d0df      	beq.n	800b578 <__hexnan+0xd4>
 800b5b8:	f1c3 0320 	rsb	r3, r3, #32
 800b5bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b5c0:	40da      	lsrs	r2, r3
 800b5c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b5c6:	4013      	ands	r3, r2
 800b5c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800b5cc:	e7d4      	b.n	800b578 <__hexnan+0xd4>
 800b5ce:	3f04      	subs	r7, #4
 800b5d0:	e7d2      	b.n	800b578 <__hexnan+0xd4>
 800b5d2:	2004      	movs	r0, #4
 800b5d4:	b007      	add	sp, #28
 800b5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800b5dc <malloc>:
 800b5dc:	4b02      	ldr	r3, [pc, #8]	; (800b5e8 <malloc+0xc>)
 800b5de:	4601      	mov	r1, r0
 800b5e0:	6818      	ldr	r0, [r3, #0]
 800b5e2:	f000 b823 	b.w	800b62c <_malloc_r>
 800b5e6:	bf00      	nop
 800b5e8:	2000020c 	.word	0x2000020c

0800b5ec <sbrk_aligned>:
 800b5ec:	b570      	push	{r4, r5, r6, lr}
 800b5ee:	4e0e      	ldr	r6, [pc, #56]	; (800b628 <sbrk_aligned+0x3c>)
 800b5f0:	460c      	mov	r4, r1
 800b5f2:	6831      	ldr	r1, [r6, #0]
 800b5f4:	4605      	mov	r5, r0
 800b5f6:	b911      	cbnz	r1, 800b5fe <sbrk_aligned+0x12>
 800b5f8:	f000 ffa2 	bl	800c540 <_sbrk_r>
 800b5fc:	6030      	str	r0, [r6, #0]
 800b5fe:	4621      	mov	r1, r4
 800b600:	4628      	mov	r0, r5
 800b602:	f000 ff9d 	bl	800c540 <_sbrk_r>
 800b606:	1c43      	adds	r3, r0, #1
 800b608:	d00a      	beq.n	800b620 <sbrk_aligned+0x34>
 800b60a:	1cc4      	adds	r4, r0, #3
 800b60c:	f024 0403 	bic.w	r4, r4, #3
 800b610:	42a0      	cmp	r0, r4
 800b612:	d007      	beq.n	800b624 <sbrk_aligned+0x38>
 800b614:	1a21      	subs	r1, r4, r0
 800b616:	4628      	mov	r0, r5
 800b618:	f000 ff92 	bl	800c540 <_sbrk_r>
 800b61c:	3001      	adds	r0, #1
 800b61e:	d101      	bne.n	800b624 <sbrk_aligned+0x38>
 800b620:	f04f 34ff 	mov.w	r4, #4294967295
 800b624:	4620      	mov	r0, r4
 800b626:	bd70      	pop	{r4, r5, r6, pc}
 800b628:	20001058 	.word	0x20001058

0800b62c <_malloc_r>:
 800b62c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b630:	1ccd      	adds	r5, r1, #3
 800b632:	f025 0503 	bic.w	r5, r5, #3
 800b636:	3508      	adds	r5, #8
 800b638:	2d0c      	cmp	r5, #12
 800b63a:	bf38      	it	cc
 800b63c:	250c      	movcc	r5, #12
 800b63e:	2d00      	cmp	r5, #0
 800b640:	4607      	mov	r7, r0
 800b642:	db01      	blt.n	800b648 <_malloc_r+0x1c>
 800b644:	42a9      	cmp	r1, r5
 800b646:	d905      	bls.n	800b654 <_malloc_r+0x28>
 800b648:	230c      	movs	r3, #12
 800b64a:	603b      	str	r3, [r7, #0]
 800b64c:	2600      	movs	r6, #0
 800b64e:	4630      	mov	r0, r6
 800b650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b654:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b728 <_malloc_r+0xfc>
 800b658:	f000 f87a 	bl	800b750 <__malloc_lock>
 800b65c:	f8d8 3000 	ldr.w	r3, [r8]
 800b660:	461c      	mov	r4, r3
 800b662:	bb5c      	cbnz	r4, 800b6bc <_malloc_r+0x90>
 800b664:	4629      	mov	r1, r5
 800b666:	4638      	mov	r0, r7
 800b668:	f7ff ffc0 	bl	800b5ec <sbrk_aligned>
 800b66c:	1c43      	adds	r3, r0, #1
 800b66e:	4604      	mov	r4, r0
 800b670:	d155      	bne.n	800b71e <_malloc_r+0xf2>
 800b672:	f8d8 4000 	ldr.w	r4, [r8]
 800b676:	4626      	mov	r6, r4
 800b678:	2e00      	cmp	r6, #0
 800b67a:	d145      	bne.n	800b708 <_malloc_r+0xdc>
 800b67c:	2c00      	cmp	r4, #0
 800b67e:	d048      	beq.n	800b712 <_malloc_r+0xe6>
 800b680:	6823      	ldr	r3, [r4, #0]
 800b682:	4631      	mov	r1, r6
 800b684:	4638      	mov	r0, r7
 800b686:	eb04 0903 	add.w	r9, r4, r3
 800b68a:	f000 ff59 	bl	800c540 <_sbrk_r>
 800b68e:	4581      	cmp	r9, r0
 800b690:	d13f      	bne.n	800b712 <_malloc_r+0xe6>
 800b692:	6821      	ldr	r1, [r4, #0]
 800b694:	1a6d      	subs	r5, r5, r1
 800b696:	4629      	mov	r1, r5
 800b698:	4638      	mov	r0, r7
 800b69a:	f7ff ffa7 	bl	800b5ec <sbrk_aligned>
 800b69e:	3001      	adds	r0, #1
 800b6a0:	d037      	beq.n	800b712 <_malloc_r+0xe6>
 800b6a2:	6823      	ldr	r3, [r4, #0]
 800b6a4:	442b      	add	r3, r5
 800b6a6:	6023      	str	r3, [r4, #0]
 800b6a8:	f8d8 3000 	ldr.w	r3, [r8]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d038      	beq.n	800b722 <_malloc_r+0xf6>
 800b6b0:	685a      	ldr	r2, [r3, #4]
 800b6b2:	42a2      	cmp	r2, r4
 800b6b4:	d12b      	bne.n	800b70e <_malloc_r+0xe2>
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	605a      	str	r2, [r3, #4]
 800b6ba:	e00f      	b.n	800b6dc <_malloc_r+0xb0>
 800b6bc:	6822      	ldr	r2, [r4, #0]
 800b6be:	1b52      	subs	r2, r2, r5
 800b6c0:	d41f      	bmi.n	800b702 <_malloc_r+0xd6>
 800b6c2:	2a0b      	cmp	r2, #11
 800b6c4:	d917      	bls.n	800b6f6 <_malloc_r+0xca>
 800b6c6:	1961      	adds	r1, r4, r5
 800b6c8:	42a3      	cmp	r3, r4
 800b6ca:	6025      	str	r5, [r4, #0]
 800b6cc:	bf18      	it	ne
 800b6ce:	6059      	strne	r1, [r3, #4]
 800b6d0:	6863      	ldr	r3, [r4, #4]
 800b6d2:	bf08      	it	eq
 800b6d4:	f8c8 1000 	streq.w	r1, [r8]
 800b6d8:	5162      	str	r2, [r4, r5]
 800b6da:	604b      	str	r3, [r1, #4]
 800b6dc:	4638      	mov	r0, r7
 800b6de:	f104 060b 	add.w	r6, r4, #11
 800b6e2:	f000 f83b 	bl	800b75c <__malloc_unlock>
 800b6e6:	f026 0607 	bic.w	r6, r6, #7
 800b6ea:	1d23      	adds	r3, r4, #4
 800b6ec:	1af2      	subs	r2, r6, r3
 800b6ee:	d0ae      	beq.n	800b64e <_malloc_r+0x22>
 800b6f0:	1b9b      	subs	r3, r3, r6
 800b6f2:	50a3      	str	r3, [r4, r2]
 800b6f4:	e7ab      	b.n	800b64e <_malloc_r+0x22>
 800b6f6:	42a3      	cmp	r3, r4
 800b6f8:	6862      	ldr	r2, [r4, #4]
 800b6fa:	d1dd      	bne.n	800b6b8 <_malloc_r+0x8c>
 800b6fc:	f8c8 2000 	str.w	r2, [r8]
 800b700:	e7ec      	b.n	800b6dc <_malloc_r+0xb0>
 800b702:	4623      	mov	r3, r4
 800b704:	6864      	ldr	r4, [r4, #4]
 800b706:	e7ac      	b.n	800b662 <_malloc_r+0x36>
 800b708:	4634      	mov	r4, r6
 800b70a:	6876      	ldr	r6, [r6, #4]
 800b70c:	e7b4      	b.n	800b678 <_malloc_r+0x4c>
 800b70e:	4613      	mov	r3, r2
 800b710:	e7cc      	b.n	800b6ac <_malloc_r+0x80>
 800b712:	230c      	movs	r3, #12
 800b714:	603b      	str	r3, [r7, #0]
 800b716:	4638      	mov	r0, r7
 800b718:	f000 f820 	bl	800b75c <__malloc_unlock>
 800b71c:	e797      	b.n	800b64e <_malloc_r+0x22>
 800b71e:	6025      	str	r5, [r4, #0]
 800b720:	e7dc      	b.n	800b6dc <_malloc_r+0xb0>
 800b722:	605b      	str	r3, [r3, #4]
 800b724:	deff      	udf	#255	; 0xff
 800b726:	bf00      	nop
 800b728:	20001054 	.word	0x20001054

0800b72c <__ascii_mbtowc>:
 800b72c:	b082      	sub	sp, #8
 800b72e:	b901      	cbnz	r1, 800b732 <__ascii_mbtowc+0x6>
 800b730:	a901      	add	r1, sp, #4
 800b732:	b142      	cbz	r2, 800b746 <__ascii_mbtowc+0x1a>
 800b734:	b14b      	cbz	r3, 800b74a <__ascii_mbtowc+0x1e>
 800b736:	7813      	ldrb	r3, [r2, #0]
 800b738:	600b      	str	r3, [r1, #0]
 800b73a:	7812      	ldrb	r2, [r2, #0]
 800b73c:	1e10      	subs	r0, r2, #0
 800b73e:	bf18      	it	ne
 800b740:	2001      	movne	r0, #1
 800b742:	b002      	add	sp, #8
 800b744:	4770      	bx	lr
 800b746:	4610      	mov	r0, r2
 800b748:	e7fb      	b.n	800b742 <__ascii_mbtowc+0x16>
 800b74a:	f06f 0001 	mvn.w	r0, #1
 800b74e:	e7f8      	b.n	800b742 <__ascii_mbtowc+0x16>

0800b750 <__malloc_lock>:
 800b750:	4801      	ldr	r0, [pc, #4]	; (800b758 <__malloc_lock+0x8>)
 800b752:	f7fe bced 	b.w	800a130 <__retarget_lock_acquire_recursive>
 800b756:	bf00      	nop
 800b758:	20001050 	.word	0x20001050

0800b75c <__malloc_unlock>:
 800b75c:	4801      	ldr	r0, [pc, #4]	; (800b764 <__malloc_unlock+0x8>)
 800b75e:	f7fe bce8 	b.w	800a132 <__retarget_lock_release_recursive>
 800b762:	bf00      	nop
 800b764:	20001050 	.word	0x20001050

0800b768 <_Balloc>:
 800b768:	b570      	push	{r4, r5, r6, lr}
 800b76a:	69c6      	ldr	r6, [r0, #28]
 800b76c:	4604      	mov	r4, r0
 800b76e:	460d      	mov	r5, r1
 800b770:	b976      	cbnz	r6, 800b790 <_Balloc+0x28>
 800b772:	2010      	movs	r0, #16
 800b774:	f7ff ff32 	bl	800b5dc <malloc>
 800b778:	4602      	mov	r2, r0
 800b77a:	61e0      	str	r0, [r4, #28]
 800b77c:	b920      	cbnz	r0, 800b788 <_Balloc+0x20>
 800b77e:	4b18      	ldr	r3, [pc, #96]	; (800b7e0 <_Balloc+0x78>)
 800b780:	4818      	ldr	r0, [pc, #96]	; (800b7e4 <_Balloc+0x7c>)
 800b782:	216b      	movs	r1, #107	; 0x6b
 800b784:	f7fe fcec 	bl	800a160 <__assert_func>
 800b788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b78c:	6006      	str	r6, [r0, #0]
 800b78e:	60c6      	str	r6, [r0, #12]
 800b790:	69e6      	ldr	r6, [r4, #28]
 800b792:	68f3      	ldr	r3, [r6, #12]
 800b794:	b183      	cbz	r3, 800b7b8 <_Balloc+0x50>
 800b796:	69e3      	ldr	r3, [r4, #28]
 800b798:	68db      	ldr	r3, [r3, #12]
 800b79a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b79e:	b9b8      	cbnz	r0, 800b7d0 <_Balloc+0x68>
 800b7a0:	2101      	movs	r1, #1
 800b7a2:	fa01 f605 	lsl.w	r6, r1, r5
 800b7a6:	1d72      	adds	r2, r6, #5
 800b7a8:	0092      	lsls	r2, r2, #2
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	f000 fedf 	bl	800c56e <_calloc_r>
 800b7b0:	b160      	cbz	r0, 800b7cc <_Balloc+0x64>
 800b7b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b7b6:	e00e      	b.n	800b7d6 <_Balloc+0x6e>
 800b7b8:	2221      	movs	r2, #33	; 0x21
 800b7ba:	2104      	movs	r1, #4
 800b7bc:	4620      	mov	r0, r4
 800b7be:	f000 fed6 	bl	800c56e <_calloc_r>
 800b7c2:	69e3      	ldr	r3, [r4, #28]
 800b7c4:	60f0      	str	r0, [r6, #12]
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d1e4      	bne.n	800b796 <_Balloc+0x2e>
 800b7cc:	2000      	movs	r0, #0
 800b7ce:	bd70      	pop	{r4, r5, r6, pc}
 800b7d0:	6802      	ldr	r2, [r0, #0]
 800b7d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b7dc:	e7f7      	b.n	800b7ce <_Balloc+0x66>
 800b7de:	bf00      	nop
 800b7e0:	0800f9e1 	.word	0x0800f9e1
 800b7e4:	0800fb6c 	.word	0x0800fb6c

0800b7e8 <_Bfree>:
 800b7e8:	b570      	push	{r4, r5, r6, lr}
 800b7ea:	69c6      	ldr	r6, [r0, #28]
 800b7ec:	4605      	mov	r5, r0
 800b7ee:	460c      	mov	r4, r1
 800b7f0:	b976      	cbnz	r6, 800b810 <_Bfree+0x28>
 800b7f2:	2010      	movs	r0, #16
 800b7f4:	f7ff fef2 	bl	800b5dc <malloc>
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	61e8      	str	r0, [r5, #28]
 800b7fc:	b920      	cbnz	r0, 800b808 <_Bfree+0x20>
 800b7fe:	4b09      	ldr	r3, [pc, #36]	; (800b824 <_Bfree+0x3c>)
 800b800:	4809      	ldr	r0, [pc, #36]	; (800b828 <_Bfree+0x40>)
 800b802:	218f      	movs	r1, #143	; 0x8f
 800b804:	f7fe fcac 	bl	800a160 <__assert_func>
 800b808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b80c:	6006      	str	r6, [r0, #0]
 800b80e:	60c6      	str	r6, [r0, #12]
 800b810:	b13c      	cbz	r4, 800b822 <_Bfree+0x3a>
 800b812:	69eb      	ldr	r3, [r5, #28]
 800b814:	6862      	ldr	r2, [r4, #4]
 800b816:	68db      	ldr	r3, [r3, #12]
 800b818:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b81c:	6021      	str	r1, [r4, #0]
 800b81e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b822:	bd70      	pop	{r4, r5, r6, pc}
 800b824:	0800f9e1 	.word	0x0800f9e1
 800b828:	0800fb6c 	.word	0x0800fb6c

0800b82c <__multadd>:
 800b82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b830:	690d      	ldr	r5, [r1, #16]
 800b832:	4607      	mov	r7, r0
 800b834:	460c      	mov	r4, r1
 800b836:	461e      	mov	r6, r3
 800b838:	f101 0c14 	add.w	ip, r1, #20
 800b83c:	2000      	movs	r0, #0
 800b83e:	f8dc 3000 	ldr.w	r3, [ip]
 800b842:	b299      	uxth	r1, r3
 800b844:	fb02 6101 	mla	r1, r2, r1, r6
 800b848:	0c1e      	lsrs	r6, r3, #16
 800b84a:	0c0b      	lsrs	r3, r1, #16
 800b84c:	fb02 3306 	mla	r3, r2, r6, r3
 800b850:	b289      	uxth	r1, r1
 800b852:	3001      	adds	r0, #1
 800b854:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b858:	4285      	cmp	r5, r0
 800b85a:	f84c 1b04 	str.w	r1, [ip], #4
 800b85e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b862:	dcec      	bgt.n	800b83e <__multadd+0x12>
 800b864:	b30e      	cbz	r6, 800b8aa <__multadd+0x7e>
 800b866:	68a3      	ldr	r3, [r4, #8]
 800b868:	42ab      	cmp	r3, r5
 800b86a:	dc19      	bgt.n	800b8a0 <__multadd+0x74>
 800b86c:	6861      	ldr	r1, [r4, #4]
 800b86e:	4638      	mov	r0, r7
 800b870:	3101      	adds	r1, #1
 800b872:	f7ff ff79 	bl	800b768 <_Balloc>
 800b876:	4680      	mov	r8, r0
 800b878:	b928      	cbnz	r0, 800b886 <__multadd+0x5a>
 800b87a:	4602      	mov	r2, r0
 800b87c:	4b0c      	ldr	r3, [pc, #48]	; (800b8b0 <__multadd+0x84>)
 800b87e:	480d      	ldr	r0, [pc, #52]	; (800b8b4 <__multadd+0x88>)
 800b880:	21ba      	movs	r1, #186	; 0xba
 800b882:	f7fe fc6d 	bl	800a160 <__assert_func>
 800b886:	6922      	ldr	r2, [r4, #16]
 800b888:	3202      	adds	r2, #2
 800b88a:	f104 010c 	add.w	r1, r4, #12
 800b88e:	0092      	lsls	r2, r2, #2
 800b890:	300c      	adds	r0, #12
 800b892:	f7fe fc4f 	bl	800a134 <memcpy>
 800b896:	4621      	mov	r1, r4
 800b898:	4638      	mov	r0, r7
 800b89a:	f7ff ffa5 	bl	800b7e8 <_Bfree>
 800b89e:	4644      	mov	r4, r8
 800b8a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b8a4:	3501      	adds	r5, #1
 800b8a6:	615e      	str	r6, [r3, #20]
 800b8a8:	6125      	str	r5, [r4, #16]
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8b0:	0800fafb 	.word	0x0800fafb
 800b8b4:	0800fb6c 	.word	0x0800fb6c

0800b8b8 <__s2b>:
 800b8b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8bc:	460c      	mov	r4, r1
 800b8be:	4615      	mov	r5, r2
 800b8c0:	461f      	mov	r7, r3
 800b8c2:	2209      	movs	r2, #9
 800b8c4:	3308      	adds	r3, #8
 800b8c6:	4606      	mov	r6, r0
 800b8c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	db09      	blt.n	800b8e8 <__s2b+0x30>
 800b8d4:	4630      	mov	r0, r6
 800b8d6:	f7ff ff47 	bl	800b768 <_Balloc>
 800b8da:	b940      	cbnz	r0, 800b8ee <__s2b+0x36>
 800b8dc:	4602      	mov	r2, r0
 800b8de:	4b19      	ldr	r3, [pc, #100]	; (800b944 <__s2b+0x8c>)
 800b8e0:	4819      	ldr	r0, [pc, #100]	; (800b948 <__s2b+0x90>)
 800b8e2:	21d3      	movs	r1, #211	; 0xd3
 800b8e4:	f7fe fc3c 	bl	800a160 <__assert_func>
 800b8e8:	0052      	lsls	r2, r2, #1
 800b8ea:	3101      	adds	r1, #1
 800b8ec:	e7f0      	b.n	800b8d0 <__s2b+0x18>
 800b8ee:	9b08      	ldr	r3, [sp, #32]
 800b8f0:	6143      	str	r3, [r0, #20]
 800b8f2:	2d09      	cmp	r5, #9
 800b8f4:	f04f 0301 	mov.w	r3, #1
 800b8f8:	6103      	str	r3, [r0, #16]
 800b8fa:	dd16      	ble.n	800b92a <__s2b+0x72>
 800b8fc:	f104 0909 	add.w	r9, r4, #9
 800b900:	46c8      	mov	r8, r9
 800b902:	442c      	add	r4, r5
 800b904:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b908:	4601      	mov	r1, r0
 800b90a:	3b30      	subs	r3, #48	; 0x30
 800b90c:	220a      	movs	r2, #10
 800b90e:	4630      	mov	r0, r6
 800b910:	f7ff ff8c 	bl	800b82c <__multadd>
 800b914:	45a0      	cmp	r8, r4
 800b916:	d1f5      	bne.n	800b904 <__s2b+0x4c>
 800b918:	f1a5 0408 	sub.w	r4, r5, #8
 800b91c:	444c      	add	r4, r9
 800b91e:	1b2d      	subs	r5, r5, r4
 800b920:	1963      	adds	r3, r4, r5
 800b922:	42bb      	cmp	r3, r7
 800b924:	db04      	blt.n	800b930 <__s2b+0x78>
 800b926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b92a:	340a      	adds	r4, #10
 800b92c:	2509      	movs	r5, #9
 800b92e:	e7f6      	b.n	800b91e <__s2b+0x66>
 800b930:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b934:	4601      	mov	r1, r0
 800b936:	3b30      	subs	r3, #48	; 0x30
 800b938:	220a      	movs	r2, #10
 800b93a:	4630      	mov	r0, r6
 800b93c:	f7ff ff76 	bl	800b82c <__multadd>
 800b940:	e7ee      	b.n	800b920 <__s2b+0x68>
 800b942:	bf00      	nop
 800b944:	0800fafb 	.word	0x0800fafb
 800b948:	0800fb6c 	.word	0x0800fb6c

0800b94c <__hi0bits>:
 800b94c:	0c03      	lsrs	r3, r0, #16
 800b94e:	041b      	lsls	r3, r3, #16
 800b950:	b9d3      	cbnz	r3, 800b988 <__hi0bits+0x3c>
 800b952:	0400      	lsls	r0, r0, #16
 800b954:	2310      	movs	r3, #16
 800b956:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b95a:	bf04      	itt	eq
 800b95c:	0200      	lsleq	r0, r0, #8
 800b95e:	3308      	addeq	r3, #8
 800b960:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b964:	bf04      	itt	eq
 800b966:	0100      	lsleq	r0, r0, #4
 800b968:	3304      	addeq	r3, #4
 800b96a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b96e:	bf04      	itt	eq
 800b970:	0080      	lsleq	r0, r0, #2
 800b972:	3302      	addeq	r3, #2
 800b974:	2800      	cmp	r0, #0
 800b976:	db05      	blt.n	800b984 <__hi0bits+0x38>
 800b978:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b97c:	f103 0301 	add.w	r3, r3, #1
 800b980:	bf08      	it	eq
 800b982:	2320      	moveq	r3, #32
 800b984:	4618      	mov	r0, r3
 800b986:	4770      	bx	lr
 800b988:	2300      	movs	r3, #0
 800b98a:	e7e4      	b.n	800b956 <__hi0bits+0xa>

0800b98c <__lo0bits>:
 800b98c:	6803      	ldr	r3, [r0, #0]
 800b98e:	f013 0207 	ands.w	r2, r3, #7
 800b992:	d00c      	beq.n	800b9ae <__lo0bits+0x22>
 800b994:	07d9      	lsls	r1, r3, #31
 800b996:	d422      	bmi.n	800b9de <__lo0bits+0x52>
 800b998:	079a      	lsls	r2, r3, #30
 800b99a:	bf49      	itett	mi
 800b99c:	085b      	lsrmi	r3, r3, #1
 800b99e:	089b      	lsrpl	r3, r3, #2
 800b9a0:	6003      	strmi	r3, [r0, #0]
 800b9a2:	2201      	movmi	r2, #1
 800b9a4:	bf5c      	itt	pl
 800b9a6:	6003      	strpl	r3, [r0, #0]
 800b9a8:	2202      	movpl	r2, #2
 800b9aa:	4610      	mov	r0, r2
 800b9ac:	4770      	bx	lr
 800b9ae:	b299      	uxth	r1, r3
 800b9b0:	b909      	cbnz	r1, 800b9b6 <__lo0bits+0x2a>
 800b9b2:	0c1b      	lsrs	r3, r3, #16
 800b9b4:	2210      	movs	r2, #16
 800b9b6:	b2d9      	uxtb	r1, r3
 800b9b8:	b909      	cbnz	r1, 800b9be <__lo0bits+0x32>
 800b9ba:	3208      	adds	r2, #8
 800b9bc:	0a1b      	lsrs	r3, r3, #8
 800b9be:	0719      	lsls	r1, r3, #28
 800b9c0:	bf04      	itt	eq
 800b9c2:	091b      	lsreq	r3, r3, #4
 800b9c4:	3204      	addeq	r2, #4
 800b9c6:	0799      	lsls	r1, r3, #30
 800b9c8:	bf04      	itt	eq
 800b9ca:	089b      	lsreq	r3, r3, #2
 800b9cc:	3202      	addeq	r2, #2
 800b9ce:	07d9      	lsls	r1, r3, #31
 800b9d0:	d403      	bmi.n	800b9da <__lo0bits+0x4e>
 800b9d2:	085b      	lsrs	r3, r3, #1
 800b9d4:	f102 0201 	add.w	r2, r2, #1
 800b9d8:	d003      	beq.n	800b9e2 <__lo0bits+0x56>
 800b9da:	6003      	str	r3, [r0, #0]
 800b9dc:	e7e5      	b.n	800b9aa <__lo0bits+0x1e>
 800b9de:	2200      	movs	r2, #0
 800b9e0:	e7e3      	b.n	800b9aa <__lo0bits+0x1e>
 800b9e2:	2220      	movs	r2, #32
 800b9e4:	e7e1      	b.n	800b9aa <__lo0bits+0x1e>
	...

0800b9e8 <__i2b>:
 800b9e8:	b510      	push	{r4, lr}
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	2101      	movs	r1, #1
 800b9ee:	f7ff febb 	bl	800b768 <_Balloc>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	b928      	cbnz	r0, 800ba02 <__i2b+0x1a>
 800b9f6:	4b05      	ldr	r3, [pc, #20]	; (800ba0c <__i2b+0x24>)
 800b9f8:	4805      	ldr	r0, [pc, #20]	; (800ba10 <__i2b+0x28>)
 800b9fa:	f240 1145 	movw	r1, #325	; 0x145
 800b9fe:	f7fe fbaf 	bl	800a160 <__assert_func>
 800ba02:	2301      	movs	r3, #1
 800ba04:	6144      	str	r4, [r0, #20]
 800ba06:	6103      	str	r3, [r0, #16]
 800ba08:	bd10      	pop	{r4, pc}
 800ba0a:	bf00      	nop
 800ba0c:	0800fafb 	.word	0x0800fafb
 800ba10:	0800fb6c 	.word	0x0800fb6c

0800ba14 <__multiply>:
 800ba14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba18:	4691      	mov	r9, r2
 800ba1a:	690a      	ldr	r2, [r1, #16]
 800ba1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ba20:	429a      	cmp	r2, r3
 800ba22:	bfb8      	it	lt
 800ba24:	460b      	movlt	r3, r1
 800ba26:	460c      	mov	r4, r1
 800ba28:	bfbc      	itt	lt
 800ba2a:	464c      	movlt	r4, r9
 800ba2c:	4699      	movlt	r9, r3
 800ba2e:	6927      	ldr	r7, [r4, #16]
 800ba30:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ba34:	68a3      	ldr	r3, [r4, #8]
 800ba36:	6861      	ldr	r1, [r4, #4]
 800ba38:	eb07 060a 	add.w	r6, r7, sl
 800ba3c:	42b3      	cmp	r3, r6
 800ba3e:	b085      	sub	sp, #20
 800ba40:	bfb8      	it	lt
 800ba42:	3101      	addlt	r1, #1
 800ba44:	f7ff fe90 	bl	800b768 <_Balloc>
 800ba48:	b930      	cbnz	r0, 800ba58 <__multiply+0x44>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	4b44      	ldr	r3, [pc, #272]	; (800bb60 <__multiply+0x14c>)
 800ba4e:	4845      	ldr	r0, [pc, #276]	; (800bb64 <__multiply+0x150>)
 800ba50:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ba54:	f7fe fb84 	bl	800a160 <__assert_func>
 800ba58:	f100 0514 	add.w	r5, r0, #20
 800ba5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ba60:	462b      	mov	r3, r5
 800ba62:	2200      	movs	r2, #0
 800ba64:	4543      	cmp	r3, r8
 800ba66:	d321      	bcc.n	800baac <__multiply+0x98>
 800ba68:	f104 0314 	add.w	r3, r4, #20
 800ba6c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ba70:	f109 0314 	add.w	r3, r9, #20
 800ba74:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ba78:	9202      	str	r2, [sp, #8]
 800ba7a:	1b3a      	subs	r2, r7, r4
 800ba7c:	3a15      	subs	r2, #21
 800ba7e:	f022 0203 	bic.w	r2, r2, #3
 800ba82:	3204      	adds	r2, #4
 800ba84:	f104 0115 	add.w	r1, r4, #21
 800ba88:	428f      	cmp	r7, r1
 800ba8a:	bf38      	it	cc
 800ba8c:	2204      	movcc	r2, #4
 800ba8e:	9201      	str	r2, [sp, #4]
 800ba90:	9a02      	ldr	r2, [sp, #8]
 800ba92:	9303      	str	r3, [sp, #12]
 800ba94:	429a      	cmp	r2, r3
 800ba96:	d80c      	bhi.n	800bab2 <__multiply+0x9e>
 800ba98:	2e00      	cmp	r6, #0
 800ba9a:	dd03      	ble.n	800baa4 <__multiply+0x90>
 800ba9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d05b      	beq.n	800bb5c <__multiply+0x148>
 800baa4:	6106      	str	r6, [r0, #16]
 800baa6:	b005      	add	sp, #20
 800baa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baac:	f843 2b04 	str.w	r2, [r3], #4
 800bab0:	e7d8      	b.n	800ba64 <__multiply+0x50>
 800bab2:	f8b3 a000 	ldrh.w	sl, [r3]
 800bab6:	f1ba 0f00 	cmp.w	sl, #0
 800baba:	d024      	beq.n	800bb06 <__multiply+0xf2>
 800babc:	f104 0e14 	add.w	lr, r4, #20
 800bac0:	46a9      	mov	r9, r5
 800bac2:	f04f 0c00 	mov.w	ip, #0
 800bac6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800baca:	f8d9 1000 	ldr.w	r1, [r9]
 800bace:	fa1f fb82 	uxth.w	fp, r2
 800bad2:	b289      	uxth	r1, r1
 800bad4:	fb0a 110b 	mla	r1, sl, fp, r1
 800bad8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800badc:	f8d9 2000 	ldr.w	r2, [r9]
 800bae0:	4461      	add	r1, ip
 800bae2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bae6:	fb0a c20b 	mla	r2, sl, fp, ip
 800baea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800baee:	b289      	uxth	r1, r1
 800baf0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800baf4:	4577      	cmp	r7, lr
 800baf6:	f849 1b04 	str.w	r1, [r9], #4
 800bafa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bafe:	d8e2      	bhi.n	800bac6 <__multiply+0xb2>
 800bb00:	9a01      	ldr	r2, [sp, #4]
 800bb02:	f845 c002 	str.w	ip, [r5, r2]
 800bb06:	9a03      	ldr	r2, [sp, #12]
 800bb08:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bb0c:	3304      	adds	r3, #4
 800bb0e:	f1b9 0f00 	cmp.w	r9, #0
 800bb12:	d021      	beq.n	800bb58 <__multiply+0x144>
 800bb14:	6829      	ldr	r1, [r5, #0]
 800bb16:	f104 0c14 	add.w	ip, r4, #20
 800bb1a:	46ae      	mov	lr, r5
 800bb1c:	f04f 0a00 	mov.w	sl, #0
 800bb20:	f8bc b000 	ldrh.w	fp, [ip]
 800bb24:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bb28:	fb09 220b 	mla	r2, r9, fp, r2
 800bb2c:	4452      	add	r2, sl
 800bb2e:	b289      	uxth	r1, r1
 800bb30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bb34:	f84e 1b04 	str.w	r1, [lr], #4
 800bb38:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bb3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bb40:	f8be 1000 	ldrh.w	r1, [lr]
 800bb44:	fb09 110a 	mla	r1, r9, sl, r1
 800bb48:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800bb4c:	4567      	cmp	r7, ip
 800bb4e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bb52:	d8e5      	bhi.n	800bb20 <__multiply+0x10c>
 800bb54:	9a01      	ldr	r2, [sp, #4]
 800bb56:	50a9      	str	r1, [r5, r2]
 800bb58:	3504      	adds	r5, #4
 800bb5a:	e799      	b.n	800ba90 <__multiply+0x7c>
 800bb5c:	3e01      	subs	r6, #1
 800bb5e:	e79b      	b.n	800ba98 <__multiply+0x84>
 800bb60:	0800fafb 	.word	0x0800fafb
 800bb64:	0800fb6c 	.word	0x0800fb6c

0800bb68 <__pow5mult>:
 800bb68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb6c:	4615      	mov	r5, r2
 800bb6e:	f012 0203 	ands.w	r2, r2, #3
 800bb72:	4606      	mov	r6, r0
 800bb74:	460f      	mov	r7, r1
 800bb76:	d007      	beq.n	800bb88 <__pow5mult+0x20>
 800bb78:	4c25      	ldr	r4, [pc, #148]	; (800bc10 <__pow5mult+0xa8>)
 800bb7a:	3a01      	subs	r2, #1
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb82:	f7ff fe53 	bl	800b82c <__multadd>
 800bb86:	4607      	mov	r7, r0
 800bb88:	10ad      	asrs	r5, r5, #2
 800bb8a:	d03d      	beq.n	800bc08 <__pow5mult+0xa0>
 800bb8c:	69f4      	ldr	r4, [r6, #28]
 800bb8e:	b97c      	cbnz	r4, 800bbb0 <__pow5mult+0x48>
 800bb90:	2010      	movs	r0, #16
 800bb92:	f7ff fd23 	bl	800b5dc <malloc>
 800bb96:	4602      	mov	r2, r0
 800bb98:	61f0      	str	r0, [r6, #28]
 800bb9a:	b928      	cbnz	r0, 800bba8 <__pow5mult+0x40>
 800bb9c:	4b1d      	ldr	r3, [pc, #116]	; (800bc14 <__pow5mult+0xac>)
 800bb9e:	481e      	ldr	r0, [pc, #120]	; (800bc18 <__pow5mult+0xb0>)
 800bba0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bba4:	f7fe fadc 	bl	800a160 <__assert_func>
 800bba8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bbac:	6004      	str	r4, [r0, #0]
 800bbae:	60c4      	str	r4, [r0, #12]
 800bbb0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800bbb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bbb8:	b94c      	cbnz	r4, 800bbce <__pow5mult+0x66>
 800bbba:	f240 2171 	movw	r1, #625	; 0x271
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	f7ff ff12 	bl	800b9e8 <__i2b>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	f8c8 0008 	str.w	r0, [r8, #8]
 800bbca:	4604      	mov	r4, r0
 800bbcc:	6003      	str	r3, [r0, #0]
 800bbce:	f04f 0900 	mov.w	r9, #0
 800bbd2:	07eb      	lsls	r3, r5, #31
 800bbd4:	d50a      	bpl.n	800bbec <__pow5mult+0x84>
 800bbd6:	4639      	mov	r1, r7
 800bbd8:	4622      	mov	r2, r4
 800bbda:	4630      	mov	r0, r6
 800bbdc:	f7ff ff1a 	bl	800ba14 <__multiply>
 800bbe0:	4639      	mov	r1, r7
 800bbe2:	4680      	mov	r8, r0
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	f7ff fdff 	bl	800b7e8 <_Bfree>
 800bbea:	4647      	mov	r7, r8
 800bbec:	106d      	asrs	r5, r5, #1
 800bbee:	d00b      	beq.n	800bc08 <__pow5mult+0xa0>
 800bbf0:	6820      	ldr	r0, [r4, #0]
 800bbf2:	b938      	cbnz	r0, 800bc04 <__pow5mult+0x9c>
 800bbf4:	4622      	mov	r2, r4
 800bbf6:	4621      	mov	r1, r4
 800bbf8:	4630      	mov	r0, r6
 800bbfa:	f7ff ff0b 	bl	800ba14 <__multiply>
 800bbfe:	6020      	str	r0, [r4, #0]
 800bc00:	f8c0 9000 	str.w	r9, [r0]
 800bc04:	4604      	mov	r4, r0
 800bc06:	e7e4      	b.n	800bbd2 <__pow5mult+0x6a>
 800bc08:	4638      	mov	r0, r7
 800bc0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc0e:	bf00      	nop
 800bc10:	0800fcb8 	.word	0x0800fcb8
 800bc14:	0800f9e1 	.word	0x0800f9e1
 800bc18:	0800fb6c 	.word	0x0800fb6c

0800bc1c <__lshift>:
 800bc1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc20:	460c      	mov	r4, r1
 800bc22:	6849      	ldr	r1, [r1, #4]
 800bc24:	6923      	ldr	r3, [r4, #16]
 800bc26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc2a:	68a3      	ldr	r3, [r4, #8]
 800bc2c:	4607      	mov	r7, r0
 800bc2e:	4691      	mov	r9, r2
 800bc30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc34:	f108 0601 	add.w	r6, r8, #1
 800bc38:	42b3      	cmp	r3, r6
 800bc3a:	db0b      	blt.n	800bc54 <__lshift+0x38>
 800bc3c:	4638      	mov	r0, r7
 800bc3e:	f7ff fd93 	bl	800b768 <_Balloc>
 800bc42:	4605      	mov	r5, r0
 800bc44:	b948      	cbnz	r0, 800bc5a <__lshift+0x3e>
 800bc46:	4602      	mov	r2, r0
 800bc48:	4b28      	ldr	r3, [pc, #160]	; (800bcec <__lshift+0xd0>)
 800bc4a:	4829      	ldr	r0, [pc, #164]	; (800bcf0 <__lshift+0xd4>)
 800bc4c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bc50:	f7fe fa86 	bl	800a160 <__assert_func>
 800bc54:	3101      	adds	r1, #1
 800bc56:	005b      	lsls	r3, r3, #1
 800bc58:	e7ee      	b.n	800bc38 <__lshift+0x1c>
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	f100 0114 	add.w	r1, r0, #20
 800bc60:	f100 0210 	add.w	r2, r0, #16
 800bc64:	4618      	mov	r0, r3
 800bc66:	4553      	cmp	r3, sl
 800bc68:	db33      	blt.n	800bcd2 <__lshift+0xb6>
 800bc6a:	6920      	ldr	r0, [r4, #16]
 800bc6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc70:	f104 0314 	add.w	r3, r4, #20
 800bc74:	f019 091f 	ands.w	r9, r9, #31
 800bc78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc80:	d02b      	beq.n	800bcda <__lshift+0xbe>
 800bc82:	f1c9 0e20 	rsb	lr, r9, #32
 800bc86:	468a      	mov	sl, r1
 800bc88:	2200      	movs	r2, #0
 800bc8a:	6818      	ldr	r0, [r3, #0]
 800bc8c:	fa00 f009 	lsl.w	r0, r0, r9
 800bc90:	4310      	orrs	r0, r2
 800bc92:	f84a 0b04 	str.w	r0, [sl], #4
 800bc96:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc9a:	459c      	cmp	ip, r3
 800bc9c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bca0:	d8f3      	bhi.n	800bc8a <__lshift+0x6e>
 800bca2:	ebac 0304 	sub.w	r3, ip, r4
 800bca6:	3b15      	subs	r3, #21
 800bca8:	f023 0303 	bic.w	r3, r3, #3
 800bcac:	3304      	adds	r3, #4
 800bcae:	f104 0015 	add.w	r0, r4, #21
 800bcb2:	4584      	cmp	ip, r0
 800bcb4:	bf38      	it	cc
 800bcb6:	2304      	movcc	r3, #4
 800bcb8:	50ca      	str	r2, [r1, r3]
 800bcba:	b10a      	cbz	r2, 800bcc0 <__lshift+0xa4>
 800bcbc:	f108 0602 	add.w	r6, r8, #2
 800bcc0:	3e01      	subs	r6, #1
 800bcc2:	4638      	mov	r0, r7
 800bcc4:	612e      	str	r6, [r5, #16]
 800bcc6:	4621      	mov	r1, r4
 800bcc8:	f7ff fd8e 	bl	800b7e8 <_Bfree>
 800bccc:	4628      	mov	r0, r5
 800bcce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcd2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	e7c5      	b.n	800bc66 <__lshift+0x4a>
 800bcda:	3904      	subs	r1, #4
 800bcdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bce0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bce4:	459c      	cmp	ip, r3
 800bce6:	d8f9      	bhi.n	800bcdc <__lshift+0xc0>
 800bce8:	e7ea      	b.n	800bcc0 <__lshift+0xa4>
 800bcea:	bf00      	nop
 800bcec:	0800fafb 	.word	0x0800fafb
 800bcf0:	0800fb6c 	.word	0x0800fb6c

0800bcf4 <__mcmp>:
 800bcf4:	b530      	push	{r4, r5, lr}
 800bcf6:	6902      	ldr	r2, [r0, #16]
 800bcf8:	690c      	ldr	r4, [r1, #16]
 800bcfa:	1b12      	subs	r2, r2, r4
 800bcfc:	d10e      	bne.n	800bd1c <__mcmp+0x28>
 800bcfe:	f100 0314 	add.w	r3, r0, #20
 800bd02:	3114      	adds	r1, #20
 800bd04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bd08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bd0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bd10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bd14:	42a5      	cmp	r5, r4
 800bd16:	d003      	beq.n	800bd20 <__mcmp+0x2c>
 800bd18:	d305      	bcc.n	800bd26 <__mcmp+0x32>
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	4610      	mov	r0, r2
 800bd1e:	bd30      	pop	{r4, r5, pc}
 800bd20:	4283      	cmp	r3, r0
 800bd22:	d3f3      	bcc.n	800bd0c <__mcmp+0x18>
 800bd24:	e7fa      	b.n	800bd1c <__mcmp+0x28>
 800bd26:	f04f 32ff 	mov.w	r2, #4294967295
 800bd2a:	e7f7      	b.n	800bd1c <__mcmp+0x28>

0800bd2c <__mdiff>:
 800bd2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd30:	460c      	mov	r4, r1
 800bd32:	4606      	mov	r6, r0
 800bd34:	4611      	mov	r1, r2
 800bd36:	4620      	mov	r0, r4
 800bd38:	4690      	mov	r8, r2
 800bd3a:	f7ff ffdb 	bl	800bcf4 <__mcmp>
 800bd3e:	1e05      	subs	r5, r0, #0
 800bd40:	d110      	bne.n	800bd64 <__mdiff+0x38>
 800bd42:	4629      	mov	r1, r5
 800bd44:	4630      	mov	r0, r6
 800bd46:	f7ff fd0f 	bl	800b768 <_Balloc>
 800bd4a:	b930      	cbnz	r0, 800bd5a <__mdiff+0x2e>
 800bd4c:	4b3a      	ldr	r3, [pc, #232]	; (800be38 <__mdiff+0x10c>)
 800bd4e:	4602      	mov	r2, r0
 800bd50:	f240 2137 	movw	r1, #567	; 0x237
 800bd54:	4839      	ldr	r0, [pc, #228]	; (800be3c <__mdiff+0x110>)
 800bd56:	f7fe fa03 	bl	800a160 <__assert_func>
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd64:	bfa4      	itt	ge
 800bd66:	4643      	movge	r3, r8
 800bd68:	46a0      	movge	r8, r4
 800bd6a:	4630      	mov	r0, r6
 800bd6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bd70:	bfa6      	itte	ge
 800bd72:	461c      	movge	r4, r3
 800bd74:	2500      	movge	r5, #0
 800bd76:	2501      	movlt	r5, #1
 800bd78:	f7ff fcf6 	bl	800b768 <_Balloc>
 800bd7c:	b920      	cbnz	r0, 800bd88 <__mdiff+0x5c>
 800bd7e:	4b2e      	ldr	r3, [pc, #184]	; (800be38 <__mdiff+0x10c>)
 800bd80:	4602      	mov	r2, r0
 800bd82:	f240 2145 	movw	r1, #581	; 0x245
 800bd86:	e7e5      	b.n	800bd54 <__mdiff+0x28>
 800bd88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bd8c:	6926      	ldr	r6, [r4, #16]
 800bd8e:	60c5      	str	r5, [r0, #12]
 800bd90:	f104 0914 	add.w	r9, r4, #20
 800bd94:	f108 0514 	add.w	r5, r8, #20
 800bd98:	f100 0e14 	add.w	lr, r0, #20
 800bd9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bda0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bda4:	f108 0210 	add.w	r2, r8, #16
 800bda8:	46f2      	mov	sl, lr
 800bdaa:	2100      	movs	r1, #0
 800bdac:	f859 3b04 	ldr.w	r3, [r9], #4
 800bdb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bdb4:	fa11 f88b 	uxtah	r8, r1, fp
 800bdb8:	b299      	uxth	r1, r3
 800bdba:	0c1b      	lsrs	r3, r3, #16
 800bdbc:	eba8 0801 	sub.w	r8, r8, r1
 800bdc0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bdc4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bdc8:	fa1f f888 	uxth.w	r8, r8
 800bdcc:	1419      	asrs	r1, r3, #16
 800bdce:	454e      	cmp	r6, r9
 800bdd0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bdd4:	f84a 3b04 	str.w	r3, [sl], #4
 800bdd8:	d8e8      	bhi.n	800bdac <__mdiff+0x80>
 800bdda:	1b33      	subs	r3, r6, r4
 800bddc:	3b15      	subs	r3, #21
 800bdde:	f023 0303 	bic.w	r3, r3, #3
 800bde2:	3304      	adds	r3, #4
 800bde4:	3415      	adds	r4, #21
 800bde6:	42a6      	cmp	r6, r4
 800bde8:	bf38      	it	cc
 800bdea:	2304      	movcc	r3, #4
 800bdec:	441d      	add	r5, r3
 800bdee:	4473      	add	r3, lr
 800bdf0:	469e      	mov	lr, r3
 800bdf2:	462e      	mov	r6, r5
 800bdf4:	4566      	cmp	r6, ip
 800bdf6:	d30e      	bcc.n	800be16 <__mdiff+0xea>
 800bdf8:	f10c 0203 	add.w	r2, ip, #3
 800bdfc:	1b52      	subs	r2, r2, r5
 800bdfe:	f022 0203 	bic.w	r2, r2, #3
 800be02:	3d03      	subs	r5, #3
 800be04:	45ac      	cmp	ip, r5
 800be06:	bf38      	it	cc
 800be08:	2200      	movcc	r2, #0
 800be0a:	4413      	add	r3, r2
 800be0c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800be10:	b17a      	cbz	r2, 800be32 <__mdiff+0x106>
 800be12:	6107      	str	r7, [r0, #16]
 800be14:	e7a4      	b.n	800bd60 <__mdiff+0x34>
 800be16:	f856 8b04 	ldr.w	r8, [r6], #4
 800be1a:	fa11 f288 	uxtah	r2, r1, r8
 800be1e:	1414      	asrs	r4, r2, #16
 800be20:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800be24:	b292      	uxth	r2, r2
 800be26:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800be2a:	f84e 2b04 	str.w	r2, [lr], #4
 800be2e:	1421      	asrs	r1, r4, #16
 800be30:	e7e0      	b.n	800bdf4 <__mdiff+0xc8>
 800be32:	3f01      	subs	r7, #1
 800be34:	e7ea      	b.n	800be0c <__mdiff+0xe0>
 800be36:	bf00      	nop
 800be38:	0800fafb 	.word	0x0800fafb
 800be3c:	0800fb6c 	.word	0x0800fb6c

0800be40 <__ulp>:
 800be40:	b082      	sub	sp, #8
 800be42:	ed8d 0b00 	vstr	d0, [sp]
 800be46:	9a01      	ldr	r2, [sp, #4]
 800be48:	4b0f      	ldr	r3, [pc, #60]	; (800be88 <__ulp+0x48>)
 800be4a:	4013      	ands	r3, r2
 800be4c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800be50:	2b00      	cmp	r3, #0
 800be52:	dc08      	bgt.n	800be66 <__ulp+0x26>
 800be54:	425b      	negs	r3, r3
 800be56:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800be5a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800be5e:	da04      	bge.n	800be6a <__ulp+0x2a>
 800be60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800be64:	4113      	asrs	r3, r2
 800be66:	2200      	movs	r2, #0
 800be68:	e008      	b.n	800be7c <__ulp+0x3c>
 800be6a:	f1a2 0314 	sub.w	r3, r2, #20
 800be6e:	2b1e      	cmp	r3, #30
 800be70:	bfda      	itte	le
 800be72:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800be76:	40da      	lsrle	r2, r3
 800be78:	2201      	movgt	r2, #1
 800be7a:	2300      	movs	r3, #0
 800be7c:	4619      	mov	r1, r3
 800be7e:	4610      	mov	r0, r2
 800be80:	ec41 0b10 	vmov	d0, r0, r1
 800be84:	b002      	add	sp, #8
 800be86:	4770      	bx	lr
 800be88:	7ff00000 	.word	0x7ff00000

0800be8c <__b2d>:
 800be8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be90:	6906      	ldr	r6, [r0, #16]
 800be92:	f100 0814 	add.w	r8, r0, #20
 800be96:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800be9a:	1f37      	subs	r7, r6, #4
 800be9c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bea0:	4610      	mov	r0, r2
 800bea2:	f7ff fd53 	bl	800b94c <__hi0bits>
 800bea6:	f1c0 0320 	rsb	r3, r0, #32
 800beaa:	280a      	cmp	r0, #10
 800beac:	600b      	str	r3, [r1, #0]
 800beae:	491b      	ldr	r1, [pc, #108]	; (800bf1c <__b2d+0x90>)
 800beb0:	dc15      	bgt.n	800bede <__b2d+0x52>
 800beb2:	f1c0 0c0b 	rsb	ip, r0, #11
 800beb6:	fa22 f30c 	lsr.w	r3, r2, ip
 800beba:	45b8      	cmp	r8, r7
 800bebc:	ea43 0501 	orr.w	r5, r3, r1
 800bec0:	bf34      	ite	cc
 800bec2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bec6:	2300      	movcs	r3, #0
 800bec8:	3015      	adds	r0, #21
 800beca:	fa02 f000 	lsl.w	r0, r2, r0
 800bece:	fa23 f30c 	lsr.w	r3, r3, ip
 800bed2:	4303      	orrs	r3, r0
 800bed4:	461c      	mov	r4, r3
 800bed6:	ec45 4b10 	vmov	d0, r4, r5
 800beda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bede:	45b8      	cmp	r8, r7
 800bee0:	bf3a      	itte	cc
 800bee2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bee6:	f1a6 0708 	subcc.w	r7, r6, #8
 800beea:	2300      	movcs	r3, #0
 800beec:	380b      	subs	r0, #11
 800beee:	d012      	beq.n	800bf16 <__b2d+0x8a>
 800bef0:	f1c0 0120 	rsb	r1, r0, #32
 800bef4:	fa23 f401 	lsr.w	r4, r3, r1
 800bef8:	4082      	lsls	r2, r0
 800befa:	4322      	orrs	r2, r4
 800befc:	4547      	cmp	r7, r8
 800befe:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800bf02:	bf8c      	ite	hi
 800bf04:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bf08:	2200      	movls	r2, #0
 800bf0a:	4083      	lsls	r3, r0
 800bf0c:	40ca      	lsrs	r2, r1
 800bf0e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bf12:	4313      	orrs	r3, r2
 800bf14:	e7de      	b.n	800bed4 <__b2d+0x48>
 800bf16:	ea42 0501 	orr.w	r5, r2, r1
 800bf1a:	e7db      	b.n	800bed4 <__b2d+0x48>
 800bf1c:	3ff00000 	.word	0x3ff00000

0800bf20 <__d2b>:
 800bf20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf24:	460f      	mov	r7, r1
 800bf26:	2101      	movs	r1, #1
 800bf28:	ec59 8b10 	vmov	r8, r9, d0
 800bf2c:	4616      	mov	r6, r2
 800bf2e:	f7ff fc1b 	bl	800b768 <_Balloc>
 800bf32:	4604      	mov	r4, r0
 800bf34:	b930      	cbnz	r0, 800bf44 <__d2b+0x24>
 800bf36:	4602      	mov	r2, r0
 800bf38:	4b24      	ldr	r3, [pc, #144]	; (800bfcc <__d2b+0xac>)
 800bf3a:	4825      	ldr	r0, [pc, #148]	; (800bfd0 <__d2b+0xb0>)
 800bf3c:	f240 310f 	movw	r1, #783	; 0x30f
 800bf40:	f7fe f90e 	bl	800a160 <__assert_func>
 800bf44:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf4c:	bb2d      	cbnz	r5, 800bf9a <__d2b+0x7a>
 800bf4e:	9301      	str	r3, [sp, #4]
 800bf50:	f1b8 0300 	subs.w	r3, r8, #0
 800bf54:	d026      	beq.n	800bfa4 <__d2b+0x84>
 800bf56:	4668      	mov	r0, sp
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	f7ff fd17 	bl	800b98c <__lo0bits>
 800bf5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf62:	b1e8      	cbz	r0, 800bfa0 <__d2b+0x80>
 800bf64:	f1c0 0320 	rsb	r3, r0, #32
 800bf68:	fa02 f303 	lsl.w	r3, r2, r3
 800bf6c:	430b      	orrs	r3, r1
 800bf6e:	40c2      	lsrs	r2, r0
 800bf70:	6163      	str	r3, [r4, #20]
 800bf72:	9201      	str	r2, [sp, #4]
 800bf74:	9b01      	ldr	r3, [sp, #4]
 800bf76:	61a3      	str	r3, [r4, #24]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	bf14      	ite	ne
 800bf7c:	2202      	movne	r2, #2
 800bf7e:	2201      	moveq	r2, #1
 800bf80:	6122      	str	r2, [r4, #16]
 800bf82:	b1bd      	cbz	r5, 800bfb4 <__d2b+0x94>
 800bf84:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bf88:	4405      	add	r5, r0
 800bf8a:	603d      	str	r5, [r7, #0]
 800bf8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bf90:	6030      	str	r0, [r6, #0]
 800bf92:	4620      	mov	r0, r4
 800bf94:	b003      	add	sp, #12
 800bf96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bf9e:	e7d6      	b.n	800bf4e <__d2b+0x2e>
 800bfa0:	6161      	str	r1, [r4, #20]
 800bfa2:	e7e7      	b.n	800bf74 <__d2b+0x54>
 800bfa4:	a801      	add	r0, sp, #4
 800bfa6:	f7ff fcf1 	bl	800b98c <__lo0bits>
 800bfaa:	9b01      	ldr	r3, [sp, #4]
 800bfac:	6163      	str	r3, [r4, #20]
 800bfae:	3020      	adds	r0, #32
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	e7e5      	b.n	800bf80 <__d2b+0x60>
 800bfb4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bfb8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bfbc:	6038      	str	r0, [r7, #0]
 800bfbe:	6918      	ldr	r0, [r3, #16]
 800bfc0:	f7ff fcc4 	bl	800b94c <__hi0bits>
 800bfc4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bfc8:	e7e2      	b.n	800bf90 <__d2b+0x70>
 800bfca:	bf00      	nop
 800bfcc:	0800fafb 	.word	0x0800fafb
 800bfd0:	0800fb6c 	.word	0x0800fb6c

0800bfd4 <__ratio>:
 800bfd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfd8:	4688      	mov	r8, r1
 800bfda:	4669      	mov	r1, sp
 800bfdc:	4681      	mov	r9, r0
 800bfde:	f7ff ff55 	bl	800be8c <__b2d>
 800bfe2:	a901      	add	r1, sp, #4
 800bfe4:	4640      	mov	r0, r8
 800bfe6:	ec55 4b10 	vmov	r4, r5, d0
 800bfea:	f7ff ff4f 	bl	800be8c <__b2d>
 800bfee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bff2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bff6:	eba3 0c02 	sub.w	ip, r3, r2
 800bffa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bffe:	1a9b      	subs	r3, r3, r2
 800c000:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c004:	ec51 0b10 	vmov	r0, r1, d0
 800c008:	2b00      	cmp	r3, #0
 800c00a:	bfd6      	itet	le
 800c00c:	460a      	movle	r2, r1
 800c00e:	462a      	movgt	r2, r5
 800c010:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c014:	468b      	mov	fp, r1
 800c016:	462f      	mov	r7, r5
 800c018:	bfd4      	ite	le
 800c01a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c01e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c022:	4620      	mov	r0, r4
 800c024:	ee10 2a10 	vmov	r2, s0
 800c028:	465b      	mov	r3, fp
 800c02a:	4639      	mov	r1, r7
 800c02c:	f7f4 fc1e 	bl	800086c <__aeabi_ddiv>
 800c030:	ec41 0b10 	vmov	d0, r0, r1
 800c034:	b003      	add	sp, #12
 800c036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c03a <__copybits>:
 800c03a:	3901      	subs	r1, #1
 800c03c:	b570      	push	{r4, r5, r6, lr}
 800c03e:	1149      	asrs	r1, r1, #5
 800c040:	6914      	ldr	r4, [r2, #16]
 800c042:	3101      	adds	r1, #1
 800c044:	f102 0314 	add.w	r3, r2, #20
 800c048:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c04c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c050:	1f05      	subs	r5, r0, #4
 800c052:	42a3      	cmp	r3, r4
 800c054:	d30c      	bcc.n	800c070 <__copybits+0x36>
 800c056:	1aa3      	subs	r3, r4, r2
 800c058:	3b11      	subs	r3, #17
 800c05a:	f023 0303 	bic.w	r3, r3, #3
 800c05e:	3211      	adds	r2, #17
 800c060:	42a2      	cmp	r2, r4
 800c062:	bf88      	it	hi
 800c064:	2300      	movhi	r3, #0
 800c066:	4418      	add	r0, r3
 800c068:	2300      	movs	r3, #0
 800c06a:	4288      	cmp	r0, r1
 800c06c:	d305      	bcc.n	800c07a <__copybits+0x40>
 800c06e:	bd70      	pop	{r4, r5, r6, pc}
 800c070:	f853 6b04 	ldr.w	r6, [r3], #4
 800c074:	f845 6f04 	str.w	r6, [r5, #4]!
 800c078:	e7eb      	b.n	800c052 <__copybits+0x18>
 800c07a:	f840 3b04 	str.w	r3, [r0], #4
 800c07e:	e7f4      	b.n	800c06a <__copybits+0x30>

0800c080 <__any_on>:
 800c080:	f100 0214 	add.w	r2, r0, #20
 800c084:	6900      	ldr	r0, [r0, #16]
 800c086:	114b      	asrs	r3, r1, #5
 800c088:	4298      	cmp	r0, r3
 800c08a:	b510      	push	{r4, lr}
 800c08c:	db11      	blt.n	800c0b2 <__any_on+0x32>
 800c08e:	dd0a      	ble.n	800c0a6 <__any_on+0x26>
 800c090:	f011 011f 	ands.w	r1, r1, #31
 800c094:	d007      	beq.n	800c0a6 <__any_on+0x26>
 800c096:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c09a:	fa24 f001 	lsr.w	r0, r4, r1
 800c09e:	fa00 f101 	lsl.w	r1, r0, r1
 800c0a2:	428c      	cmp	r4, r1
 800c0a4:	d10b      	bne.n	800c0be <__any_on+0x3e>
 800c0a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d803      	bhi.n	800c0b6 <__any_on+0x36>
 800c0ae:	2000      	movs	r0, #0
 800c0b0:	bd10      	pop	{r4, pc}
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	e7f7      	b.n	800c0a6 <__any_on+0x26>
 800c0b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c0ba:	2900      	cmp	r1, #0
 800c0bc:	d0f5      	beq.n	800c0aa <__any_on+0x2a>
 800c0be:	2001      	movs	r0, #1
 800c0c0:	e7f6      	b.n	800c0b0 <__any_on+0x30>

0800c0c2 <__ascii_wctomb>:
 800c0c2:	b149      	cbz	r1, 800c0d8 <__ascii_wctomb+0x16>
 800c0c4:	2aff      	cmp	r2, #255	; 0xff
 800c0c6:	bf85      	ittet	hi
 800c0c8:	238a      	movhi	r3, #138	; 0x8a
 800c0ca:	6003      	strhi	r3, [r0, #0]
 800c0cc:	700a      	strbls	r2, [r1, #0]
 800c0ce:	f04f 30ff 	movhi.w	r0, #4294967295
 800c0d2:	bf98      	it	ls
 800c0d4:	2001      	movls	r0, #1
 800c0d6:	4770      	bx	lr
 800c0d8:	4608      	mov	r0, r1
 800c0da:	4770      	bx	lr

0800c0dc <__ssputs_r>:
 800c0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0e0:	688e      	ldr	r6, [r1, #8]
 800c0e2:	461f      	mov	r7, r3
 800c0e4:	42be      	cmp	r6, r7
 800c0e6:	680b      	ldr	r3, [r1, #0]
 800c0e8:	4682      	mov	sl, r0
 800c0ea:	460c      	mov	r4, r1
 800c0ec:	4690      	mov	r8, r2
 800c0ee:	d82c      	bhi.n	800c14a <__ssputs_r+0x6e>
 800c0f0:	898a      	ldrh	r2, [r1, #12]
 800c0f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c0f6:	d026      	beq.n	800c146 <__ssputs_r+0x6a>
 800c0f8:	6965      	ldr	r5, [r4, #20]
 800c0fa:	6909      	ldr	r1, [r1, #16]
 800c0fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c100:	eba3 0901 	sub.w	r9, r3, r1
 800c104:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c108:	1c7b      	adds	r3, r7, #1
 800c10a:	444b      	add	r3, r9
 800c10c:	106d      	asrs	r5, r5, #1
 800c10e:	429d      	cmp	r5, r3
 800c110:	bf38      	it	cc
 800c112:	461d      	movcc	r5, r3
 800c114:	0553      	lsls	r3, r2, #21
 800c116:	d527      	bpl.n	800c168 <__ssputs_r+0x8c>
 800c118:	4629      	mov	r1, r5
 800c11a:	f7ff fa87 	bl	800b62c <_malloc_r>
 800c11e:	4606      	mov	r6, r0
 800c120:	b360      	cbz	r0, 800c17c <__ssputs_r+0xa0>
 800c122:	6921      	ldr	r1, [r4, #16]
 800c124:	464a      	mov	r2, r9
 800c126:	f7fe f805 	bl	800a134 <memcpy>
 800c12a:	89a3      	ldrh	r3, [r4, #12]
 800c12c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c134:	81a3      	strh	r3, [r4, #12]
 800c136:	6126      	str	r6, [r4, #16]
 800c138:	6165      	str	r5, [r4, #20]
 800c13a:	444e      	add	r6, r9
 800c13c:	eba5 0509 	sub.w	r5, r5, r9
 800c140:	6026      	str	r6, [r4, #0]
 800c142:	60a5      	str	r5, [r4, #8]
 800c144:	463e      	mov	r6, r7
 800c146:	42be      	cmp	r6, r7
 800c148:	d900      	bls.n	800c14c <__ssputs_r+0x70>
 800c14a:	463e      	mov	r6, r7
 800c14c:	6820      	ldr	r0, [r4, #0]
 800c14e:	4632      	mov	r2, r6
 800c150:	4641      	mov	r1, r8
 800c152:	f000 f9db 	bl	800c50c <memmove>
 800c156:	68a3      	ldr	r3, [r4, #8]
 800c158:	1b9b      	subs	r3, r3, r6
 800c15a:	60a3      	str	r3, [r4, #8]
 800c15c:	6823      	ldr	r3, [r4, #0]
 800c15e:	4433      	add	r3, r6
 800c160:	6023      	str	r3, [r4, #0]
 800c162:	2000      	movs	r0, #0
 800c164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c168:	462a      	mov	r2, r5
 800c16a:	f000 fa16 	bl	800c59a <_realloc_r>
 800c16e:	4606      	mov	r6, r0
 800c170:	2800      	cmp	r0, #0
 800c172:	d1e0      	bne.n	800c136 <__ssputs_r+0x5a>
 800c174:	6921      	ldr	r1, [r4, #16]
 800c176:	4650      	mov	r0, sl
 800c178:	f7fe fe8c 	bl	800ae94 <_free_r>
 800c17c:	230c      	movs	r3, #12
 800c17e:	f8ca 3000 	str.w	r3, [sl]
 800c182:	89a3      	ldrh	r3, [r4, #12]
 800c184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c188:	81a3      	strh	r3, [r4, #12]
 800c18a:	f04f 30ff 	mov.w	r0, #4294967295
 800c18e:	e7e9      	b.n	800c164 <__ssputs_r+0x88>

0800c190 <_svfiprintf_r>:
 800c190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c194:	4698      	mov	r8, r3
 800c196:	898b      	ldrh	r3, [r1, #12]
 800c198:	061b      	lsls	r3, r3, #24
 800c19a:	b09d      	sub	sp, #116	; 0x74
 800c19c:	4607      	mov	r7, r0
 800c19e:	460d      	mov	r5, r1
 800c1a0:	4614      	mov	r4, r2
 800c1a2:	d50e      	bpl.n	800c1c2 <_svfiprintf_r+0x32>
 800c1a4:	690b      	ldr	r3, [r1, #16]
 800c1a6:	b963      	cbnz	r3, 800c1c2 <_svfiprintf_r+0x32>
 800c1a8:	2140      	movs	r1, #64	; 0x40
 800c1aa:	f7ff fa3f 	bl	800b62c <_malloc_r>
 800c1ae:	6028      	str	r0, [r5, #0]
 800c1b0:	6128      	str	r0, [r5, #16]
 800c1b2:	b920      	cbnz	r0, 800c1be <_svfiprintf_r+0x2e>
 800c1b4:	230c      	movs	r3, #12
 800c1b6:	603b      	str	r3, [r7, #0]
 800c1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1bc:	e0d0      	b.n	800c360 <_svfiprintf_r+0x1d0>
 800c1be:	2340      	movs	r3, #64	; 0x40
 800c1c0:	616b      	str	r3, [r5, #20]
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c1c6:	2320      	movs	r3, #32
 800c1c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c1cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1d0:	2330      	movs	r3, #48	; 0x30
 800c1d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c378 <_svfiprintf_r+0x1e8>
 800c1d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c1da:	f04f 0901 	mov.w	r9, #1
 800c1de:	4623      	mov	r3, r4
 800c1e0:	469a      	mov	sl, r3
 800c1e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1e6:	b10a      	cbz	r2, 800c1ec <_svfiprintf_r+0x5c>
 800c1e8:	2a25      	cmp	r2, #37	; 0x25
 800c1ea:	d1f9      	bne.n	800c1e0 <_svfiprintf_r+0x50>
 800c1ec:	ebba 0b04 	subs.w	fp, sl, r4
 800c1f0:	d00b      	beq.n	800c20a <_svfiprintf_r+0x7a>
 800c1f2:	465b      	mov	r3, fp
 800c1f4:	4622      	mov	r2, r4
 800c1f6:	4629      	mov	r1, r5
 800c1f8:	4638      	mov	r0, r7
 800c1fa:	f7ff ff6f 	bl	800c0dc <__ssputs_r>
 800c1fe:	3001      	adds	r0, #1
 800c200:	f000 80a9 	beq.w	800c356 <_svfiprintf_r+0x1c6>
 800c204:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c206:	445a      	add	r2, fp
 800c208:	9209      	str	r2, [sp, #36]	; 0x24
 800c20a:	f89a 3000 	ldrb.w	r3, [sl]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	f000 80a1 	beq.w	800c356 <_svfiprintf_r+0x1c6>
 800c214:	2300      	movs	r3, #0
 800c216:	f04f 32ff 	mov.w	r2, #4294967295
 800c21a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c21e:	f10a 0a01 	add.w	sl, sl, #1
 800c222:	9304      	str	r3, [sp, #16]
 800c224:	9307      	str	r3, [sp, #28]
 800c226:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c22a:	931a      	str	r3, [sp, #104]	; 0x68
 800c22c:	4654      	mov	r4, sl
 800c22e:	2205      	movs	r2, #5
 800c230:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c234:	4850      	ldr	r0, [pc, #320]	; (800c378 <_svfiprintf_r+0x1e8>)
 800c236:	f7f3 ffdb 	bl	80001f0 <memchr>
 800c23a:	9a04      	ldr	r2, [sp, #16]
 800c23c:	b9d8      	cbnz	r0, 800c276 <_svfiprintf_r+0xe6>
 800c23e:	06d0      	lsls	r0, r2, #27
 800c240:	bf44      	itt	mi
 800c242:	2320      	movmi	r3, #32
 800c244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c248:	0711      	lsls	r1, r2, #28
 800c24a:	bf44      	itt	mi
 800c24c:	232b      	movmi	r3, #43	; 0x2b
 800c24e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c252:	f89a 3000 	ldrb.w	r3, [sl]
 800c256:	2b2a      	cmp	r3, #42	; 0x2a
 800c258:	d015      	beq.n	800c286 <_svfiprintf_r+0xf6>
 800c25a:	9a07      	ldr	r2, [sp, #28]
 800c25c:	4654      	mov	r4, sl
 800c25e:	2000      	movs	r0, #0
 800c260:	f04f 0c0a 	mov.w	ip, #10
 800c264:	4621      	mov	r1, r4
 800c266:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c26a:	3b30      	subs	r3, #48	; 0x30
 800c26c:	2b09      	cmp	r3, #9
 800c26e:	d94d      	bls.n	800c30c <_svfiprintf_r+0x17c>
 800c270:	b1b0      	cbz	r0, 800c2a0 <_svfiprintf_r+0x110>
 800c272:	9207      	str	r2, [sp, #28]
 800c274:	e014      	b.n	800c2a0 <_svfiprintf_r+0x110>
 800c276:	eba0 0308 	sub.w	r3, r0, r8
 800c27a:	fa09 f303 	lsl.w	r3, r9, r3
 800c27e:	4313      	orrs	r3, r2
 800c280:	9304      	str	r3, [sp, #16]
 800c282:	46a2      	mov	sl, r4
 800c284:	e7d2      	b.n	800c22c <_svfiprintf_r+0x9c>
 800c286:	9b03      	ldr	r3, [sp, #12]
 800c288:	1d19      	adds	r1, r3, #4
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	9103      	str	r1, [sp, #12]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	bfbb      	ittet	lt
 800c292:	425b      	neglt	r3, r3
 800c294:	f042 0202 	orrlt.w	r2, r2, #2
 800c298:	9307      	strge	r3, [sp, #28]
 800c29a:	9307      	strlt	r3, [sp, #28]
 800c29c:	bfb8      	it	lt
 800c29e:	9204      	strlt	r2, [sp, #16]
 800c2a0:	7823      	ldrb	r3, [r4, #0]
 800c2a2:	2b2e      	cmp	r3, #46	; 0x2e
 800c2a4:	d10c      	bne.n	800c2c0 <_svfiprintf_r+0x130>
 800c2a6:	7863      	ldrb	r3, [r4, #1]
 800c2a8:	2b2a      	cmp	r3, #42	; 0x2a
 800c2aa:	d134      	bne.n	800c316 <_svfiprintf_r+0x186>
 800c2ac:	9b03      	ldr	r3, [sp, #12]
 800c2ae:	1d1a      	adds	r2, r3, #4
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	9203      	str	r2, [sp, #12]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	bfb8      	it	lt
 800c2b8:	f04f 33ff 	movlt.w	r3, #4294967295
 800c2bc:	3402      	adds	r4, #2
 800c2be:	9305      	str	r3, [sp, #20]
 800c2c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c388 <_svfiprintf_r+0x1f8>
 800c2c4:	7821      	ldrb	r1, [r4, #0]
 800c2c6:	2203      	movs	r2, #3
 800c2c8:	4650      	mov	r0, sl
 800c2ca:	f7f3 ff91 	bl	80001f0 <memchr>
 800c2ce:	b138      	cbz	r0, 800c2e0 <_svfiprintf_r+0x150>
 800c2d0:	9b04      	ldr	r3, [sp, #16]
 800c2d2:	eba0 000a 	sub.w	r0, r0, sl
 800c2d6:	2240      	movs	r2, #64	; 0x40
 800c2d8:	4082      	lsls	r2, r0
 800c2da:	4313      	orrs	r3, r2
 800c2dc:	3401      	adds	r4, #1
 800c2de:	9304      	str	r3, [sp, #16]
 800c2e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2e4:	4825      	ldr	r0, [pc, #148]	; (800c37c <_svfiprintf_r+0x1ec>)
 800c2e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c2ea:	2206      	movs	r2, #6
 800c2ec:	f7f3 ff80 	bl	80001f0 <memchr>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	d038      	beq.n	800c366 <_svfiprintf_r+0x1d6>
 800c2f4:	4b22      	ldr	r3, [pc, #136]	; (800c380 <_svfiprintf_r+0x1f0>)
 800c2f6:	bb1b      	cbnz	r3, 800c340 <_svfiprintf_r+0x1b0>
 800c2f8:	9b03      	ldr	r3, [sp, #12]
 800c2fa:	3307      	adds	r3, #7
 800c2fc:	f023 0307 	bic.w	r3, r3, #7
 800c300:	3308      	adds	r3, #8
 800c302:	9303      	str	r3, [sp, #12]
 800c304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c306:	4433      	add	r3, r6
 800c308:	9309      	str	r3, [sp, #36]	; 0x24
 800c30a:	e768      	b.n	800c1de <_svfiprintf_r+0x4e>
 800c30c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c310:	460c      	mov	r4, r1
 800c312:	2001      	movs	r0, #1
 800c314:	e7a6      	b.n	800c264 <_svfiprintf_r+0xd4>
 800c316:	2300      	movs	r3, #0
 800c318:	3401      	adds	r4, #1
 800c31a:	9305      	str	r3, [sp, #20]
 800c31c:	4619      	mov	r1, r3
 800c31e:	f04f 0c0a 	mov.w	ip, #10
 800c322:	4620      	mov	r0, r4
 800c324:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c328:	3a30      	subs	r2, #48	; 0x30
 800c32a:	2a09      	cmp	r2, #9
 800c32c:	d903      	bls.n	800c336 <_svfiprintf_r+0x1a6>
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d0c6      	beq.n	800c2c0 <_svfiprintf_r+0x130>
 800c332:	9105      	str	r1, [sp, #20]
 800c334:	e7c4      	b.n	800c2c0 <_svfiprintf_r+0x130>
 800c336:	fb0c 2101 	mla	r1, ip, r1, r2
 800c33a:	4604      	mov	r4, r0
 800c33c:	2301      	movs	r3, #1
 800c33e:	e7f0      	b.n	800c322 <_svfiprintf_r+0x192>
 800c340:	ab03      	add	r3, sp, #12
 800c342:	9300      	str	r3, [sp, #0]
 800c344:	462a      	mov	r2, r5
 800c346:	4b0f      	ldr	r3, [pc, #60]	; (800c384 <_svfiprintf_r+0x1f4>)
 800c348:	a904      	add	r1, sp, #16
 800c34a:	4638      	mov	r0, r7
 800c34c:	f7fd f91a 	bl	8009584 <_printf_float>
 800c350:	1c42      	adds	r2, r0, #1
 800c352:	4606      	mov	r6, r0
 800c354:	d1d6      	bne.n	800c304 <_svfiprintf_r+0x174>
 800c356:	89ab      	ldrh	r3, [r5, #12]
 800c358:	065b      	lsls	r3, r3, #25
 800c35a:	f53f af2d 	bmi.w	800c1b8 <_svfiprintf_r+0x28>
 800c35e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c360:	b01d      	add	sp, #116	; 0x74
 800c362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c366:	ab03      	add	r3, sp, #12
 800c368:	9300      	str	r3, [sp, #0]
 800c36a:	462a      	mov	r2, r5
 800c36c:	4b05      	ldr	r3, [pc, #20]	; (800c384 <_svfiprintf_r+0x1f4>)
 800c36e:	a904      	add	r1, sp, #16
 800c370:	4638      	mov	r0, r7
 800c372:	f7fd fbab 	bl	8009acc <_printf_i>
 800c376:	e7eb      	b.n	800c350 <_svfiprintf_r+0x1c0>
 800c378:	0800fdc5 	.word	0x0800fdc5
 800c37c:	0800fdcf 	.word	0x0800fdcf
 800c380:	08009585 	.word	0x08009585
 800c384:	0800c0dd 	.word	0x0800c0dd
 800c388:	0800fdcb 	.word	0x0800fdcb

0800c38c <__sflush_r>:
 800c38c:	898a      	ldrh	r2, [r1, #12]
 800c38e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c392:	4605      	mov	r5, r0
 800c394:	0710      	lsls	r0, r2, #28
 800c396:	460c      	mov	r4, r1
 800c398:	d458      	bmi.n	800c44c <__sflush_r+0xc0>
 800c39a:	684b      	ldr	r3, [r1, #4]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	dc05      	bgt.n	800c3ac <__sflush_r+0x20>
 800c3a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	dc02      	bgt.n	800c3ac <__sflush_r+0x20>
 800c3a6:	2000      	movs	r0, #0
 800c3a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3ae:	2e00      	cmp	r6, #0
 800c3b0:	d0f9      	beq.n	800c3a6 <__sflush_r+0x1a>
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c3b8:	682f      	ldr	r7, [r5, #0]
 800c3ba:	6a21      	ldr	r1, [r4, #32]
 800c3bc:	602b      	str	r3, [r5, #0]
 800c3be:	d032      	beq.n	800c426 <__sflush_r+0x9a>
 800c3c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c3c2:	89a3      	ldrh	r3, [r4, #12]
 800c3c4:	075a      	lsls	r2, r3, #29
 800c3c6:	d505      	bpl.n	800c3d4 <__sflush_r+0x48>
 800c3c8:	6863      	ldr	r3, [r4, #4]
 800c3ca:	1ac0      	subs	r0, r0, r3
 800c3cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3ce:	b10b      	cbz	r3, 800c3d4 <__sflush_r+0x48>
 800c3d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3d2:	1ac0      	subs	r0, r0, r3
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3da:	6a21      	ldr	r1, [r4, #32]
 800c3dc:	4628      	mov	r0, r5
 800c3de:	47b0      	blx	r6
 800c3e0:	1c43      	adds	r3, r0, #1
 800c3e2:	89a3      	ldrh	r3, [r4, #12]
 800c3e4:	d106      	bne.n	800c3f4 <__sflush_r+0x68>
 800c3e6:	6829      	ldr	r1, [r5, #0]
 800c3e8:	291d      	cmp	r1, #29
 800c3ea:	d82b      	bhi.n	800c444 <__sflush_r+0xb8>
 800c3ec:	4a29      	ldr	r2, [pc, #164]	; (800c494 <__sflush_r+0x108>)
 800c3ee:	410a      	asrs	r2, r1
 800c3f0:	07d6      	lsls	r6, r2, #31
 800c3f2:	d427      	bmi.n	800c444 <__sflush_r+0xb8>
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	6062      	str	r2, [r4, #4]
 800c3f8:	04d9      	lsls	r1, r3, #19
 800c3fa:	6922      	ldr	r2, [r4, #16]
 800c3fc:	6022      	str	r2, [r4, #0]
 800c3fe:	d504      	bpl.n	800c40a <__sflush_r+0x7e>
 800c400:	1c42      	adds	r2, r0, #1
 800c402:	d101      	bne.n	800c408 <__sflush_r+0x7c>
 800c404:	682b      	ldr	r3, [r5, #0]
 800c406:	b903      	cbnz	r3, 800c40a <__sflush_r+0x7e>
 800c408:	6560      	str	r0, [r4, #84]	; 0x54
 800c40a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c40c:	602f      	str	r7, [r5, #0]
 800c40e:	2900      	cmp	r1, #0
 800c410:	d0c9      	beq.n	800c3a6 <__sflush_r+0x1a>
 800c412:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c416:	4299      	cmp	r1, r3
 800c418:	d002      	beq.n	800c420 <__sflush_r+0x94>
 800c41a:	4628      	mov	r0, r5
 800c41c:	f7fe fd3a 	bl	800ae94 <_free_r>
 800c420:	2000      	movs	r0, #0
 800c422:	6360      	str	r0, [r4, #52]	; 0x34
 800c424:	e7c0      	b.n	800c3a8 <__sflush_r+0x1c>
 800c426:	2301      	movs	r3, #1
 800c428:	4628      	mov	r0, r5
 800c42a:	47b0      	blx	r6
 800c42c:	1c41      	adds	r1, r0, #1
 800c42e:	d1c8      	bne.n	800c3c2 <__sflush_r+0x36>
 800c430:	682b      	ldr	r3, [r5, #0]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d0c5      	beq.n	800c3c2 <__sflush_r+0x36>
 800c436:	2b1d      	cmp	r3, #29
 800c438:	d001      	beq.n	800c43e <__sflush_r+0xb2>
 800c43a:	2b16      	cmp	r3, #22
 800c43c:	d101      	bne.n	800c442 <__sflush_r+0xb6>
 800c43e:	602f      	str	r7, [r5, #0]
 800c440:	e7b1      	b.n	800c3a6 <__sflush_r+0x1a>
 800c442:	89a3      	ldrh	r3, [r4, #12]
 800c444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c448:	81a3      	strh	r3, [r4, #12]
 800c44a:	e7ad      	b.n	800c3a8 <__sflush_r+0x1c>
 800c44c:	690f      	ldr	r7, [r1, #16]
 800c44e:	2f00      	cmp	r7, #0
 800c450:	d0a9      	beq.n	800c3a6 <__sflush_r+0x1a>
 800c452:	0793      	lsls	r3, r2, #30
 800c454:	680e      	ldr	r6, [r1, #0]
 800c456:	bf08      	it	eq
 800c458:	694b      	ldreq	r3, [r1, #20]
 800c45a:	600f      	str	r7, [r1, #0]
 800c45c:	bf18      	it	ne
 800c45e:	2300      	movne	r3, #0
 800c460:	eba6 0807 	sub.w	r8, r6, r7
 800c464:	608b      	str	r3, [r1, #8]
 800c466:	f1b8 0f00 	cmp.w	r8, #0
 800c46a:	dd9c      	ble.n	800c3a6 <__sflush_r+0x1a>
 800c46c:	6a21      	ldr	r1, [r4, #32]
 800c46e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c470:	4643      	mov	r3, r8
 800c472:	463a      	mov	r2, r7
 800c474:	4628      	mov	r0, r5
 800c476:	47b0      	blx	r6
 800c478:	2800      	cmp	r0, #0
 800c47a:	dc06      	bgt.n	800c48a <__sflush_r+0xfe>
 800c47c:	89a3      	ldrh	r3, [r4, #12]
 800c47e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c482:	81a3      	strh	r3, [r4, #12]
 800c484:	f04f 30ff 	mov.w	r0, #4294967295
 800c488:	e78e      	b.n	800c3a8 <__sflush_r+0x1c>
 800c48a:	4407      	add	r7, r0
 800c48c:	eba8 0800 	sub.w	r8, r8, r0
 800c490:	e7e9      	b.n	800c466 <__sflush_r+0xda>
 800c492:	bf00      	nop
 800c494:	dfbffffe 	.word	0xdfbffffe

0800c498 <_fflush_r>:
 800c498:	b538      	push	{r3, r4, r5, lr}
 800c49a:	690b      	ldr	r3, [r1, #16]
 800c49c:	4605      	mov	r5, r0
 800c49e:	460c      	mov	r4, r1
 800c4a0:	b913      	cbnz	r3, 800c4a8 <_fflush_r+0x10>
 800c4a2:	2500      	movs	r5, #0
 800c4a4:	4628      	mov	r0, r5
 800c4a6:	bd38      	pop	{r3, r4, r5, pc}
 800c4a8:	b118      	cbz	r0, 800c4b2 <_fflush_r+0x1a>
 800c4aa:	6a03      	ldr	r3, [r0, #32]
 800c4ac:	b90b      	cbnz	r3, 800c4b2 <_fflush_r+0x1a>
 800c4ae:	f7fd fca9 	bl	8009e04 <__sinit>
 800c4b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d0f3      	beq.n	800c4a2 <_fflush_r+0xa>
 800c4ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c4bc:	07d0      	lsls	r0, r2, #31
 800c4be:	d404      	bmi.n	800c4ca <_fflush_r+0x32>
 800c4c0:	0599      	lsls	r1, r3, #22
 800c4c2:	d402      	bmi.n	800c4ca <_fflush_r+0x32>
 800c4c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4c6:	f7fd fe33 	bl	800a130 <__retarget_lock_acquire_recursive>
 800c4ca:	4628      	mov	r0, r5
 800c4cc:	4621      	mov	r1, r4
 800c4ce:	f7ff ff5d 	bl	800c38c <__sflush_r>
 800c4d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c4d4:	07da      	lsls	r2, r3, #31
 800c4d6:	4605      	mov	r5, r0
 800c4d8:	d4e4      	bmi.n	800c4a4 <_fflush_r+0xc>
 800c4da:	89a3      	ldrh	r3, [r4, #12]
 800c4dc:	059b      	lsls	r3, r3, #22
 800c4de:	d4e1      	bmi.n	800c4a4 <_fflush_r+0xc>
 800c4e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4e2:	f7fd fe26 	bl	800a132 <__retarget_lock_release_recursive>
 800c4e6:	e7dd      	b.n	800c4a4 <_fflush_r+0xc>

0800c4e8 <fiprintf>:
 800c4e8:	b40e      	push	{r1, r2, r3}
 800c4ea:	b503      	push	{r0, r1, lr}
 800c4ec:	4601      	mov	r1, r0
 800c4ee:	ab03      	add	r3, sp, #12
 800c4f0:	4805      	ldr	r0, [pc, #20]	; (800c508 <fiprintf+0x20>)
 800c4f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4f6:	6800      	ldr	r0, [r0, #0]
 800c4f8:	9301      	str	r3, [sp, #4]
 800c4fa:	f000 f8a7 	bl	800c64c <_vfiprintf_r>
 800c4fe:	b002      	add	sp, #8
 800c500:	f85d eb04 	ldr.w	lr, [sp], #4
 800c504:	b003      	add	sp, #12
 800c506:	4770      	bx	lr
 800c508:	2000020c 	.word	0x2000020c

0800c50c <memmove>:
 800c50c:	4288      	cmp	r0, r1
 800c50e:	b510      	push	{r4, lr}
 800c510:	eb01 0402 	add.w	r4, r1, r2
 800c514:	d902      	bls.n	800c51c <memmove+0x10>
 800c516:	4284      	cmp	r4, r0
 800c518:	4623      	mov	r3, r4
 800c51a:	d807      	bhi.n	800c52c <memmove+0x20>
 800c51c:	1e43      	subs	r3, r0, #1
 800c51e:	42a1      	cmp	r1, r4
 800c520:	d008      	beq.n	800c534 <memmove+0x28>
 800c522:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c526:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c52a:	e7f8      	b.n	800c51e <memmove+0x12>
 800c52c:	4402      	add	r2, r0
 800c52e:	4601      	mov	r1, r0
 800c530:	428a      	cmp	r2, r1
 800c532:	d100      	bne.n	800c536 <memmove+0x2a>
 800c534:	bd10      	pop	{r4, pc}
 800c536:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c53a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c53e:	e7f7      	b.n	800c530 <memmove+0x24>

0800c540 <_sbrk_r>:
 800c540:	b538      	push	{r3, r4, r5, lr}
 800c542:	4d06      	ldr	r5, [pc, #24]	; (800c55c <_sbrk_r+0x1c>)
 800c544:	2300      	movs	r3, #0
 800c546:	4604      	mov	r4, r0
 800c548:	4608      	mov	r0, r1
 800c54a:	602b      	str	r3, [r5, #0]
 800c54c:	f7f6 ff16 	bl	800337c <_sbrk>
 800c550:	1c43      	adds	r3, r0, #1
 800c552:	d102      	bne.n	800c55a <_sbrk_r+0x1a>
 800c554:	682b      	ldr	r3, [r5, #0]
 800c556:	b103      	cbz	r3, 800c55a <_sbrk_r+0x1a>
 800c558:	6023      	str	r3, [r4, #0]
 800c55a:	bd38      	pop	{r3, r4, r5, pc}
 800c55c:	2000104c 	.word	0x2000104c

0800c560 <abort>:
 800c560:	b508      	push	{r3, lr}
 800c562:	2006      	movs	r0, #6
 800c564:	f000 fa4a 	bl	800c9fc <raise>
 800c568:	2001      	movs	r0, #1
 800c56a:	f7f6 fe8f 	bl	800328c <_exit>

0800c56e <_calloc_r>:
 800c56e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c570:	fba1 2402 	umull	r2, r4, r1, r2
 800c574:	b94c      	cbnz	r4, 800c58a <_calloc_r+0x1c>
 800c576:	4611      	mov	r1, r2
 800c578:	9201      	str	r2, [sp, #4]
 800c57a:	f7ff f857 	bl	800b62c <_malloc_r>
 800c57e:	9a01      	ldr	r2, [sp, #4]
 800c580:	4605      	mov	r5, r0
 800c582:	b930      	cbnz	r0, 800c592 <_calloc_r+0x24>
 800c584:	4628      	mov	r0, r5
 800c586:	b003      	add	sp, #12
 800c588:	bd30      	pop	{r4, r5, pc}
 800c58a:	220c      	movs	r2, #12
 800c58c:	6002      	str	r2, [r0, #0]
 800c58e:	2500      	movs	r5, #0
 800c590:	e7f8      	b.n	800c584 <_calloc_r+0x16>
 800c592:	4621      	mov	r1, r4
 800c594:	f7fd fccf 	bl	8009f36 <memset>
 800c598:	e7f4      	b.n	800c584 <_calloc_r+0x16>

0800c59a <_realloc_r>:
 800c59a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c59e:	4680      	mov	r8, r0
 800c5a0:	4614      	mov	r4, r2
 800c5a2:	460e      	mov	r6, r1
 800c5a4:	b921      	cbnz	r1, 800c5b0 <_realloc_r+0x16>
 800c5a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5aa:	4611      	mov	r1, r2
 800c5ac:	f7ff b83e 	b.w	800b62c <_malloc_r>
 800c5b0:	b92a      	cbnz	r2, 800c5be <_realloc_r+0x24>
 800c5b2:	f7fe fc6f 	bl	800ae94 <_free_r>
 800c5b6:	4625      	mov	r5, r4
 800c5b8:	4628      	mov	r0, r5
 800c5ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5be:	f000 fa39 	bl	800ca34 <_malloc_usable_size_r>
 800c5c2:	4284      	cmp	r4, r0
 800c5c4:	4607      	mov	r7, r0
 800c5c6:	d802      	bhi.n	800c5ce <_realloc_r+0x34>
 800c5c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c5cc:	d812      	bhi.n	800c5f4 <_realloc_r+0x5a>
 800c5ce:	4621      	mov	r1, r4
 800c5d0:	4640      	mov	r0, r8
 800c5d2:	f7ff f82b 	bl	800b62c <_malloc_r>
 800c5d6:	4605      	mov	r5, r0
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d0ed      	beq.n	800c5b8 <_realloc_r+0x1e>
 800c5dc:	42bc      	cmp	r4, r7
 800c5de:	4622      	mov	r2, r4
 800c5e0:	4631      	mov	r1, r6
 800c5e2:	bf28      	it	cs
 800c5e4:	463a      	movcs	r2, r7
 800c5e6:	f7fd fda5 	bl	800a134 <memcpy>
 800c5ea:	4631      	mov	r1, r6
 800c5ec:	4640      	mov	r0, r8
 800c5ee:	f7fe fc51 	bl	800ae94 <_free_r>
 800c5f2:	e7e1      	b.n	800c5b8 <_realloc_r+0x1e>
 800c5f4:	4635      	mov	r5, r6
 800c5f6:	e7df      	b.n	800c5b8 <_realloc_r+0x1e>

0800c5f8 <__sfputc_r>:
 800c5f8:	6893      	ldr	r3, [r2, #8]
 800c5fa:	3b01      	subs	r3, #1
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	b410      	push	{r4}
 800c600:	6093      	str	r3, [r2, #8]
 800c602:	da08      	bge.n	800c616 <__sfputc_r+0x1e>
 800c604:	6994      	ldr	r4, [r2, #24]
 800c606:	42a3      	cmp	r3, r4
 800c608:	db01      	blt.n	800c60e <__sfputc_r+0x16>
 800c60a:	290a      	cmp	r1, #10
 800c60c:	d103      	bne.n	800c616 <__sfputc_r+0x1e>
 800c60e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c612:	f000 b935 	b.w	800c880 <__swbuf_r>
 800c616:	6813      	ldr	r3, [r2, #0]
 800c618:	1c58      	adds	r0, r3, #1
 800c61a:	6010      	str	r0, [r2, #0]
 800c61c:	7019      	strb	r1, [r3, #0]
 800c61e:	4608      	mov	r0, r1
 800c620:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c624:	4770      	bx	lr

0800c626 <__sfputs_r>:
 800c626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c628:	4606      	mov	r6, r0
 800c62a:	460f      	mov	r7, r1
 800c62c:	4614      	mov	r4, r2
 800c62e:	18d5      	adds	r5, r2, r3
 800c630:	42ac      	cmp	r4, r5
 800c632:	d101      	bne.n	800c638 <__sfputs_r+0x12>
 800c634:	2000      	movs	r0, #0
 800c636:	e007      	b.n	800c648 <__sfputs_r+0x22>
 800c638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c63c:	463a      	mov	r2, r7
 800c63e:	4630      	mov	r0, r6
 800c640:	f7ff ffda 	bl	800c5f8 <__sfputc_r>
 800c644:	1c43      	adds	r3, r0, #1
 800c646:	d1f3      	bne.n	800c630 <__sfputs_r+0xa>
 800c648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c64c <_vfiprintf_r>:
 800c64c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c650:	460d      	mov	r5, r1
 800c652:	b09d      	sub	sp, #116	; 0x74
 800c654:	4614      	mov	r4, r2
 800c656:	4698      	mov	r8, r3
 800c658:	4606      	mov	r6, r0
 800c65a:	b118      	cbz	r0, 800c664 <_vfiprintf_r+0x18>
 800c65c:	6a03      	ldr	r3, [r0, #32]
 800c65e:	b90b      	cbnz	r3, 800c664 <_vfiprintf_r+0x18>
 800c660:	f7fd fbd0 	bl	8009e04 <__sinit>
 800c664:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c666:	07d9      	lsls	r1, r3, #31
 800c668:	d405      	bmi.n	800c676 <_vfiprintf_r+0x2a>
 800c66a:	89ab      	ldrh	r3, [r5, #12]
 800c66c:	059a      	lsls	r2, r3, #22
 800c66e:	d402      	bmi.n	800c676 <_vfiprintf_r+0x2a>
 800c670:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c672:	f7fd fd5d 	bl	800a130 <__retarget_lock_acquire_recursive>
 800c676:	89ab      	ldrh	r3, [r5, #12]
 800c678:	071b      	lsls	r3, r3, #28
 800c67a:	d501      	bpl.n	800c680 <_vfiprintf_r+0x34>
 800c67c:	692b      	ldr	r3, [r5, #16]
 800c67e:	b99b      	cbnz	r3, 800c6a8 <_vfiprintf_r+0x5c>
 800c680:	4629      	mov	r1, r5
 800c682:	4630      	mov	r0, r6
 800c684:	f000 f93a 	bl	800c8fc <__swsetup_r>
 800c688:	b170      	cbz	r0, 800c6a8 <_vfiprintf_r+0x5c>
 800c68a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c68c:	07dc      	lsls	r4, r3, #31
 800c68e:	d504      	bpl.n	800c69a <_vfiprintf_r+0x4e>
 800c690:	f04f 30ff 	mov.w	r0, #4294967295
 800c694:	b01d      	add	sp, #116	; 0x74
 800c696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c69a:	89ab      	ldrh	r3, [r5, #12]
 800c69c:	0598      	lsls	r0, r3, #22
 800c69e:	d4f7      	bmi.n	800c690 <_vfiprintf_r+0x44>
 800c6a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c6a2:	f7fd fd46 	bl	800a132 <__retarget_lock_release_recursive>
 800c6a6:	e7f3      	b.n	800c690 <_vfiprintf_r+0x44>
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	9309      	str	r3, [sp, #36]	; 0x24
 800c6ac:	2320      	movs	r3, #32
 800c6ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c6b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6b6:	2330      	movs	r3, #48	; 0x30
 800c6b8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c86c <_vfiprintf_r+0x220>
 800c6bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c6c0:	f04f 0901 	mov.w	r9, #1
 800c6c4:	4623      	mov	r3, r4
 800c6c6:	469a      	mov	sl, r3
 800c6c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6cc:	b10a      	cbz	r2, 800c6d2 <_vfiprintf_r+0x86>
 800c6ce:	2a25      	cmp	r2, #37	; 0x25
 800c6d0:	d1f9      	bne.n	800c6c6 <_vfiprintf_r+0x7a>
 800c6d2:	ebba 0b04 	subs.w	fp, sl, r4
 800c6d6:	d00b      	beq.n	800c6f0 <_vfiprintf_r+0xa4>
 800c6d8:	465b      	mov	r3, fp
 800c6da:	4622      	mov	r2, r4
 800c6dc:	4629      	mov	r1, r5
 800c6de:	4630      	mov	r0, r6
 800c6e0:	f7ff ffa1 	bl	800c626 <__sfputs_r>
 800c6e4:	3001      	adds	r0, #1
 800c6e6:	f000 80a9 	beq.w	800c83c <_vfiprintf_r+0x1f0>
 800c6ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6ec:	445a      	add	r2, fp
 800c6ee:	9209      	str	r2, [sp, #36]	; 0x24
 800c6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f000 80a1 	beq.w	800c83c <_vfiprintf_r+0x1f0>
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c704:	f10a 0a01 	add.w	sl, sl, #1
 800c708:	9304      	str	r3, [sp, #16]
 800c70a:	9307      	str	r3, [sp, #28]
 800c70c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c710:	931a      	str	r3, [sp, #104]	; 0x68
 800c712:	4654      	mov	r4, sl
 800c714:	2205      	movs	r2, #5
 800c716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c71a:	4854      	ldr	r0, [pc, #336]	; (800c86c <_vfiprintf_r+0x220>)
 800c71c:	f7f3 fd68 	bl	80001f0 <memchr>
 800c720:	9a04      	ldr	r2, [sp, #16]
 800c722:	b9d8      	cbnz	r0, 800c75c <_vfiprintf_r+0x110>
 800c724:	06d1      	lsls	r1, r2, #27
 800c726:	bf44      	itt	mi
 800c728:	2320      	movmi	r3, #32
 800c72a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c72e:	0713      	lsls	r3, r2, #28
 800c730:	bf44      	itt	mi
 800c732:	232b      	movmi	r3, #43	; 0x2b
 800c734:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c738:	f89a 3000 	ldrb.w	r3, [sl]
 800c73c:	2b2a      	cmp	r3, #42	; 0x2a
 800c73e:	d015      	beq.n	800c76c <_vfiprintf_r+0x120>
 800c740:	9a07      	ldr	r2, [sp, #28]
 800c742:	4654      	mov	r4, sl
 800c744:	2000      	movs	r0, #0
 800c746:	f04f 0c0a 	mov.w	ip, #10
 800c74a:	4621      	mov	r1, r4
 800c74c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c750:	3b30      	subs	r3, #48	; 0x30
 800c752:	2b09      	cmp	r3, #9
 800c754:	d94d      	bls.n	800c7f2 <_vfiprintf_r+0x1a6>
 800c756:	b1b0      	cbz	r0, 800c786 <_vfiprintf_r+0x13a>
 800c758:	9207      	str	r2, [sp, #28]
 800c75a:	e014      	b.n	800c786 <_vfiprintf_r+0x13a>
 800c75c:	eba0 0308 	sub.w	r3, r0, r8
 800c760:	fa09 f303 	lsl.w	r3, r9, r3
 800c764:	4313      	orrs	r3, r2
 800c766:	9304      	str	r3, [sp, #16]
 800c768:	46a2      	mov	sl, r4
 800c76a:	e7d2      	b.n	800c712 <_vfiprintf_r+0xc6>
 800c76c:	9b03      	ldr	r3, [sp, #12]
 800c76e:	1d19      	adds	r1, r3, #4
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	9103      	str	r1, [sp, #12]
 800c774:	2b00      	cmp	r3, #0
 800c776:	bfbb      	ittet	lt
 800c778:	425b      	neglt	r3, r3
 800c77a:	f042 0202 	orrlt.w	r2, r2, #2
 800c77e:	9307      	strge	r3, [sp, #28]
 800c780:	9307      	strlt	r3, [sp, #28]
 800c782:	bfb8      	it	lt
 800c784:	9204      	strlt	r2, [sp, #16]
 800c786:	7823      	ldrb	r3, [r4, #0]
 800c788:	2b2e      	cmp	r3, #46	; 0x2e
 800c78a:	d10c      	bne.n	800c7a6 <_vfiprintf_r+0x15a>
 800c78c:	7863      	ldrb	r3, [r4, #1]
 800c78e:	2b2a      	cmp	r3, #42	; 0x2a
 800c790:	d134      	bne.n	800c7fc <_vfiprintf_r+0x1b0>
 800c792:	9b03      	ldr	r3, [sp, #12]
 800c794:	1d1a      	adds	r2, r3, #4
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	9203      	str	r2, [sp, #12]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	bfb8      	it	lt
 800c79e:	f04f 33ff 	movlt.w	r3, #4294967295
 800c7a2:	3402      	adds	r4, #2
 800c7a4:	9305      	str	r3, [sp, #20]
 800c7a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c87c <_vfiprintf_r+0x230>
 800c7aa:	7821      	ldrb	r1, [r4, #0]
 800c7ac:	2203      	movs	r2, #3
 800c7ae:	4650      	mov	r0, sl
 800c7b0:	f7f3 fd1e 	bl	80001f0 <memchr>
 800c7b4:	b138      	cbz	r0, 800c7c6 <_vfiprintf_r+0x17a>
 800c7b6:	9b04      	ldr	r3, [sp, #16]
 800c7b8:	eba0 000a 	sub.w	r0, r0, sl
 800c7bc:	2240      	movs	r2, #64	; 0x40
 800c7be:	4082      	lsls	r2, r0
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	3401      	adds	r4, #1
 800c7c4:	9304      	str	r3, [sp, #16]
 800c7c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7ca:	4829      	ldr	r0, [pc, #164]	; (800c870 <_vfiprintf_r+0x224>)
 800c7cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c7d0:	2206      	movs	r2, #6
 800c7d2:	f7f3 fd0d 	bl	80001f0 <memchr>
 800c7d6:	2800      	cmp	r0, #0
 800c7d8:	d03f      	beq.n	800c85a <_vfiprintf_r+0x20e>
 800c7da:	4b26      	ldr	r3, [pc, #152]	; (800c874 <_vfiprintf_r+0x228>)
 800c7dc:	bb1b      	cbnz	r3, 800c826 <_vfiprintf_r+0x1da>
 800c7de:	9b03      	ldr	r3, [sp, #12]
 800c7e0:	3307      	adds	r3, #7
 800c7e2:	f023 0307 	bic.w	r3, r3, #7
 800c7e6:	3308      	adds	r3, #8
 800c7e8:	9303      	str	r3, [sp, #12]
 800c7ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7ec:	443b      	add	r3, r7
 800c7ee:	9309      	str	r3, [sp, #36]	; 0x24
 800c7f0:	e768      	b.n	800c6c4 <_vfiprintf_r+0x78>
 800c7f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7f6:	460c      	mov	r4, r1
 800c7f8:	2001      	movs	r0, #1
 800c7fa:	e7a6      	b.n	800c74a <_vfiprintf_r+0xfe>
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	3401      	adds	r4, #1
 800c800:	9305      	str	r3, [sp, #20]
 800c802:	4619      	mov	r1, r3
 800c804:	f04f 0c0a 	mov.w	ip, #10
 800c808:	4620      	mov	r0, r4
 800c80a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c80e:	3a30      	subs	r2, #48	; 0x30
 800c810:	2a09      	cmp	r2, #9
 800c812:	d903      	bls.n	800c81c <_vfiprintf_r+0x1d0>
 800c814:	2b00      	cmp	r3, #0
 800c816:	d0c6      	beq.n	800c7a6 <_vfiprintf_r+0x15a>
 800c818:	9105      	str	r1, [sp, #20]
 800c81a:	e7c4      	b.n	800c7a6 <_vfiprintf_r+0x15a>
 800c81c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c820:	4604      	mov	r4, r0
 800c822:	2301      	movs	r3, #1
 800c824:	e7f0      	b.n	800c808 <_vfiprintf_r+0x1bc>
 800c826:	ab03      	add	r3, sp, #12
 800c828:	9300      	str	r3, [sp, #0]
 800c82a:	462a      	mov	r2, r5
 800c82c:	4b12      	ldr	r3, [pc, #72]	; (800c878 <_vfiprintf_r+0x22c>)
 800c82e:	a904      	add	r1, sp, #16
 800c830:	4630      	mov	r0, r6
 800c832:	f7fc fea7 	bl	8009584 <_printf_float>
 800c836:	4607      	mov	r7, r0
 800c838:	1c78      	adds	r0, r7, #1
 800c83a:	d1d6      	bne.n	800c7ea <_vfiprintf_r+0x19e>
 800c83c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c83e:	07d9      	lsls	r1, r3, #31
 800c840:	d405      	bmi.n	800c84e <_vfiprintf_r+0x202>
 800c842:	89ab      	ldrh	r3, [r5, #12]
 800c844:	059a      	lsls	r2, r3, #22
 800c846:	d402      	bmi.n	800c84e <_vfiprintf_r+0x202>
 800c848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c84a:	f7fd fc72 	bl	800a132 <__retarget_lock_release_recursive>
 800c84e:	89ab      	ldrh	r3, [r5, #12]
 800c850:	065b      	lsls	r3, r3, #25
 800c852:	f53f af1d 	bmi.w	800c690 <_vfiprintf_r+0x44>
 800c856:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c858:	e71c      	b.n	800c694 <_vfiprintf_r+0x48>
 800c85a:	ab03      	add	r3, sp, #12
 800c85c:	9300      	str	r3, [sp, #0]
 800c85e:	462a      	mov	r2, r5
 800c860:	4b05      	ldr	r3, [pc, #20]	; (800c878 <_vfiprintf_r+0x22c>)
 800c862:	a904      	add	r1, sp, #16
 800c864:	4630      	mov	r0, r6
 800c866:	f7fd f931 	bl	8009acc <_printf_i>
 800c86a:	e7e4      	b.n	800c836 <_vfiprintf_r+0x1ea>
 800c86c:	0800fdc5 	.word	0x0800fdc5
 800c870:	0800fdcf 	.word	0x0800fdcf
 800c874:	08009585 	.word	0x08009585
 800c878:	0800c627 	.word	0x0800c627
 800c87c:	0800fdcb 	.word	0x0800fdcb

0800c880 <__swbuf_r>:
 800c880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c882:	460e      	mov	r6, r1
 800c884:	4614      	mov	r4, r2
 800c886:	4605      	mov	r5, r0
 800c888:	b118      	cbz	r0, 800c892 <__swbuf_r+0x12>
 800c88a:	6a03      	ldr	r3, [r0, #32]
 800c88c:	b90b      	cbnz	r3, 800c892 <__swbuf_r+0x12>
 800c88e:	f7fd fab9 	bl	8009e04 <__sinit>
 800c892:	69a3      	ldr	r3, [r4, #24]
 800c894:	60a3      	str	r3, [r4, #8]
 800c896:	89a3      	ldrh	r3, [r4, #12]
 800c898:	071a      	lsls	r2, r3, #28
 800c89a:	d525      	bpl.n	800c8e8 <__swbuf_r+0x68>
 800c89c:	6923      	ldr	r3, [r4, #16]
 800c89e:	b31b      	cbz	r3, 800c8e8 <__swbuf_r+0x68>
 800c8a0:	6823      	ldr	r3, [r4, #0]
 800c8a2:	6922      	ldr	r2, [r4, #16]
 800c8a4:	1a98      	subs	r0, r3, r2
 800c8a6:	6963      	ldr	r3, [r4, #20]
 800c8a8:	b2f6      	uxtb	r6, r6
 800c8aa:	4283      	cmp	r3, r0
 800c8ac:	4637      	mov	r7, r6
 800c8ae:	dc04      	bgt.n	800c8ba <__swbuf_r+0x3a>
 800c8b0:	4621      	mov	r1, r4
 800c8b2:	4628      	mov	r0, r5
 800c8b4:	f7ff fdf0 	bl	800c498 <_fflush_r>
 800c8b8:	b9e0      	cbnz	r0, 800c8f4 <__swbuf_r+0x74>
 800c8ba:	68a3      	ldr	r3, [r4, #8]
 800c8bc:	3b01      	subs	r3, #1
 800c8be:	60a3      	str	r3, [r4, #8]
 800c8c0:	6823      	ldr	r3, [r4, #0]
 800c8c2:	1c5a      	adds	r2, r3, #1
 800c8c4:	6022      	str	r2, [r4, #0]
 800c8c6:	701e      	strb	r6, [r3, #0]
 800c8c8:	6962      	ldr	r2, [r4, #20]
 800c8ca:	1c43      	adds	r3, r0, #1
 800c8cc:	429a      	cmp	r2, r3
 800c8ce:	d004      	beq.n	800c8da <__swbuf_r+0x5a>
 800c8d0:	89a3      	ldrh	r3, [r4, #12]
 800c8d2:	07db      	lsls	r3, r3, #31
 800c8d4:	d506      	bpl.n	800c8e4 <__swbuf_r+0x64>
 800c8d6:	2e0a      	cmp	r6, #10
 800c8d8:	d104      	bne.n	800c8e4 <__swbuf_r+0x64>
 800c8da:	4621      	mov	r1, r4
 800c8dc:	4628      	mov	r0, r5
 800c8de:	f7ff fddb 	bl	800c498 <_fflush_r>
 800c8e2:	b938      	cbnz	r0, 800c8f4 <__swbuf_r+0x74>
 800c8e4:	4638      	mov	r0, r7
 800c8e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8e8:	4621      	mov	r1, r4
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	f000 f806 	bl	800c8fc <__swsetup_r>
 800c8f0:	2800      	cmp	r0, #0
 800c8f2:	d0d5      	beq.n	800c8a0 <__swbuf_r+0x20>
 800c8f4:	f04f 37ff 	mov.w	r7, #4294967295
 800c8f8:	e7f4      	b.n	800c8e4 <__swbuf_r+0x64>
	...

0800c8fc <__swsetup_r>:
 800c8fc:	b538      	push	{r3, r4, r5, lr}
 800c8fe:	4b2a      	ldr	r3, [pc, #168]	; (800c9a8 <__swsetup_r+0xac>)
 800c900:	4605      	mov	r5, r0
 800c902:	6818      	ldr	r0, [r3, #0]
 800c904:	460c      	mov	r4, r1
 800c906:	b118      	cbz	r0, 800c910 <__swsetup_r+0x14>
 800c908:	6a03      	ldr	r3, [r0, #32]
 800c90a:	b90b      	cbnz	r3, 800c910 <__swsetup_r+0x14>
 800c90c:	f7fd fa7a 	bl	8009e04 <__sinit>
 800c910:	89a3      	ldrh	r3, [r4, #12]
 800c912:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c916:	0718      	lsls	r0, r3, #28
 800c918:	d422      	bmi.n	800c960 <__swsetup_r+0x64>
 800c91a:	06d9      	lsls	r1, r3, #27
 800c91c:	d407      	bmi.n	800c92e <__swsetup_r+0x32>
 800c91e:	2309      	movs	r3, #9
 800c920:	602b      	str	r3, [r5, #0]
 800c922:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c926:	81a3      	strh	r3, [r4, #12]
 800c928:	f04f 30ff 	mov.w	r0, #4294967295
 800c92c:	e034      	b.n	800c998 <__swsetup_r+0x9c>
 800c92e:	0758      	lsls	r0, r3, #29
 800c930:	d512      	bpl.n	800c958 <__swsetup_r+0x5c>
 800c932:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c934:	b141      	cbz	r1, 800c948 <__swsetup_r+0x4c>
 800c936:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c93a:	4299      	cmp	r1, r3
 800c93c:	d002      	beq.n	800c944 <__swsetup_r+0x48>
 800c93e:	4628      	mov	r0, r5
 800c940:	f7fe faa8 	bl	800ae94 <_free_r>
 800c944:	2300      	movs	r3, #0
 800c946:	6363      	str	r3, [r4, #52]	; 0x34
 800c948:	89a3      	ldrh	r3, [r4, #12]
 800c94a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c94e:	81a3      	strh	r3, [r4, #12]
 800c950:	2300      	movs	r3, #0
 800c952:	6063      	str	r3, [r4, #4]
 800c954:	6923      	ldr	r3, [r4, #16]
 800c956:	6023      	str	r3, [r4, #0]
 800c958:	89a3      	ldrh	r3, [r4, #12]
 800c95a:	f043 0308 	orr.w	r3, r3, #8
 800c95e:	81a3      	strh	r3, [r4, #12]
 800c960:	6923      	ldr	r3, [r4, #16]
 800c962:	b94b      	cbnz	r3, 800c978 <__swsetup_r+0x7c>
 800c964:	89a3      	ldrh	r3, [r4, #12]
 800c966:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c96a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c96e:	d003      	beq.n	800c978 <__swsetup_r+0x7c>
 800c970:	4621      	mov	r1, r4
 800c972:	4628      	mov	r0, r5
 800c974:	f000 f88c 	bl	800ca90 <__smakebuf_r>
 800c978:	89a0      	ldrh	r0, [r4, #12]
 800c97a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c97e:	f010 0301 	ands.w	r3, r0, #1
 800c982:	d00a      	beq.n	800c99a <__swsetup_r+0x9e>
 800c984:	2300      	movs	r3, #0
 800c986:	60a3      	str	r3, [r4, #8]
 800c988:	6963      	ldr	r3, [r4, #20]
 800c98a:	425b      	negs	r3, r3
 800c98c:	61a3      	str	r3, [r4, #24]
 800c98e:	6923      	ldr	r3, [r4, #16]
 800c990:	b943      	cbnz	r3, 800c9a4 <__swsetup_r+0xa8>
 800c992:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c996:	d1c4      	bne.n	800c922 <__swsetup_r+0x26>
 800c998:	bd38      	pop	{r3, r4, r5, pc}
 800c99a:	0781      	lsls	r1, r0, #30
 800c99c:	bf58      	it	pl
 800c99e:	6963      	ldrpl	r3, [r4, #20]
 800c9a0:	60a3      	str	r3, [r4, #8]
 800c9a2:	e7f4      	b.n	800c98e <__swsetup_r+0x92>
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	e7f7      	b.n	800c998 <__swsetup_r+0x9c>
 800c9a8:	2000020c 	.word	0x2000020c

0800c9ac <_raise_r>:
 800c9ac:	291f      	cmp	r1, #31
 800c9ae:	b538      	push	{r3, r4, r5, lr}
 800c9b0:	4604      	mov	r4, r0
 800c9b2:	460d      	mov	r5, r1
 800c9b4:	d904      	bls.n	800c9c0 <_raise_r+0x14>
 800c9b6:	2316      	movs	r3, #22
 800c9b8:	6003      	str	r3, [r0, #0]
 800c9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c9be:	bd38      	pop	{r3, r4, r5, pc}
 800c9c0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c9c2:	b112      	cbz	r2, 800c9ca <_raise_r+0x1e>
 800c9c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c9c8:	b94b      	cbnz	r3, 800c9de <_raise_r+0x32>
 800c9ca:	4620      	mov	r0, r4
 800c9cc:	f000 f830 	bl	800ca30 <_getpid_r>
 800c9d0:	462a      	mov	r2, r5
 800c9d2:	4601      	mov	r1, r0
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9da:	f000 b817 	b.w	800ca0c <_kill_r>
 800c9de:	2b01      	cmp	r3, #1
 800c9e0:	d00a      	beq.n	800c9f8 <_raise_r+0x4c>
 800c9e2:	1c59      	adds	r1, r3, #1
 800c9e4:	d103      	bne.n	800c9ee <_raise_r+0x42>
 800c9e6:	2316      	movs	r3, #22
 800c9e8:	6003      	str	r3, [r0, #0]
 800c9ea:	2001      	movs	r0, #1
 800c9ec:	e7e7      	b.n	800c9be <_raise_r+0x12>
 800c9ee:	2400      	movs	r4, #0
 800c9f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c9f4:	4628      	mov	r0, r5
 800c9f6:	4798      	blx	r3
 800c9f8:	2000      	movs	r0, #0
 800c9fa:	e7e0      	b.n	800c9be <_raise_r+0x12>

0800c9fc <raise>:
 800c9fc:	4b02      	ldr	r3, [pc, #8]	; (800ca08 <raise+0xc>)
 800c9fe:	4601      	mov	r1, r0
 800ca00:	6818      	ldr	r0, [r3, #0]
 800ca02:	f7ff bfd3 	b.w	800c9ac <_raise_r>
 800ca06:	bf00      	nop
 800ca08:	2000020c 	.word	0x2000020c

0800ca0c <_kill_r>:
 800ca0c:	b538      	push	{r3, r4, r5, lr}
 800ca0e:	4d07      	ldr	r5, [pc, #28]	; (800ca2c <_kill_r+0x20>)
 800ca10:	2300      	movs	r3, #0
 800ca12:	4604      	mov	r4, r0
 800ca14:	4608      	mov	r0, r1
 800ca16:	4611      	mov	r1, r2
 800ca18:	602b      	str	r3, [r5, #0]
 800ca1a:	f7f6 fc27 	bl	800326c <_kill>
 800ca1e:	1c43      	adds	r3, r0, #1
 800ca20:	d102      	bne.n	800ca28 <_kill_r+0x1c>
 800ca22:	682b      	ldr	r3, [r5, #0]
 800ca24:	b103      	cbz	r3, 800ca28 <_kill_r+0x1c>
 800ca26:	6023      	str	r3, [r4, #0]
 800ca28:	bd38      	pop	{r3, r4, r5, pc}
 800ca2a:	bf00      	nop
 800ca2c:	2000104c 	.word	0x2000104c

0800ca30 <_getpid_r>:
 800ca30:	f7f6 bc14 	b.w	800325c <_getpid>

0800ca34 <_malloc_usable_size_r>:
 800ca34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca38:	1f18      	subs	r0, r3, #4
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	bfbc      	itt	lt
 800ca3e:	580b      	ldrlt	r3, [r1, r0]
 800ca40:	18c0      	addlt	r0, r0, r3
 800ca42:	4770      	bx	lr

0800ca44 <__swhatbuf_r>:
 800ca44:	b570      	push	{r4, r5, r6, lr}
 800ca46:	460c      	mov	r4, r1
 800ca48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca4c:	2900      	cmp	r1, #0
 800ca4e:	b096      	sub	sp, #88	; 0x58
 800ca50:	4615      	mov	r5, r2
 800ca52:	461e      	mov	r6, r3
 800ca54:	da0d      	bge.n	800ca72 <__swhatbuf_r+0x2e>
 800ca56:	89a3      	ldrh	r3, [r4, #12]
 800ca58:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ca5c:	f04f 0100 	mov.w	r1, #0
 800ca60:	bf0c      	ite	eq
 800ca62:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ca66:	2340      	movne	r3, #64	; 0x40
 800ca68:	2000      	movs	r0, #0
 800ca6a:	6031      	str	r1, [r6, #0]
 800ca6c:	602b      	str	r3, [r5, #0]
 800ca6e:	b016      	add	sp, #88	; 0x58
 800ca70:	bd70      	pop	{r4, r5, r6, pc}
 800ca72:	466a      	mov	r2, sp
 800ca74:	f000 f848 	bl	800cb08 <_fstat_r>
 800ca78:	2800      	cmp	r0, #0
 800ca7a:	dbec      	blt.n	800ca56 <__swhatbuf_r+0x12>
 800ca7c:	9901      	ldr	r1, [sp, #4]
 800ca7e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ca82:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ca86:	4259      	negs	r1, r3
 800ca88:	4159      	adcs	r1, r3
 800ca8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca8e:	e7eb      	b.n	800ca68 <__swhatbuf_r+0x24>

0800ca90 <__smakebuf_r>:
 800ca90:	898b      	ldrh	r3, [r1, #12]
 800ca92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ca94:	079d      	lsls	r5, r3, #30
 800ca96:	4606      	mov	r6, r0
 800ca98:	460c      	mov	r4, r1
 800ca9a:	d507      	bpl.n	800caac <__smakebuf_r+0x1c>
 800ca9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800caa0:	6023      	str	r3, [r4, #0]
 800caa2:	6123      	str	r3, [r4, #16]
 800caa4:	2301      	movs	r3, #1
 800caa6:	6163      	str	r3, [r4, #20]
 800caa8:	b002      	add	sp, #8
 800caaa:	bd70      	pop	{r4, r5, r6, pc}
 800caac:	ab01      	add	r3, sp, #4
 800caae:	466a      	mov	r2, sp
 800cab0:	f7ff ffc8 	bl	800ca44 <__swhatbuf_r>
 800cab4:	9900      	ldr	r1, [sp, #0]
 800cab6:	4605      	mov	r5, r0
 800cab8:	4630      	mov	r0, r6
 800caba:	f7fe fdb7 	bl	800b62c <_malloc_r>
 800cabe:	b948      	cbnz	r0, 800cad4 <__smakebuf_r+0x44>
 800cac0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cac4:	059a      	lsls	r2, r3, #22
 800cac6:	d4ef      	bmi.n	800caa8 <__smakebuf_r+0x18>
 800cac8:	f023 0303 	bic.w	r3, r3, #3
 800cacc:	f043 0302 	orr.w	r3, r3, #2
 800cad0:	81a3      	strh	r3, [r4, #12]
 800cad2:	e7e3      	b.n	800ca9c <__smakebuf_r+0xc>
 800cad4:	89a3      	ldrh	r3, [r4, #12]
 800cad6:	6020      	str	r0, [r4, #0]
 800cad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cadc:	81a3      	strh	r3, [r4, #12]
 800cade:	9b00      	ldr	r3, [sp, #0]
 800cae0:	6163      	str	r3, [r4, #20]
 800cae2:	9b01      	ldr	r3, [sp, #4]
 800cae4:	6120      	str	r0, [r4, #16]
 800cae6:	b15b      	cbz	r3, 800cb00 <__smakebuf_r+0x70>
 800cae8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800caec:	4630      	mov	r0, r6
 800caee:	f000 f81d 	bl	800cb2c <_isatty_r>
 800caf2:	b128      	cbz	r0, 800cb00 <__smakebuf_r+0x70>
 800caf4:	89a3      	ldrh	r3, [r4, #12]
 800caf6:	f023 0303 	bic.w	r3, r3, #3
 800cafa:	f043 0301 	orr.w	r3, r3, #1
 800cafe:	81a3      	strh	r3, [r4, #12]
 800cb00:	89a3      	ldrh	r3, [r4, #12]
 800cb02:	431d      	orrs	r5, r3
 800cb04:	81a5      	strh	r5, [r4, #12]
 800cb06:	e7cf      	b.n	800caa8 <__smakebuf_r+0x18>

0800cb08 <_fstat_r>:
 800cb08:	b538      	push	{r3, r4, r5, lr}
 800cb0a:	4d07      	ldr	r5, [pc, #28]	; (800cb28 <_fstat_r+0x20>)
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	4604      	mov	r4, r0
 800cb10:	4608      	mov	r0, r1
 800cb12:	4611      	mov	r1, r2
 800cb14:	602b      	str	r3, [r5, #0]
 800cb16:	f7f6 fc08 	bl	800332a <_fstat>
 800cb1a:	1c43      	adds	r3, r0, #1
 800cb1c:	d102      	bne.n	800cb24 <_fstat_r+0x1c>
 800cb1e:	682b      	ldr	r3, [r5, #0]
 800cb20:	b103      	cbz	r3, 800cb24 <_fstat_r+0x1c>
 800cb22:	6023      	str	r3, [r4, #0]
 800cb24:	bd38      	pop	{r3, r4, r5, pc}
 800cb26:	bf00      	nop
 800cb28:	2000104c 	.word	0x2000104c

0800cb2c <_isatty_r>:
 800cb2c:	b538      	push	{r3, r4, r5, lr}
 800cb2e:	4d06      	ldr	r5, [pc, #24]	; (800cb48 <_isatty_r+0x1c>)
 800cb30:	2300      	movs	r3, #0
 800cb32:	4604      	mov	r4, r0
 800cb34:	4608      	mov	r0, r1
 800cb36:	602b      	str	r3, [r5, #0]
 800cb38:	f7f6 fc07 	bl	800334a <_isatty>
 800cb3c:	1c43      	adds	r3, r0, #1
 800cb3e:	d102      	bne.n	800cb46 <_isatty_r+0x1a>
 800cb40:	682b      	ldr	r3, [r5, #0]
 800cb42:	b103      	cbz	r3, 800cb46 <_isatty_r+0x1a>
 800cb44:	6023      	str	r3, [r4, #0]
 800cb46:	bd38      	pop	{r3, r4, r5, pc}
 800cb48:	2000104c 	.word	0x2000104c

0800cb4c <atan2>:
 800cb4c:	f000 bbe0 	b.w	800d310 <__ieee754_atan2>

0800cb50 <sqrt>:
 800cb50:	b538      	push	{r3, r4, r5, lr}
 800cb52:	ed2d 8b02 	vpush	{d8}
 800cb56:	ec55 4b10 	vmov	r4, r5, d0
 800cb5a:	f000 f8d1 	bl	800cd00 <__ieee754_sqrt>
 800cb5e:	4622      	mov	r2, r4
 800cb60:	462b      	mov	r3, r5
 800cb62:	4620      	mov	r0, r4
 800cb64:	4629      	mov	r1, r5
 800cb66:	eeb0 8a40 	vmov.f32	s16, s0
 800cb6a:	eef0 8a60 	vmov.f32	s17, s1
 800cb6e:	f7f3 ffed 	bl	8000b4c <__aeabi_dcmpun>
 800cb72:	b990      	cbnz	r0, 800cb9a <sqrt+0x4a>
 800cb74:	2200      	movs	r2, #0
 800cb76:	2300      	movs	r3, #0
 800cb78:	4620      	mov	r0, r4
 800cb7a:	4629      	mov	r1, r5
 800cb7c:	f7f3 ffbe 	bl	8000afc <__aeabi_dcmplt>
 800cb80:	b158      	cbz	r0, 800cb9a <sqrt+0x4a>
 800cb82:	f7fd faab 	bl	800a0dc <__errno>
 800cb86:	2321      	movs	r3, #33	; 0x21
 800cb88:	6003      	str	r3, [r0, #0]
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	4610      	mov	r0, r2
 800cb90:	4619      	mov	r1, r3
 800cb92:	f7f3 fe6b 	bl	800086c <__aeabi_ddiv>
 800cb96:	ec41 0b18 	vmov	d8, r0, r1
 800cb9a:	eeb0 0a48 	vmov.f32	s0, s16
 800cb9e:	eef0 0a68 	vmov.f32	s1, s17
 800cba2:	ecbd 8b02 	vpop	{d8}
 800cba6:	bd38      	pop	{r3, r4, r5, pc}

0800cba8 <cos>:
 800cba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbaa:	ec53 2b10 	vmov	r2, r3, d0
 800cbae:	4826      	ldr	r0, [pc, #152]	; (800cc48 <cos+0xa0>)
 800cbb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cbb4:	4281      	cmp	r1, r0
 800cbb6:	dc06      	bgt.n	800cbc6 <cos+0x1e>
 800cbb8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800cc40 <cos+0x98>
 800cbbc:	b005      	add	sp, #20
 800cbbe:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbc2:	f000 ba1d 	b.w	800d000 <__kernel_cos>
 800cbc6:	4821      	ldr	r0, [pc, #132]	; (800cc4c <cos+0xa4>)
 800cbc8:	4281      	cmp	r1, r0
 800cbca:	dd09      	ble.n	800cbe0 <cos+0x38>
 800cbcc:	ee10 0a10 	vmov	r0, s0
 800cbd0:	4619      	mov	r1, r3
 800cbd2:	f7f3 fb69 	bl	80002a8 <__aeabi_dsub>
 800cbd6:	ec41 0b10 	vmov	d0, r0, r1
 800cbda:	b005      	add	sp, #20
 800cbdc:	f85d fb04 	ldr.w	pc, [sp], #4
 800cbe0:	4668      	mov	r0, sp
 800cbe2:	f000 fc5d 	bl	800d4a0 <__ieee754_rem_pio2>
 800cbe6:	f000 0003 	and.w	r0, r0, #3
 800cbea:	2801      	cmp	r0, #1
 800cbec:	d00b      	beq.n	800cc06 <cos+0x5e>
 800cbee:	2802      	cmp	r0, #2
 800cbf0:	d016      	beq.n	800cc20 <cos+0x78>
 800cbf2:	b9e0      	cbnz	r0, 800cc2e <cos+0x86>
 800cbf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cbf8:	ed9d 0b00 	vldr	d0, [sp]
 800cbfc:	f000 fa00 	bl	800d000 <__kernel_cos>
 800cc00:	ec51 0b10 	vmov	r0, r1, d0
 800cc04:	e7e7      	b.n	800cbd6 <cos+0x2e>
 800cc06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc0a:	ed9d 0b00 	vldr	d0, [sp]
 800cc0e:	f000 fabf 	bl	800d190 <__kernel_sin>
 800cc12:	ec53 2b10 	vmov	r2, r3, d0
 800cc16:	ee10 0a10 	vmov	r0, s0
 800cc1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cc1e:	e7da      	b.n	800cbd6 <cos+0x2e>
 800cc20:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc24:	ed9d 0b00 	vldr	d0, [sp]
 800cc28:	f000 f9ea 	bl	800d000 <__kernel_cos>
 800cc2c:	e7f1      	b.n	800cc12 <cos+0x6a>
 800cc2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc32:	ed9d 0b00 	vldr	d0, [sp]
 800cc36:	2001      	movs	r0, #1
 800cc38:	f000 faaa 	bl	800d190 <__kernel_sin>
 800cc3c:	e7e0      	b.n	800cc00 <cos+0x58>
 800cc3e:	bf00      	nop
	...
 800cc48:	3fe921fb 	.word	0x3fe921fb
 800cc4c:	7fefffff 	.word	0x7fefffff

0800cc50 <sin>:
 800cc50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc52:	ec53 2b10 	vmov	r2, r3, d0
 800cc56:	4828      	ldr	r0, [pc, #160]	; (800ccf8 <sin+0xa8>)
 800cc58:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cc5c:	4281      	cmp	r1, r0
 800cc5e:	dc07      	bgt.n	800cc70 <sin+0x20>
 800cc60:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ccf0 <sin+0xa0>
 800cc64:	2000      	movs	r0, #0
 800cc66:	b005      	add	sp, #20
 800cc68:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc6c:	f000 ba90 	b.w	800d190 <__kernel_sin>
 800cc70:	4822      	ldr	r0, [pc, #136]	; (800ccfc <sin+0xac>)
 800cc72:	4281      	cmp	r1, r0
 800cc74:	dd09      	ble.n	800cc8a <sin+0x3a>
 800cc76:	ee10 0a10 	vmov	r0, s0
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	f7f3 fb14 	bl	80002a8 <__aeabi_dsub>
 800cc80:	ec41 0b10 	vmov	d0, r0, r1
 800cc84:	b005      	add	sp, #20
 800cc86:	f85d fb04 	ldr.w	pc, [sp], #4
 800cc8a:	4668      	mov	r0, sp
 800cc8c:	f000 fc08 	bl	800d4a0 <__ieee754_rem_pio2>
 800cc90:	f000 0003 	and.w	r0, r0, #3
 800cc94:	2801      	cmp	r0, #1
 800cc96:	d00c      	beq.n	800ccb2 <sin+0x62>
 800cc98:	2802      	cmp	r0, #2
 800cc9a:	d011      	beq.n	800ccc0 <sin+0x70>
 800cc9c:	b9f0      	cbnz	r0, 800ccdc <sin+0x8c>
 800cc9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cca2:	ed9d 0b00 	vldr	d0, [sp]
 800cca6:	2001      	movs	r0, #1
 800cca8:	f000 fa72 	bl	800d190 <__kernel_sin>
 800ccac:	ec51 0b10 	vmov	r0, r1, d0
 800ccb0:	e7e6      	b.n	800cc80 <sin+0x30>
 800ccb2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccb6:	ed9d 0b00 	vldr	d0, [sp]
 800ccba:	f000 f9a1 	bl	800d000 <__kernel_cos>
 800ccbe:	e7f5      	b.n	800ccac <sin+0x5c>
 800ccc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccc4:	ed9d 0b00 	vldr	d0, [sp]
 800ccc8:	2001      	movs	r0, #1
 800ccca:	f000 fa61 	bl	800d190 <__kernel_sin>
 800ccce:	ec53 2b10 	vmov	r2, r3, d0
 800ccd2:	ee10 0a10 	vmov	r0, s0
 800ccd6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ccda:	e7d1      	b.n	800cc80 <sin+0x30>
 800ccdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cce0:	ed9d 0b00 	vldr	d0, [sp]
 800cce4:	f000 f98c 	bl	800d000 <__kernel_cos>
 800cce8:	e7f1      	b.n	800ccce <sin+0x7e>
 800ccea:	bf00      	nop
 800ccec:	f3af 8000 	nop.w
	...
 800ccf8:	3fe921fb 	.word	0x3fe921fb
 800ccfc:	7fefffff 	.word	0x7fefffff

0800cd00 <__ieee754_sqrt>:
 800cd00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd04:	ec55 4b10 	vmov	r4, r5, d0
 800cd08:	4e67      	ldr	r6, [pc, #412]	; (800cea8 <__ieee754_sqrt+0x1a8>)
 800cd0a:	43ae      	bics	r6, r5
 800cd0c:	ee10 0a10 	vmov	r0, s0
 800cd10:	ee10 2a10 	vmov	r2, s0
 800cd14:	4629      	mov	r1, r5
 800cd16:	462b      	mov	r3, r5
 800cd18:	d10d      	bne.n	800cd36 <__ieee754_sqrt+0x36>
 800cd1a:	f7f3 fc7d 	bl	8000618 <__aeabi_dmul>
 800cd1e:	4602      	mov	r2, r0
 800cd20:	460b      	mov	r3, r1
 800cd22:	4620      	mov	r0, r4
 800cd24:	4629      	mov	r1, r5
 800cd26:	f7f3 fac1 	bl	80002ac <__adddf3>
 800cd2a:	4604      	mov	r4, r0
 800cd2c:	460d      	mov	r5, r1
 800cd2e:	ec45 4b10 	vmov	d0, r4, r5
 800cd32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd36:	2d00      	cmp	r5, #0
 800cd38:	dc0b      	bgt.n	800cd52 <__ieee754_sqrt+0x52>
 800cd3a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cd3e:	4326      	orrs	r6, r4
 800cd40:	d0f5      	beq.n	800cd2e <__ieee754_sqrt+0x2e>
 800cd42:	b135      	cbz	r5, 800cd52 <__ieee754_sqrt+0x52>
 800cd44:	f7f3 fab0 	bl	80002a8 <__aeabi_dsub>
 800cd48:	4602      	mov	r2, r0
 800cd4a:	460b      	mov	r3, r1
 800cd4c:	f7f3 fd8e 	bl	800086c <__aeabi_ddiv>
 800cd50:	e7eb      	b.n	800cd2a <__ieee754_sqrt+0x2a>
 800cd52:	1509      	asrs	r1, r1, #20
 800cd54:	f000 808d 	beq.w	800ce72 <__ieee754_sqrt+0x172>
 800cd58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd5c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800cd60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd64:	07c9      	lsls	r1, r1, #31
 800cd66:	bf5c      	itt	pl
 800cd68:	005b      	lslpl	r3, r3, #1
 800cd6a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800cd6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd72:	bf58      	it	pl
 800cd74:	0052      	lslpl	r2, r2, #1
 800cd76:	2500      	movs	r5, #0
 800cd78:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800cd7c:	1076      	asrs	r6, r6, #1
 800cd7e:	0052      	lsls	r2, r2, #1
 800cd80:	f04f 0e16 	mov.w	lr, #22
 800cd84:	46ac      	mov	ip, r5
 800cd86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cd8a:	eb0c 0001 	add.w	r0, ip, r1
 800cd8e:	4298      	cmp	r0, r3
 800cd90:	bfde      	ittt	le
 800cd92:	1a1b      	suble	r3, r3, r0
 800cd94:	eb00 0c01 	addle.w	ip, r0, r1
 800cd98:	186d      	addle	r5, r5, r1
 800cd9a:	005b      	lsls	r3, r3, #1
 800cd9c:	f1be 0e01 	subs.w	lr, lr, #1
 800cda0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800cda4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cda8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800cdac:	d1ed      	bne.n	800cd8a <__ieee754_sqrt+0x8a>
 800cdae:	4674      	mov	r4, lr
 800cdb0:	2720      	movs	r7, #32
 800cdb2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800cdb6:	4563      	cmp	r3, ip
 800cdb8:	eb01 000e 	add.w	r0, r1, lr
 800cdbc:	dc02      	bgt.n	800cdc4 <__ieee754_sqrt+0xc4>
 800cdbe:	d113      	bne.n	800cde8 <__ieee754_sqrt+0xe8>
 800cdc0:	4290      	cmp	r0, r2
 800cdc2:	d811      	bhi.n	800cde8 <__ieee754_sqrt+0xe8>
 800cdc4:	2800      	cmp	r0, #0
 800cdc6:	eb00 0e01 	add.w	lr, r0, r1
 800cdca:	da57      	bge.n	800ce7c <__ieee754_sqrt+0x17c>
 800cdcc:	f1be 0f00 	cmp.w	lr, #0
 800cdd0:	db54      	blt.n	800ce7c <__ieee754_sqrt+0x17c>
 800cdd2:	f10c 0801 	add.w	r8, ip, #1
 800cdd6:	eba3 030c 	sub.w	r3, r3, ip
 800cdda:	4290      	cmp	r0, r2
 800cddc:	bf88      	it	hi
 800cdde:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800cde2:	1a12      	subs	r2, r2, r0
 800cde4:	440c      	add	r4, r1
 800cde6:	46c4      	mov	ip, r8
 800cde8:	005b      	lsls	r3, r3, #1
 800cdea:	3f01      	subs	r7, #1
 800cdec:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800cdf0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cdf4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800cdf8:	d1dd      	bne.n	800cdb6 <__ieee754_sqrt+0xb6>
 800cdfa:	4313      	orrs	r3, r2
 800cdfc:	d01b      	beq.n	800ce36 <__ieee754_sqrt+0x136>
 800cdfe:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800ceac <__ieee754_sqrt+0x1ac>
 800ce02:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800ceb0 <__ieee754_sqrt+0x1b0>
 800ce06:	e9da 0100 	ldrd	r0, r1, [sl]
 800ce0a:	e9db 2300 	ldrd	r2, r3, [fp]
 800ce0e:	f7f3 fa4b 	bl	80002a8 <__aeabi_dsub>
 800ce12:	e9da 8900 	ldrd	r8, r9, [sl]
 800ce16:	4602      	mov	r2, r0
 800ce18:	460b      	mov	r3, r1
 800ce1a:	4640      	mov	r0, r8
 800ce1c:	4649      	mov	r1, r9
 800ce1e:	f7f3 fe77 	bl	8000b10 <__aeabi_dcmple>
 800ce22:	b140      	cbz	r0, 800ce36 <__ieee754_sqrt+0x136>
 800ce24:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ce28:	e9da 0100 	ldrd	r0, r1, [sl]
 800ce2c:	e9db 2300 	ldrd	r2, r3, [fp]
 800ce30:	d126      	bne.n	800ce80 <__ieee754_sqrt+0x180>
 800ce32:	3501      	adds	r5, #1
 800ce34:	463c      	mov	r4, r7
 800ce36:	106a      	asrs	r2, r5, #1
 800ce38:	0863      	lsrs	r3, r4, #1
 800ce3a:	07e9      	lsls	r1, r5, #31
 800ce3c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800ce40:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800ce44:	bf48      	it	mi
 800ce46:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800ce4a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800ce4e:	461c      	mov	r4, r3
 800ce50:	e76d      	b.n	800cd2e <__ieee754_sqrt+0x2e>
 800ce52:	0ad3      	lsrs	r3, r2, #11
 800ce54:	3815      	subs	r0, #21
 800ce56:	0552      	lsls	r2, r2, #21
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d0fa      	beq.n	800ce52 <__ieee754_sqrt+0x152>
 800ce5c:	02dc      	lsls	r4, r3, #11
 800ce5e:	d50a      	bpl.n	800ce76 <__ieee754_sqrt+0x176>
 800ce60:	f1c1 0420 	rsb	r4, r1, #32
 800ce64:	fa22 f404 	lsr.w	r4, r2, r4
 800ce68:	1e4d      	subs	r5, r1, #1
 800ce6a:	408a      	lsls	r2, r1
 800ce6c:	4323      	orrs	r3, r4
 800ce6e:	1b41      	subs	r1, r0, r5
 800ce70:	e772      	b.n	800cd58 <__ieee754_sqrt+0x58>
 800ce72:	4608      	mov	r0, r1
 800ce74:	e7f0      	b.n	800ce58 <__ieee754_sqrt+0x158>
 800ce76:	005b      	lsls	r3, r3, #1
 800ce78:	3101      	adds	r1, #1
 800ce7a:	e7ef      	b.n	800ce5c <__ieee754_sqrt+0x15c>
 800ce7c:	46e0      	mov	r8, ip
 800ce7e:	e7aa      	b.n	800cdd6 <__ieee754_sqrt+0xd6>
 800ce80:	f7f3 fa14 	bl	80002ac <__adddf3>
 800ce84:	e9da 8900 	ldrd	r8, r9, [sl]
 800ce88:	4602      	mov	r2, r0
 800ce8a:	460b      	mov	r3, r1
 800ce8c:	4640      	mov	r0, r8
 800ce8e:	4649      	mov	r1, r9
 800ce90:	f7f3 fe34 	bl	8000afc <__aeabi_dcmplt>
 800ce94:	b120      	cbz	r0, 800cea0 <__ieee754_sqrt+0x1a0>
 800ce96:	1ca0      	adds	r0, r4, #2
 800ce98:	bf08      	it	eq
 800ce9a:	3501      	addeq	r5, #1
 800ce9c:	3402      	adds	r4, #2
 800ce9e:	e7ca      	b.n	800ce36 <__ieee754_sqrt+0x136>
 800cea0:	3401      	adds	r4, #1
 800cea2:	f024 0401 	bic.w	r4, r4, #1
 800cea6:	e7c6      	b.n	800ce36 <__ieee754_sqrt+0x136>
 800cea8:	7ff00000 	.word	0x7ff00000
 800ceac:	20000210 	.word	0x20000210
 800ceb0:	20000218 	.word	0x20000218
 800ceb4:	00000000 	.word	0x00000000

0800ceb8 <floor>:
 800ceb8:	ec51 0b10 	vmov	r0, r1, d0
 800cebc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cec4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800cec8:	2e13      	cmp	r6, #19
 800ceca:	ee10 5a10 	vmov	r5, s0
 800cece:	ee10 8a10 	vmov	r8, s0
 800ced2:	460c      	mov	r4, r1
 800ced4:	dc31      	bgt.n	800cf3a <floor+0x82>
 800ced6:	2e00      	cmp	r6, #0
 800ced8:	da14      	bge.n	800cf04 <floor+0x4c>
 800ceda:	a333      	add	r3, pc, #204	; (adr r3, 800cfa8 <floor+0xf0>)
 800cedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee0:	f7f3 f9e4 	bl	80002ac <__adddf3>
 800cee4:	2200      	movs	r2, #0
 800cee6:	2300      	movs	r3, #0
 800cee8:	f7f3 fe26 	bl	8000b38 <__aeabi_dcmpgt>
 800ceec:	b138      	cbz	r0, 800cefe <floor+0x46>
 800ceee:	2c00      	cmp	r4, #0
 800cef0:	da53      	bge.n	800cf9a <floor+0xe2>
 800cef2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800cef6:	4325      	orrs	r5, r4
 800cef8:	d052      	beq.n	800cfa0 <floor+0xe8>
 800cefa:	4c2d      	ldr	r4, [pc, #180]	; (800cfb0 <floor+0xf8>)
 800cefc:	2500      	movs	r5, #0
 800cefe:	4621      	mov	r1, r4
 800cf00:	4628      	mov	r0, r5
 800cf02:	e024      	b.n	800cf4e <floor+0x96>
 800cf04:	4f2b      	ldr	r7, [pc, #172]	; (800cfb4 <floor+0xfc>)
 800cf06:	4137      	asrs	r7, r6
 800cf08:	ea01 0307 	and.w	r3, r1, r7
 800cf0c:	4303      	orrs	r3, r0
 800cf0e:	d01e      	beq.n	800cf4e <floor+0x96>
 800cf10:	a325      	add	r3, pc, #148	; (adr r3, 800cfa8 <floor+0xf0>)
 800cf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf16:	f7f3 f9c9 	bl	80002ac <__adddf3>
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	f7f3 fe0b 	bl	8000b38 <__aeabi_dcmpgt>
 800cf22:	2800      	cmp	r0, #0
 800cf24:	d0eb      	beq.n	800cefe <floor+0x46>
 800cf26:	2c00      	cmp	r4, #0
 800cf28:	bfbe      	ittt	lt
 800cf2a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cf2e:	4133      	asrlt	r3, r6
 800cf30:	18e4      	addlt	r4, r4, r3
 800cf32:	ea24 0407 	bic.w	r4, r4, r7
 800cf36:	2500      	movs	r5, #0
 800cf38:	e7e1      	b.n	800cefe <floor+0x46>
 800cf3a:	2e33      	cmp	r6, #51	; 0x33
 800cf3c:	dd0b      	ble.n	800cf56 <floor+0x9e>
 800cf3e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cf42:	d104      	bne.n	800cf4e <floor+0x96>
 800cf44:	ee10 2a10 	vmov	r2, s0
 800cf48:	460b      	mov	r3, r1
 800cf4a:	f7f3 f9af 	bl	80002ac <__adddf3>
 800cf4e:	ec41 0b10 	vmov	d0, r0, r1
 800cf52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf56:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800cf5a:	f04f 37ff 	mov.w	r7, #4294967295
 800cf5e:	40df      	lsrs	r7, r3
 800cf60:	4238      	tst	r0, r7
 800cf62:	d0f4      	beq.n	800cf4e <floor+0x96>
 800cf64:	a310      	add	r3, pc, #64	; (adr r3, 800cfa8 <floor+0xf0>)
 800cf66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf6a:	f7f3 f99f 	bl	80002ac <__adddf3>
 800cf6e:	2200      	movs	r2, #0
 800cf70:	2300      	movs	r3, #0
 800cf72:	f7f3 fde1 	bl	8000b38 <__aeabi_dcmpgt>
 800cf76:	2800      	cmp	r0, #0
 800cf78:	d0c1      	beq.n	800cefe <floor+0x46>
 800cf7a:	2c00      	cmp	r4, #0
 800cf7c:	da0a      	bge.n	800cf94 <floor+0xdc>
 800cf7e:	2e14      	cmp	r6, #20
 800cf80:	d101      	bne.n	800cf86 <floor+0xce>
 800cf82:	3401      	adds	r4, #1
 800cf84:	e006      	b.n	800cf94 <floor+0xdc>
 800cf86:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	40b3      	lsls	r3, r6
 800cf8e:	441d      	add	r5, r3
 800cf90:	45a8      	cmp	r8, r5
 800cf92:	d8f6      	bhi.n	800cf82 <floor+0xca>
 800cf94:	ea25 0507 	bic.w	r5, r5, r7
 800cf98:	e7b1      	b.n	800cefe <floor+0x46>
 800cf9a:	2500      	movs	r5, #0
 800cf9c:	462c      	mov	r4, r5
 800cf9e:	e7ae      	b.n	800cefe <floor+0x46>
 800cfa0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cfa4:	e7ab      	b.n	800cefe <floor+0x46>
 800cfa6:	bf00      	nop
 800cfa8:	8800759c 	.word	0x8800759c
 800cfac:	7e37e43c 	.word	0x7e37e43c
 800cfb0:	bff00000 	.word	0xbff00000
 800cfb4:	000fffff 	.word	0x000fffff

0800cfb8 <roundf>:
 800cfb8:	ee10 0a10 	vmov	r0, s0
 800cfbc:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800cfc0:	3a7f      	subs	r2, #127	; 0x7f
 800cfc2:	2a16      	cmp	r2, #22
 800cfc4:	dc15      	bgt.n	800cff2 <roundf+0x3a>
 800cfc6:	2a00      	cmp	r2, #0
 800cfc8:	da08      	bge.n	800cfdc <roundf+0x24>
 800cfca:	3201      	adds	r2, #1
 800cfcc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800cfd0:	d101      	bne.n	800cfd6 <roundf+0x1e>
 800cfd2:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800cfd6:	ee00 3a10 	vmov	s0, r3
 800cfda:	4770      	bx	lr
 800cfdc:	4907      	ldr	r1, [pc, #28]	; (800cffc <roundf+0x44>)
 800cfde:	4111      	asrs	r1, r2
 800cfe0:	4208      	tst	r0, r1
 800cfe2:	d0fa      	beq.n	800cfda <roundf+0x22>
 800cfe4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800cfe8:	4113      	asrs	r3, r2
 800cfea:	4403      	add	r3, r0
 800cfec:	ea23 0301 	bic.w	r3, r3, r1
 800cff0:	e7f1      	b.n	800cfd6 <roundf+0x1e>
 800cff2:	2a80      	cmp	r2, #128	; 0x80
 800cff4:	d1f1      	bne.n	800cfda <roundf+0x22>
 800cff6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cffa:	4770      	bx	lr
 800cffc:	007fffff 	.word	0x007fffff

0800d000 <__kernel_cos>:
 800d000:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d004:	ec57 6b10 	vmov	r6, r7, d0
 800d008:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d00c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800d010:	ed8d 1b00 	vstr	d1, [sp]
 800d014:	da07      	bge.n	800d026 <__kernel_cos+0x26>
 800d016:	ee10 0a10 	vmov	r0, s0
 800d01a:	4639      	mov	r1, r7
 800d01c:	f7f3 fdac 	bl	8000b78 <__aeabi_d2iz>
 800d020:	2800      	cmp	r0, #0
 800d022:	f000 8088 	beq.w	800d136 <__kernel_cos+0x136>
 800d026:	4632      	mov	r2, r6
 800d028:	463b      	mov	r3, r7
 800d02a:	4630      	mov	r0, r6
 800d02c:	4639      	mov	r1, r7
 800d02e:	f7f3 faf3 	bl	8000618 <__aeabi_dmul>
 800d032:	4b51      	ldr	r3, [pc, #324]	; (800d178 <__kernel_cos+0x178>)
 800d034:	2200      	movs	r2, #0
 800d036:	4604      	mov	r4, r0
 800d038:	460d      	mov	r5, r1
 800d03a:	f7f3 faed 	bl	8000618 <__aeabi_dmul>
 800d03e:	a340      	add	r3, pc, #256	; (adr r3, 800d140 <__kernel_cos+0x140>)
 800d040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d044:	4682      	mov	sl, r0
 800d046:	468b      	mov	fp, r1
 800d048:	4620      	mov	r0, r4
 800d04a:	4629      	mov	r1, r5
 800d04c:	f7f3 fae4 	bl	8000618 <__aeabi_dmul>
 800d050:	a33d      	add	r3, pc, #244	; (adr r3, 800d148 <__kernel_cos+0x148>)
 800d052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d056:	f7f3 f929 	bl	80002ac <__adddf3>
 800d05a:	4622      	mov	r2, r4
 800d05c:	462b      	mov	r3, r5
 800d05e:	f7f3 fadb 	bl	8000618 <__aeabi_dmul>
 800d062:	a33b      	add	r3, pc, #236	; (adr r3, 800d150 <__kernel_cos+0x150>)
 800d064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d068:	f7f3 f91e 	bl	80002a8 <__aeabi_dsub>
 800d06c:	4622      	mov	r2, r4
 800d06e:	462b      	mov	r3, r5
 800d070:	f7f3 fad2 	bl	8000618 <__aeabi_dmul>
 800d074:	a338      	add	r3, pc, #224	; (adr r3, 800d158 <__kernel_cos+0x158>)
 800d076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07a:	f7f3 f917 	bl	80002ac <__adddf3>
 800d07e:	4622      	mov	r2, r4
 800d080:	462b      	mov	r3, r5
 800d082:	f7f3 fac9 	bl	8000618 <__aeabi_dmul>
 800d086:	a336      	add	r3, pc, #216	; (adr r3, 800d160 <__kernel_cos+0x160>)
 800d088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08c:	f7f3 f90c 	bl	80002a8 <__aeabi_dsub>
 800d090:	4622      	mov	r2, r4
 800d092:	462b      	mov	r3, r5
 800d094:	f7f3 fac0 	bl	8000618 <__aeabi_dmul>
 800d098:	a333      	add	r3, pc, #204	; (adr r3, 800d168 <__kernel_cos+0x168>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	f7f3 f905 	bl	80002ac <__adddf3>
 800d0a2:	4622      	mov	r2, r4
 800d0a4:	462b      	mov	r3, r5
 800d0a6:	f7f3 fab7 	bl	8000618 <__aeabi_dmul>
 800d0aa:	4622      	mov	r2, r4
 800d0ac:	462b      	mov	r3, r5
 800d0ae:	f7f3 fab3 	bl	8000618 <__aeabi_dmul>
 800d0b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0b6:	4604      	mov	r4, r0
 800d0b8:	460d      	mov	r5, r1
 800d0ba:	4630      	mov	r0, r6
 800d0bc:	4639      	mov	r1, r7
 800d0be:	f7f3 faab 	bl	8000618 <__aeabi_dmul>
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	4602      	mov	r2, r0
 800d0c6:	4629      	mov	r1, r5
 800d0c8:	4620      	mov	r0, r4
 800d0ca:	f7f3 f8ed 	bl	80002a8 <__aeabi_dsub>
 800d0ce:	4b2b      	ldr	r3, [pc, #172]	; (800d17c <__kernel_cos+0x17c>)
 800d0d0:	4598      	cmp	r8, r3
 800d0d2:	4606      	mov	r6, r0
 800d0d4:	460f      	mov	r7, r1
 800d0d6:	dc10      	bgt.n	800d0fa <__kernel_cos+0xfa>
 800d0d8:	4602      	mov	r2, r0
 800d0da:	460b      	mov	r3, r1
 800d0dc:	4650      	mov	r0, sl
 800d0de:	4659      	mov	r1, fp
 800d0e0:	f7f3 f8e2 	bl	80002a8 <__aeabi_dsub>
 800d0e4:	460b      	mov	r3, r1
 800d0e6:	4926      	ldr	r1, [pc, #152]	; (800d180 <__kernel_cos+0x180>)
 800d0e8:	4602      	mov	r2, r0
 800d0ea:	2000      	movs	r0, #0
 800d0ec:	f7f3 f8dc 	bl	80002a8 <__aeabi_dsub>
 800d0f0:	ec41 0b10 	vmov	d0, r0, r1
 800d0f4:	b003      	add	sp, #12
 800d0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0fa:	4b22      	ldr	r3, [pc, #136]	; (800d184 <__kernel_cos+0x184>)
 800d0fc:	4920      	ldr	r1, [pc, #128]	; (800d180 <__kernel_cos+0x180>)
 800d0fe:	4598      	cmp	r8, r3
 800d100:	bfcc      	ite	gt
 800d102:	4d21      	ldrgt	r5, [pc, #132]	; (800d188 <__kernel_cos+0x188>)
 800d104:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800d108:	2400      	movs	r4, #0
 800d10a:	4622      	mov	r2, r4
 800d10c:	462b      	mov	r3, r5
 800d10e:	2000      	movs	r0, #0
 800d110:	f7f3 f8ca 	bl	80002a8 <__aeabi_dsub>
 800d114:	4622      	mov	r2, r4
 800d116:	4680      	mov	r8, r0
 800d118:	4689      	mov	r9, r1
 800d11a:	462b      	mov	r3, r5
 800d11c:	4650      	mov	r0, sl
 800d11e:	4659      	mov	r1, fp
 800d120:	f7f3 f8c2 	bl	80002a8 <__aeabi_dsub>
 800d124:	4632      	mov	r2, r6
 800d126:	463b      	mov	r3, r7
 800d128:	f7f3 f8be 	bl	80002a8 <__aeabi_dsub>
 800d12c:	4602      	mov	r2, r0
 800d12e:	460b      	mov	r3, r1
 800d130:	4640      	mov	r0, r8
 800d132:	4649      	mov	r1, r9
 800d134:	e7da      	b.n	800d0ec <__kernel_cos+0xec>
 800d136:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d170 <__kernel_cos+0x170>
 800d13a:	e7db      	b.n	800d0f4 <__kernel_cos+0xf4>
 800d13c:	f3af 8000 	nop.w
 800d140:	be8838d4 	.word	0xbe8838d4
 800d144:	bda8fae9 	.word	0xbda8fae9
 800d148:	bdb4b1c4 	.word	0xbdb4b1c4
 800d14c:	3e21ee9e 	.word	0x3e21ee9e
 800d150:	809c52ad 	.word	0x809c52ad
 800d154:	3e927e4f 	.word	0x3e927e4f
 800d158:	19cb1590 	.word	0x19cb1590
 800d15c:	3efa01a0 	.word	0x3efa01a0
 800d160:	16c15177 	.word	0x16c15177
 800d164:	3f56c16c 	.word	0x3f56c16c
 800d168:	5555554c 	.word	0x5555554c
 800d16c:	3fa55555 	.word	0x3fa55555
 800d170:	00000000 	.word	0x00000000
 800d174:	3ff00000 	.word	0x3ff00000
 800d178:	3fe00000 	.word	0x3fe00000
 800d17c:	3fd33332 	.word	0x3fd33332
 800d180:	3ff00000 	.word	0x3ff00000
 800d184:	3fe90000 	.word	0x3fe90000
 800d188:	3fd20000 	.word	0x3fd20000
 800d18c:	00000000 	.word	0x00000000

0800d190 <__kernel_sin>:
 800d190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d194:	ed2d 8b04 	vpush	{d8-d9}
 800d198:	eeb0 8a41 	vmov.f32	s16, s2
 800d19c:	eef0 8a61 	vmov.f32	s17, s3
 800d1a0:	ec55 4b10 	vmov	r4, r5, d0
 800d1a4:	b083      	sub	sp, #12
 800d1a6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d1aa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d1ae:	9001      	str	r0, [sp, #4]
 800d1b0:	da06      	bge.n	800d1c0 <__kernel_sin+0x30>
 800d1b2:	ee10 0a10 	vmov	r0, s0
 800d1b6:	4629      	mov	r1, r5
 800d1b8:	f7f3 fcde 	bl	8000b78 <__aeabi_d2iz>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	d051      	beq.n	800d264 <__kernel_sin+0xd4>
 800d1c0:	4622      	mov	r2, r4
 800d1c2:	462b      	mov	r3, r5
 800d1c4:	4620      	mov	r0, r4
 800d1c6:	4629      	mov	r1, r5
 800d1c8:	f7f3 fa26 	bl	8000618 <__aeabi_dmul>
 800d1cc:	4682      	mov	sl, r0
 800d1ce:	468b      	mov	fp, r1
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	460b      	mov	r3, r1
 800d1d4:	4620      	mov	r0, r4
 800d1d6:	4629      	mov	r1, r5
 800d1d8:	f7f3 fa1e 	bl	8000618 <__aeabi_dmul>
 800d1dc:	a341      	add	r3, pc, #260	; (adr r3, 800d2e4 <__kernel_sin+0x154>)
 800d1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e2:	4680      	mov	r8, r0
 800d1e4:	4689      	mov	r9, r1
 800d1e6:	4650      	mov	r0, sl
 800d1e8:	4659      	mov	r1, fp
 800d1ea:	f7f3 fa15 	bl	8000618 <__aeabi_dmul>
 800d1ee:	a33f      	add	r3, pc, #252	; (adr r3, 800d2ec <__kernel_sin+0x15c>)
 800d1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f4:	f7f3 f858 	bl	80002a8 <__aeabi_dsub>
 800d1f8:	4652      	mov	r2, sl
 800d1fa:	465b      	mov	r3, fp
 800d1fc:	f7f3 fa0c 	bl	8000618 <__aeabi_dmul>
 800d200:	a33c      	add	r3, pc, #240	; (adr r3, 800d2f4 <__kernel_sin+0x164>)
 800d202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d206:	f7f3 f851 	bl	80002ac <__adddf3>
 800d20a:	4652      	mov	r2, sl
 800d20c:	465b      	mov	r3, fp
 800d20e:	f7f3 fa03 	bl	8000618 <__aeabi_dmul>
 800d212:	a33a      	add	r3, pc, #232	; (adr r3, 800d2fc <__kernel_sin+0x16c>)
 800d214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d218:	f7f3 f846 	bl	80002a8 <__aeabi_dsub>
 800d21c:	4652      	mov	r2, sl
 800d21e:	465b      	mov	r3, fp
 800d220:	f7f3 f9fa 	bl	8000618 <__aeabi_dmul>
 800d224:	a337      	add	r3, pc, #220	; (adr r3, 800d304 <__kernel_sin+0x174>)
 800d226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22a:	f7f3 f83f 	bl	80002ac <__adddf3>
 800d22e:	9b01      	ldr	r3, [sp, #4]
 800d230:	4606      	mov	r6, r0
 800d232:	460f      	mov	r7, r1
 800d234:	b9eb      	cbnz	r3, 800d272 <__kernel_sin+0xe2>
 800d236:	4602      	mov	r2, r0
 800d238:	460b      	mov	r3, r1
 800d23a:	4650      	mov	r0, sl
 800d23c:	4659      	mov	r1, fp
 800d23e:	f7f3 f9eb 	bl	8000618 <__aeabi_dmul>
 800d242:	a325      	add	r3, pc, #148	; (adr r3, 800d2d8 <__kernel_sin+0x148>)
 800d244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d248:	f7f3 f82e 	bl	80002a8 <__aeabi_dsub>
 800d24c:	4642      	mov	r2, r8
 800d24e:	464b      	mov	r3, r9
 800d250:	f7f3 f9e2 	bl	8000618 <__aeabi_dmul>
 800d254:	4602      	mov	r2, r0
 800d256:	460b      	mov	r3, r1
 800d258:	4620      	mov	r0, r4
 800d25a:	4629      	mov	r1, r5
 800d25c:	f7f3 f826 	bl	80002ac <__adddf3>
 800d260:	4604      	mov	r4, r0
 800d262:	460d      	mov	r5, r1
 800d264:	ec45 4b10 	vmov	d0, r4, r5
 800d268:	b003      	add	sp, #12
 800d26a:	ecbd 8b04 	vpop	{d8-d9}
 800d26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d272:	4b1b      	ldr	r3, [pc, #108]	; (800d2e0 <__kernel_sin+0x150>)
 800d274:	ec51 0b18 	vmov	r0, r1, d8
 800d278:	2200      	movs	r2, #0
 800d27a:	f7f3 f9cd 	bl	8000618 <__aeabi_dmul>
 800d27e:	4632      	mov	r2, r6
 800d280:	ec41 0b19 	vmov	d9, r0, r1
 800d284:	463b      	mov	r3, r7
 800d286:	4640      	mov	r0, r8
 800d288:	4649      	mov	r1, r9
 800d28a:	f7f3 f9c5 	bl	8000618 <__aeabi_dmul>
 800d28e:	4602      	mov	r2, r0
 800d290:	460b      	mov	r3, r1
 800d292:	ec51 0b19 	vmov	r0, r1, d9
 800d296:	f7f3 f807 	bl	80002a8 <__aeabi_dsub>
 800d29a:	4652      	mov	r2, sl
 800d29c:	465b      	mov	r3, fp
 800d29e:	f7f3 f9bb 	bl	8000618 <__aeabi_dmul>
 800d2a2:	ec53 2b18 	vmov	r2, r3, d8
 800d2a6:	f7f2 ffff 	bl	80002a8 <__aeabi_dsub>
 800d2aa:	a30b      	add	r3, pc, #44	; (adr r3, 800d2d8 <__kernel_sin+0x148>)
 800d2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b0:	4606      	mov	r6, r0
 800d2b2:	460f      	mov	r7, r1
 800d2b4:	4640      	mov	r0, r8
 800d2b6:	4649      	mov	r1, r9
 800d2b8:	f7f3 f9ae 	bl	8000618 <__aeabi_dmul>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	460b      	mov	r3, r1
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	4639      	mov	r1, r7
 800d2c4:	f7f2 fff2 	bl	80002ac <__adddf3>
 800d2c8:	4602      	mov	r2, r0
 800d2ca:	460b      	mov	r3, r1
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	4629      	mov	r1, r5
 800d2d0:	f7f2 ffea 	bl	80002a8 <__aeabi_dsub>
 800d2d4:	e7c4      	b.n	800d260 <__kernel_sin+0xd0>
 800d2d6:	bf00      	nop
 800d2d8:	55555549 	.word	0x55555549
 800d2dc:	3fc55555 	.word	0x3fc55555
 800d2e0:	3fe00000 	.word	0x3fe00000
 800d2e4:	5acfd57c 	.word	0x5acfd57c
 800d2e8:	3de5d93a 	.word	0x3de5d93a
 800d2ec:	8a2b9ceb 	.word	0x8a2b9ceb
 800d2f0:	3e5ae5e6 	.word	0x3e5ae5e6
 800d2f4:	57b1fe7d 	.word	0x57b1fe7d
 800d2f8:	3ec71de3 	.word	0x3ec71de3
 800d2fc:	19c161d5 	.word	0x19c161d5
 800d300:	3f2a01a0 	.word	0x3f2a01a0
 800d304:	1110f8a6 	.word	0x1110f8a6
 800d308:	3f811111 	.word	0x3f811111
 800d30c:	00000000 	.word	0x00000000

0800d310 <__ieee754_atan2>:
 800d310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d314:	ec57 6b11 	vmov	r6, r7, d1
 800d318:	4273      	negs	r3, r6
 800d31a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800d498 <__ieee754_atan2+0x188>
 800d31e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800d322:	4333      	orrs	r3, r6
 800d324:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d328:	4543      	cmp	r3, r8
 800d32a:	ec51 0b10 	vmov	r0, r1, d0
 800d32e:	ee11 5a10 	vmov	r5, s2
 800d332:	d80a      	bhi.n	800d34a <__ieee754_atan2+0x3a>
 800d334:	4244      	negs	r4, r0
 800d336:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d33a:	4304      	orrs	r4, r0
 800d33c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d340:	4544      	cmp	r4, r8
 800d342:	ee10 9a10 	vmov	r9, s0
 800d346:	468e      	mov	lr, r1
 800d348:	d907      	bls.n	800d35a <__ieee754_atan2+0x4a>
 800d34a:	4632      	mov	r2, r6
 800d34c:	463b      	mov	r3, r7
 800d34e:	f7f2 ffad 	bl	80002ac <__adddf3>
 800d352:	ec41 0b10 	vmov	d0, r0, r1
 800d356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d35a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800d35e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d362:	4334      	orrs	r4, r6
 800d364:	d103      	bne.n	800d36e <__ieee754_atan2+0x5e>
 800d366:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d36a:	f000 baa1 	b.w	800d8b0 <atan>
 800d36e:	17bc      	asrs	r4, r7, #30
 800d370:	f004 0402 	and.w	r4, r4, #2
 800d374:	ea53 0909 	orrs.w	r9, r3, r9
 800d378:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d37c:	d107      	bne.n	800d38e <__ieee754_atan2+0x7e>
 800d37e:	2c02      	cmp	r4, #2
 800d380:	d05f      	beq.n	800d442 <__ieee754_atan2+0x132>
 800d382:	2c03      	cmp	r4, #3
 800d384:	d1e5      	bne.n	800d352 <__ieee754_atan2+0x42>
 800d386:	a140      	add	r1, pc, #256	; (adr r1, 800d488 <__ieee754_atan2+0x178>)
 800d388:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d38c:	e7e1      	b.n	800d352 <__ieee754_atan2+0x42>
 800d38e:	4315      	orrs	r5, r2
 800d390:	d106      	bne.n	800d3a0 <__ieee754_atan2+0x90>
 800d392:	f1be 0f00 	cmp.w	lr, #0
 800d396:	da5f      	bge.n	800d458 <__ieee754_atan2+0x148>
 800d398:	a13d      	add	r1, pc, #244	; (adr r1, 800d490 <__ieee754_atan2+0x180>)
 800d39a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d39e:	e7d8      	b.n	800d352 <__ieee754_atan2+0x42>
 800d3a0:	4542      	cmp	r2, r8
 800d3a2:	d10f      	bne.n	800d3c4 <__ieee754_atan2+0xb4>
 800d3a4:	4293      	cmp	r3, r2
 800d3a6:	f104 34ff 	add.w	r4, r4, #4294967295
 800d3aa:	d107      	bne.n	800d3bc <__ieee754_atan2+0xac>
 800d3ac:	2c02      	cmp	r4, #2
 800d3ae:	d84c      	bhi.n	800d44a <__ieee754_atan2+0x13a>
 800d3b0:	4b33      	ldr	r3, [pc, #204]	; (800d480 <__ieee754_atan2+0x170>)
 800d3b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d3b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d3ba:	e7ca      	b.n	800d352 <__ieee754_atan2+0x42>
 800d3bc:	2c02      	cmp	r4, #2
 800d3be:	d848      	bhi.n	800d452 <__ieee754_atan2+0x142>
 800d3c0:	4b30      	ldr	r3, [pc, #192]	; (800d484 <__ieee754_atan2+0x174>)
 800d3c2:	e7f6      	b.n	800d3b2 <__ieee754_atan2+0xa2>
 800d3c4:	4543      	cmp	r3, r8
 800d3c6:	d0e4      	beq.n	800d392 <__ieee754_atan2+0x82>
 800d3c8:	1a9b      	subs	r3, r3, r2
 800d3ca:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800d3ce:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d3d2:	da1e      	bge.n	800d412 <__ieee754_atan2+0x102>
 800d3d4:	2f00      	cmp	r7, #0
 800d3d6:	da01      	bge.n	800d3dc <__ieee754_atan2+0xcc>
 800d3d8:	323c      	adds	r2, #60	; 0x3c
 800d3da:	db1e      	blt.n	800d41a <__ieee754_atan2+0x10a>
 800d3dc:	4632      	mov	r2, r6
 800d3de:	463b      	mov	r3, r7
 800d3e0:	f7f3 fa44 	bl	800086c <__aeabi_ddiv>
 800d3e4:	ec41 0b10 	vmov	d0, r0, r1
 800d3e8:	f000 fc02 	bl	800dbf0 <fabs>
 800d3ec:	f000 fa60 	bl	800d8b0 <atan>
 800d3f0:	ec51 0b10 	vmov	r0, r1, d0
 800d3f4:	2c01      	cmp	r4, #1
 800d3f6:	d013      	beq.n	800d420 <__ieee754_atan2+0x110>
 800d3f8:	2c02      	cmp	r4, #2
 800d3fa:	d015      	beq.n	800d428 <__ieee754_atan2+0x118>
 800d3fc:	2c00      	cmp	r4, #0
 800d3fe:	d0a8      	beq.n	800d352 <__ieee754_atan2+0x42>
 800d400:	a317      	add	r3, pc, #92	; (adr r3, 800d460 <__ieee754_atan2+0x150>)
 800d402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d406:	f7f2 ff4f 	bl	80002a8 <__aeabi_dsub>
 800d40a:	a317      	add	r3, pc, #92	; (adr r3, 800d468 <__ieee754_atan2+0x158>)
 800d40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d410:	e014      	b.n	800d43c <__ieee754_atan2+0x12c>
 800d412:	a117      	add	r1, pc, #92	; (adr r1, 800d470 <__ieee754_atan2+0x160>)
 800d414:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d418:	e7ec      	b.n	800d3f4 <__ieee754_atan2+0xe4>
 800d41a:	2000      	movs	r0, #0
 800d41c:	2100      	movs	r1, #0
 800d41e:	e7e9      	b.n	800d3f4 <__ieee754_atan2+0xe4>
 800d420:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d424:	4619      	mov	r1, r3
 800d426:	e794      	b.n	800d352 <__ieee754_atan2+0x42>
 800d428:	a30d      	add	r3, pc, #52	; (adr r3, 800d460 <__ieee754_atan2+0x150>)
 800d42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42e:	f7f2 ff3b 	bl	80002a8 <__aeabi_dsub>
 800d432:	4602      	mov	r2, r0
 800d434:	460b      	mov	r3, r1
 800d436:	a10c      	add	r1, pc, #48	; (adr r1, 800d468 <__ieee754_atan2+0x158>)
 800d438:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d43c:	f7f2 ff34 	bl	80002a8 <__aeabi_dsub>
 800d440:	e787      	b.n	800d352 <__ieee754_atan2+0x42>
 800d442:	a109      	add	r1, pc, #36	; (adr r1, 800d468 <__ieee754_atan2+0x158>)
 800d444:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d448:	e783      	b.n	800d352 <__ieee754_atan2+0x42>
 800d44a:	a10b      	add	r1, pc, #44	; (adr r1, 800d478 <__ieee754_atan2+0x168>)
 800d44c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d450:	e77f      	b.n	800d352 <__ieee754_atan2+0x42>
 800d452:	2000      	movs	r0, #0
 800d454:	2100      	movs	r1, #0
 800d456:	e77c      	b.n	800d352 <__ieee754_atan2+0x42>
 800d458:	a105      	add	r1, pc, #20	; (adr r1, 800d470 <__ieee754_atan2+0x160>)
 800d45a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d45e:	e778      	b.n	800d352 <__ieee754_atan2+0x42>
 800d460:	33145c07 	.word	0x33145c07
 800d464:	3ca1a626 	.word	0x3ca1a626
 800d468:	54442d18 	.word	0x54442d18
 800d46c:	400921fb 	.word	0x400921fb
 800d470:	54442d18 	.word	0x54442d18
 800d474:	3ff921fb 	.word	0x3ff921fb
 800d478:	54442d18 	.word	0x54442d18
 800d47c:	3fe921fb 	.word	0x3fe921fb
 800d480:	0800fdd8 	.word	0x0800fdd8
 800d484:	0800fdf0 	.word	0x0800fdf0
 800d488:	54442d18 	.word	0x54442d18
 800d48c:	c00921fb 	.word	0xc00921fb
 800d490:	54442d18 	.word	0x54442d18
 800d494:	bff921fb 	.word	0xbff921fb
 800d498:	7ff00000 	.word	0x7ff00000
 800d49c:	00000000 	.word	0x00000000

0800d4a0 <__ieee754_rem_pio2>:
 800d4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4a4:	ed2d 8b02 	vpush	{d8}
 800d4a8:	ec55 4b10 	vmov	r4, r5, d0
 800d4ac:	4bca      	ldr	r3, [pc, #808]	; (800d7d8 <__ieee754_rem_pio2+0x338>)
 800d4ae:	b08b      	sub	sp, #44	; 0x2c
 800d4b0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d4b4:	4598      	cmp	r8, r3
 800d4b6:	4682      	mov	sl, r0
 800d4b8:	9502      	str	r5, [sp, #8]
 800d4ba:	dc08      	bgt.n	800d4ce <__ieee754_rem_pio2+0x2e>
 800d4bc:	2200      	movs	r2, #0
 800d4be:	2300      	movs	r3, #0
 800d4c0:	ed80 0b00 	vstr	d0, [r0]
 800d4c4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d4c8:	f04f 0b00 	mov.w	fp, #0
 800d4cc:	e028      	b.n	800d520 <__ieee754_rem_pio2+0x80>
 800d4ce:	4bc3      	ldr	r3, [pc, #780]	; (800d7dc <__ieee754_rem_pio2+0x33c>)
 800d4d0:	4598      	cmp	r8, r3
 800d4d2:	dc78      	bgt.n	800d5c6 <__ieee754_rem_pio2+0x126>
 800d4d4:	9b02      	ldr	r3, [sp, #8]
 800d4d6:	4ec2      	ldr	r6, [pc, #776]	; (800d7e0 <__ieee754_rem_pio2+0x340>)
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	ee10 0a10 	vmov	r0, s0
 800d4de:	a3b0      	add	r3, pc, #704	; (adr r3, 800d7a0 <__ieee754_rem_pio2+0x300>)
 800d4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4e4:	4629      	mov	r1, r5
 800d4e6:	dd39      	ble.n	800d55c <__ieee754_rem_pio2+0xbc>
 800d4e8:	f7f2 fede 	bl	80002a8 <__aeabi_dsub>
 800d4ec:	45b0      	cmp	r8, r6
 800d4ee:	4604      	mov	r4, r0
 800d4f0:	460d      	mov	r5, r1
 800d4f2:	d01b      	beq.n	800d52c <__ieee754_rem_pio2+0x8c>
 800d4f4:	a3ac      	add	r3, pc, #688	; (adr r3, 800d7a8 <__ieee754_rem_pio2+0x308>)
 800d4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4fa:	f7f2 fed5 	bl	80002a8 <__aeabi_dsub>
 800d4fe:	4602      	mov	r2, r0
 800d500:	460b      	mov	r3, r1
 800d502:	e9ca 2300 	strd	r2, r3, [sl]
 800d506:	4620      	mov	r0, r4
 800d508:	4629      	mov	r1, r5
 800d50a:	f7f2 fecd 	bl	80002a8 <__aeabi_dsub>
 800d50e:	a3a6      	add	r3, pc, #664	; (adr r3, 800d7a8 <__ieee754_rem_pio2+0x308>)
 800d510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d514:	f7f2 fec8 	bl	80002a8 <__aeabi_dsub>
 800d518:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d51c:	f04f 0b01 	mov.w	fp, #1
 800d520:	4658      	mov	r0, fp
 800d522:	b00b      	add	sp, #44	; 0x2c
 800d524:	ecbd 8b02 	vpop	{d8}
 800d528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d52c:	a3a0      	add	r3, pc, #640	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x310>)
 800d52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d532:	f7f2 feb9 	bl	80002a8 <__aeabi_dsub>
 800d536:	a3a0      	add	r3, pc, #640	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x318>)
 800d538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d53c:	4604      	mov	r4, r0
 800d53e:	460d      	mov	r5, r1
 800d540:	f7f2 feb2 	bl	80002a8 <__aeabi_dsub>
 800d544:	4602      	mov	r2, r0
 800d546:	460b      	mov	r3, r1
 800d548:	e9ca 2300 	strd	r2, r3, [sl]
 800d54c:	4620      	mov	r0, r4
 800d54e:	4629      	mov	r1, r5
 800d550:	f7f2 feaa 	bl	80002a8 <__aeabi_dsub>
 800d554:	a398      	add	r3, pc, #608	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x318>)
 800d556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d55a:	e7db      	b.n	800d514 <__ieee754_rem_pio2+0x74>
 800d55c:	f7f2 fea6 	bl	80002ac <__adddf3>
 800d560:	45b0      	cmp	r8, r6
 800d562:	4604      	mov	r4, r0
 800d564:	460d      	mov	r5, r1
 800d566:	d016      	beq.n	800d596 <__ieee754_rem_pio2+0xf6>
 800d568:	a38f      	add	r3, pc, #572	; (adr r3, 800d7a8 <__ieee754_rem_pio2+0x308>)
 800d56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d56e:	f7f2 fe9d 	bl	80002ac <__adddf3>
 800d572:	4602      	mov	r2, r0
 800d574:	460b      	mov	r3, r1
 800d576:	e9ca 2300 	strd	r2, r3, [sl]
 800d57a:	4620      	mov	r0, r4
 800d57c:	4629      	mov	r1, r5
 800d57e:	f7f2 fe93 	bl	80002a8 <__aeabi_dsub>
 800d582:	a389      	add	r3, pc, #548	; (adr r3, 800d7a8 <__ieee754_rem_pio2+0x308>)
 800d584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d588:	f7f2 fe90 	bl	80002ac <__adddf3>
 800d58c:	f04f 3bff 	mov.w	fp, #4294967295
 800d590:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d594:	e7c4      	b.n	800d520 <__ieee754_rem_pio2+0x80>
 800d596:	a386      	add	r3, pc, #536	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x310>)
 800d598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59c:	f7f2 fe86 	bl	80002ac <__adddf3>
 800d5a0:	a385      	add	r3, pc, #532	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x318>)
 800d5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a6:	4604      	mov	r4, r0
 800d5a8:	460d      	mov	r5, r1
 800d5aa:	f7f2 fe7f 	bl	80002ac <__adddf3>
 800d5ae:	4602      	mov	r2, r0
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	e9ca 2300 	strd	r2, r3, [sl]
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	4629      	mov	r1, r5
 800d5ba:	f7f2 fe75 	bl	80002a8 <__aeabi_dsub>
 800d5be:	a37e      	add	r3, pc, #504	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x318>)
 800d5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c4:	e7e0      	b.n	800d588 <__ieee754_rem_pio2+0xe8>
 800d5c6:	4b87      	ldr	r3, [pc, #540]	; (800d7e4 <__ieee754_rem_pio2+0x344>)
 800d5c8:	4598      	cmp	r8, r3
 800d5ca:	f300 80d8 	bgt.w	800d77e <__ieee754_rem_pio2+0x2de>
 800d5ce:	f000 fb0f 	bl	800dbf0 <fabs>
 800d5d2:	ec55 4b10 	vmov	r4, r5, d0
 800d5d6:	ee10 0a10 	vmov	r0, s0
 800d5da:	a379      	add	r3, pc, #484	; (adr r3, 800d7c0 <__ieee754_rem_pio2+0x320>)
 800d5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e0:	4629      	mov	r1, r5
 800d5e2:	f7f3 f819 	bl	8000618 <__aeabi_dmul>
 800d5e6:	4b80      	ldr	r3, [pc, #512]	; (800d7e8 <__ieee754_rem_pio2+0x348>)
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	f7f2 fe5f 	bl	80002ac <__adddf3>
 800d5ee:	f7f3 fac3 	bl	8000b78 <__aeabi_d2iz>
 800d5f2:	4683      	mov	fp, r0
 800d5f4:	f7f2 ffa6 	bl	8000544 <__aeabi_i2d>
 800d5f8:	4602      	mov	r2, r0
 800d5fa:	460b      	mov	r3, r1
 800d5fc:	ec43 2b18 	vmov	d8, r2, r3
 800d600:	a367      	add	r3, pc, #412	; (adr r3, 800d7a0 <__ieee754_rem_pio2+0x300>)
 800d602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d606:	f7f3 f807 	bl	8000618 <__aeabi_dmul>
 800d60a:	4602      	mov	r2, r0
 800d60c:	460b      	mov	r3, r1
 800d60e:	4620      	mov	r0, r4
 800d610:	4629      	mov	r1, r5
 800d612:	f7f2 fe49 	bl	80002a8 <__aeabi_dsub>
 800d616:	a364      	add	r3, pc, #400	; (adr r3, 800d7a8 <__ieee754_rem_pio2+0x308>)
 800d618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d61c:	4606      	mov	r6, r0
 800d61e:	460f      	mov	r7, r1
 800d620:	ec51 0b18 	vmov	r0, r1, d8
 800d624:	f7f2 fff8 	bl	8000618 <__aeabi_dmul>
 800d628:	f1bb 0f1f 	cmp.w	fp, #31
 800d62c:	4604      	mov	r4, r0
 800d62e:	460d      	mov	r5, r1
 800d630:	dc0d      	bgt.n	800d64e <__ieee754_rem_pio2+0x1ae>
 800d632:	4b6e      	ldr	r3, [pc, #440]	; (800d7ec <__ieee754_rem_pio2+0x34c>)
 800d634:	f10b 32ff 	add.w	r2, fp, #4294967295
 800d638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d63c:	4543      	cmp	r3, r8
 800d63e:	d006      	beq.n	800d64e <__ieee754_rem_pio2+0x1ae>
 800d640:	4622      	mov	r2, r4
 800d642:	462b      	mov	r3, r5
 800d644:	4630      	mov	r0, r6
 800d646:	4639      	mov	r1, r7
 800d648:	f7f2 fe2e 	bl	80002a8 <__aeabi_dsub>
 800d64c:	e00e      	b.n	800d66c <__ieee754_rem_pio2+0x1cc>
 800d64e:	462b      	mov	r3, r5
 800d650:	4622      	mov	r2, r4
 800d652:	4630      	mov	r0, r6
 800d654:	4639      	mov	r1, r7
 800d656:	f7f2 fe27 	bl	80002a8 <__aeabi_dsub>
 800d65a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d65e:	9303      	str	r3, [sp, #12]
 800d660:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d664:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d668:	2b10      	cmp	r3, #16
 800d66a:	dc02      	bgt.n	800d672 <__ieee754_rem_pio2+0x1d2>
 800d66c:	e9ca 0100 	strd	r0, r1, [sl]
 800d670:	e039      	b.n	800d6e6 <__ieee754_rem_pio2+0x246>
 800d672:	a34f      	add	r3, pc, #316	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x310>)
 800d674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d678:	ec51 0b18 	vmov	r0, r1, d8
 800d67c:	f7f2 ffcc 	bl	8000618 <__aeabi_dmul>
 800d680:	4604      	mov	r4, r0
 800d682:	460d      	mov	r5, r1
 800d684:	4602      	mov	r2, r0
 800d686:	460b      	mov	r3, r1
 800d688:	4630      	mov	r0, r6
 800d68a:	4639      	mov	r1, r7
 800d68c:	f7f2 fe0c 	bl	80002a8 <__aeabi_dsub>
 800d690:	4602      	mov	r2, r0
 800d692:	460b      	mov	r3, r1
 800d694:	4680      	mov	r8, r0
 800d696:	4689      	mov	r9, r1
 800d698:	4630      	mov	r0, r6
 800d69a:	4639      	mov	r1, r7
 800d69c:	f7f2 fe04 	bl	80002a8 <__aeabi_dsub>
 800d6a0:	4622      	mov	r2, r4
 800d6a2:	462b      	mov	r3, r5
 800d6a4:	f7f2 fe00 	bl	80002a8 <__aeabi_dsub>
 800d6a8:	a343      	add	r3, pc, #268	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x318>)
 800d6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ae:	4604      	mov	r4, r0
 800d6b0:	460d      	mov	r5, r1
 800d6b2:	ec51 0b18 	vmov	r0, r1, d8
 800d6b6:	f7f2 ffaf 	bl	8000618 <__aeabi_dmul>
 800d6ba:	4622      	mov	r2, r4
 800d6bc:	462b      	mov	r3, r5
 800d6be:	f7f2 fdf3 	bl	80002a8 <__aeabi_dsub>
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	460b      	mov	r3, r1
 800d6c6:	4604      	mov	r4, r0
 800d6c8:	460d      	mov	r5, r1
 800d6ca:	4640      	mov	r0, r8
 800d6cc:	4649      	mov	r1, r9
 800d6ce:	f7f2 fdeb 	bl	80002a8 <__aeabi_dsub>
 800d6d2:	9a03      	ldr	r2, [sp, #12]
 800d6d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d6d8:	1ad3      	subs	r3, r2, r3
 800d6da:	2b31      	cmp	r3, #49	; 0x31
 800d6dc:	dc24      	bgt.n	800d728 <__ieee754_rem_pio2+0x288>
 800d6de:	e9ca 0100 	strd	r0, r1, [sl]
 800d6e2:	4646      	mov	r6, r8
 800d6e4:	464f      	mov	r7, r9
 800d6e6:	e9da 8900 	ldrd	r8, r9, [sl]
 800d6ea:	4630      	mov	r0, r6
 800d6ec:	4642      	mov	r2, r8
 800d6ee:	464b      	mov	r3, r9
 800d6f0:	4639      	mov	r1, r7
 800d6f2:	f7f2 fdd9 	bl	80002a8 <__aeabi_dsub>
 800d6f6:	462b      	mov	r3, r5
 800d6f8:	4622      	mov	r2, r4
 800d6fa:	f7f2 fdd5 	bl	80002a8 <__aeabi_dsub>
 800d6fe:	9b02      	ldr	r3, [sp, #8]
 800d700:	2b00      	cmp	r3, #0
 800d702:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d706:	f6bf af0b 	bge.w	800d520 <__ieee754_rem_pio2+0x80>
 800d70a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d70e:	f8ca 3004 	str.w	r3, [sl, #4]
 800d712:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d716:	f8ca 8000 	str.w	r8, [sl]
 800d71a:	f8ca 0008 	str.w	r0, [sl, #8]
 800d71e:	f8ca 300c 	str.w	r3, [sl, #12]
 800d722:	f1cb 0b00 	rsb	fp, fp, #0
 800d726:	e6fb      	b.n	800d520 <__ieee754_rem_pio2+0x80>
 800d728:	a327      	add	r3, pc, #156	; (adr r3, 800d7c8 <__ieee754_rem_pio2+0x328>)
 800d72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d72e:	ec51 0b18 	vmov	r0, r1, d8
 800d732:	f7f2 ff71 	bl	8000618 <__aeabi_dmul>
 800d736:	4604      	mov	r4, r0
 800d738:	460d      	mov	r5, r1
 800d73a:	4602      	mov	r2, r0
 800d73c:	460b      	mov	r3, r1
 800d73e:	4640      	mov	r0, r8
 800d740:	4649      	mov	r1, r9
 800d742:	f7f2 fdb1 	bl	80002a8 <__aeabi_dsub>
 800d746:	4602      	mov	r2, r0
 800d748:	460b      	mov	r3, r1
 800d74a:	4606      	mov	r6, r0
 800d74c:	460f      	mov	r7, r1
 800d74e:	4640      	mov	r0, r8
 800d750:	4649      	mov	r1, r9
 800d752:	f7f2 fda9 	bl	80002a8 <__aeabi_dsub>
 800d756:	4622      	mov	r2, r4
 800d758:	462b      	mov	r3, r5
 800d75a:	f7f2 fda5 	bl	80002a8 <__aeabi_dsub>
 800d75e:	a31c      	add	r3, pc, #112	; (adr r3, 800d7d0 <__ieee754_rem_pio2+0x330>)
 800d760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d764:	4604      	mov	r4, r0
 800d766:	460d      	mov	r5, r1
 800d768:	ec51 0b18 	vmov	r0, r1, d8
 800d76c:	f7f2 ff54 	bl	8000618 <__aeabi_dmul>
 800d770:	4622      	mov	r2, r4
 800d772:	462b      	mov	r3, r5
 800d774:	f7f2 fd98 	bl	80002a8 <__aeabi_dsub>
 800d778:	4604      	mov	r4, r0
 800d77a:	460d      	mov	r5, r1
 800d77c:	e760      	b.n	800d640 <__ieee754_rem_pio2+0x1a0>
 800d77e:	4b1c      	ldr	r3, [pc, #112]	; (800d7f0 <__ieee754_rem_pio2+0x350>)
 800d780:	4598      	cmp	r8, r3
 800d782:	dd37      	ble.n	800d7f4 <__ieee754_rem_pio2+0x354>
 800d784:	ee10 2a10 	vmov	r2, s0
 800d788:	462b      	mov	r3, r5
 800d78a:	4620      	mov	r0, r4
 800d78c:	4629      	mov	r1, r5
 800d78e:	f7f2 fd8b 	bl	80002a8 <__aeabi_dsub>
 800d792:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d796:	e9ca 0100 	strd	r0, r1, [sl]
 800d79a:	e695      	b.n	800d4c8 <__ieee754_rem_pio2+0x28>
 800d79c:	f3af 8000 	nop.w
 800d7a0:	54400000 	.word	0x54400000
 800d7a4:	3ff921fb 	.word	0x3ff921fb
 800d7a8:	1a626331 	.word	0x1a626331
 800d7ac:	3dd0b461 	.word	0x3dd0b461
 800d7b0:	1a600000 	.word	0x1a600000
 800d7b4:	3dd0b461 	.word	0x3dd0b461
 800d7b8:	2e037073 	.word	0x2e037073
 800d7bc:	3ba3198a 	.word	0x3ba3198a
 800d7c0:	6dc9c883 	.word	0x6dc9c883
 800d7c4:	3fe45f30 	.word	0x3fe45f30
 800d7c8:	2e000000 	.word	0x2e000000
 800d7cc:	3ba3198a 	.word	0x3ba3198a
 800d7d0:	252049c1 	.word	0x252049c1
 800d7d4:	397b839a 	.word	0x397b839a
 800d7d8:	3fe921fb 	.word	0x3fe921fb
 800d7dc:	4002d97b 	.word	0x4002d97b
 800d7e0:	3ff921fb 	.word	0x3ff921fb
 800d7e4:	413921fb 	.word	0x413921fb
 800d7e8:	3fe00000 	.word	0x3fe00000
 800d7ec:	0800fe08 	.word	0x0800fe08
 800d7f0:	7fefffff 	.word	0x7fefffff
 800d7f4:	ea4f 5628 	mov.w	r6, r8, asr #20
 800d7f8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800d7fc:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800d800:	4620      	mov	r0, r4
 800d802:	460d      	mov	r5, r1
 800d804:	f7f3 f9b8 	bl	8000b78 <__aeabi_d2iz>
 800d808:	f7f2 fe9c 	bl	8000544 <__aeabi_i2d>
 800d80c:	4602      	mov	r2, r0
 800d80e:	460b      	mov	r3, r1
 800d810:	4620      	mov	r0, r4
 800d812:	4629      	mov	r1, r5
 800d814:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d818:	f7f2 fd46 	bl	80002a8 <__aeabi_dsub>
 800d81c:	4b21      	ldr	r3, [pc, #132]	; (800d8a4 <__ieee754_rem_pio2+0x404>)
 800d81e:	2200      	movs	r2, #0
 800d820:	f7f2 fefa 	bl	8000618 <__aeabi_dmul>
 800d824:	460d      	mov	r5, r1
 800d826:	4604      	mov	r4, r0
 800d828:	f7f3 f9a6 	bl	8000b78 <__aeabi_d2iz>
 800d82c:	f7f2 fe8a 	bl	8000544 <__aeabi_i2d>
 800d830:	4602      	mov	r2, r0
 800d832:	460b      	mov	r3, r1
 800d834:	4620      	mov	r0, r4
 800d836:	4629      	mov	r1, r5
 800d838:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d83c:	f7f2 fd34 	bl	80002a8 <__aeabi_dsub>
 800d840:	4b18      	ldr	r3, [pc, #96]	; (800d8a4 <__ieee754_rem_pio2+0x404>)
 800d842:	2200      	movs	r2, #0
 800d844:	f7f2 fee8 	bl	8000618 <__aeabi_dmul>
 800d848:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d84c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800d850:	2703      	movs	r7, #3
 800d852:	2400      	movs	r4, #0
 800d854:	2500      	movs	r5, #0
 800d856:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800d85a:	4622      	mov	r2, r4
 800d85c:	462b      	mov	r3, r5
 800d85e:	46b9      	mov	r9, r7
 800d860:	3f01      	subs	r7, #1
 800d862:	f7f3 f941 	bl	8000ae8 <__aeabi_dcmpeq>
 800d866:	2800      	cmp	r0, #0
 800d868:	d1f5      	bne.n	800d856 <__ieee754_rem_pio2+0x3b6>
 800d86a:	4b0f      	ldr	r3, [pc, #60]	; (800d8a8 <__ieee754_rem_pio2+0x408>)
 800d86c:	9301      	str	r3, [sp, #4]
 800d86e:	2302      	movs	r3, #2
 800d870:	9300      	str	r3, [sp, #0]
 800d872:	4632      	mov	r2, r6
 800d874:	464b      	mov	r3, r9
 800d876:	4651      	mov	r1, sl
 800d878:	a804      	add	r0, sp, #16
 800d87a:	f000 f9c5 	bl	800dc08 <__kernel_rem_pio2>
 800d87e:	9b02      	ldr	r3, [sp, #8]
 800d880:	2b00      	cmp	r3, #0
 800d882:	4683      	mov	fp, r0
 800d884:	f6bf ae4c 	bge.w	800d520 <__ieee754_rem_pio2+0x80>
 800d888:	e9da 2100 	ldrd	r2, r1, [sl]
 800d88c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d890:	e9ca 2300 	strd	r2, r3, [sl]
 800d894:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d898:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d89c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d8a0:	e73f      	b.n	800d722 <__ieee754_rem_pio2+0x282>
 800d8a2:	bf00      	nop
 800d8a4:	41700000 	.word	0x41700000
 800d8a8:	0800fe88 	.word	0x0800fe88
 800d8ac:	00000000 	.word	0x00000000

0800d8b0 <atan>:
 800d8b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b4:	ec55 4b10 	vmov	r4, r5, d0
 800d8b8:	4bc3      	ldr	r3, [pc, #780]	; (800dbc8 <atan+0x318>)
 800d8ba:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d8be:	429e      	cmp	r6, r3
 800d8c0:	46ab      	mov	fp, r5
 800d8c2:	dd18      	ble.n	800d8f6 <atan+0x46>
 800d8c4:	4bc1      	ldr	r3, [pc, #772]	; (800dbcc <atan+0x31c>)
 800d8c6:	429e      	cmp	r6, r3
 800d8c8:	dc01      	bgt.n	800d8ce <atan+0x1e>
 800d8ca:	d109      	bne.n	800d8e0 <atan+0x30>
 800d8cc:	b144      	cbz	r4, 800d8e0 <atan+0x30>
 800d8ce:	4622      	mov	r2, r4
 800d8d0:	462b      	mov	r3, r5
 800d8d2:	4620      	mov	r0, r4
 800d8d4:	4629      	mov	r1, r5
 800d8d6:	f7f2 fce9 	bl	80002ac <__adddf3>
 800d8da:	4604      	mov	r4, r0
 800d8dc:	460d      	mov	r5, r1
 800d8de:	e006      	b.n	800d8ee <atan+0x3e>
 800d8e0:	f1bb 0f00 	cmp.w	fp, #0
 800d8e4:	f300 8131 	bgt.w	800db4a <atan+0x29a>
 800d8e8:	a59b      	add	r5, pc, #620	; (adr r5, 800db58 <atan+0x2a8>)
 800d8ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d8ee:	ec45 4b10 	vmov	d0, r4, r5
 800d8f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8f6:	4bb6      	ldr	r3, [pc, #728]	; (800dbd0 <atan+0x320>)
 800d8f8:	429e      	cmp	r6, r3
 800d8fa:	dc14      	bgt.n	800d926 <atan+0x76>
 800d8fc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800d900:	429e      	cmp	r6, r3
 800d902:	dc0d      	bgt.n	800d920 <atan+0x70>
 800d904:	a396      	add	r3, pc, #600	; (adr r3, 800db60 <atan+0x2b0>)
 800d906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d90a:	ee10 0a10 	vmov	r0, s0
 800d90e:	4629      	mov	r1, r5
 800d910:	f7f2 fccc 	bl	80002ac <__adddf3>
 800d914:	4baf      	ldr	r3, [pc, #700]	; (800dbd4 <atan+0x324>)
 800d916:	2200      	movs	r2, #0
 800d918:	f7f3 f90e 	bl	8000b38 <__aeabi_dcmpgt>
 800d91c:	2800      	cmp	r0, #0
 800d91e:	d1e6      	bne.n	800d8ee <atan+0x3e>
 800d920:	f04f 3aff 	mov.w	sl, #4294967295
 800d924:	e02b      	b.n	800d97e <atan+0xce>
 800d926:	f000 f963 	bl	800dbf0 <fabs>
 800d92a:	4bab      	ldr	r3, [pc, #684]	; (800dbd8 <atan+0x328>)
 800d92c:	429e      	cmp	r6, r3
 800d92e:	ec55 4b10 	vmov	r4, r5, d0
 800d932:	f300 80bf 	bgt.w	800dab4 <atan+0x204>
 800d936:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800d93a:	429e      	cmp	r6, r3
 800d93c:	f300 80a0 	bgt.w	800da80 <atan+0x1d0>
 800d940:	ee10 2a10 	vmov	r2, s0
 800d944:	ee10 0a10 	vmov	r0, s0
 800d948:	462b      	mov	r3, r5
 800d94a:	4629      	mov	r1, r5
 800d94c:	f7f2 fcae 	bl	80002ac <__adddf3>
 800d950:	4ba0      	ldr	r3, [pc, #640]	; (800dbd4 <atan+0x324>)
 800d952:	2200      	movs	r2, #0
 800d954:	f7f2 fca8 	bl	80002a8 <__aeabi_dsub>
 800d958:	2200      	movs	r2, #0
 800d95a:	4606      	mov	r6, r0
 800d95c:	460f      	mov	r7, r1
 800d95e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d962:	4620      	mov	r0, r4
 800d964:	4629      	mov	r1, r5
 800d966:	f7f2 fca1 	bl	80002ac <__adddf3>
 800d96a:	4602      	mov	r2, r0
 800d96c:	460b      	mov	r3, r1
 800d96e:	4630      	mov	r0, r6
 800d970:	4639      	mov	r1, r7
 800d972:	f7f2 ff7b 	bl	800086c <__aeabi_ddiv>
 800d976:	f04f 0a00 	mov.w	sl, #0
 800d97a:	4604      	mov	r4, r0
 800d97c:	460d      	mov	r5, r1
 800d97e:	4622      	mov	r2, r4
 800d980:	462b      	mov	r3, r5
 800d982:	4620      	mov	r0, r4
 800d984:	4629      	mov	r1, r5
 800d986:	f7f2 fe47 	bl	8000618 <__aeabi_dmul>
 800d98a:	4602      	mov	r2, r0
 800d98c:	460b      	mov	r3, r1
 800d98e:	4680      	mov	r8, r0
 800d990:	4689      	mov	r9, r1
 800d992:	f7f2 fe41 	bl	8000618 <__aeabi_dmul>
 800d996:	a374      	add	r3, pc, #464	; (adr r3, 800db68 <atan+0x2b8>)
 800d998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99c:	4606      	mov	r6, r0
 800d99e:	460f      	mov	r7, r1
 800d9a0:	f7f2 fe3a 	bl	8000618 <__aeabi_dmul>
 800d9a4:	a372      	add	r3, pc, #456	; (adr r3, 800db70 <atan+0x2c0>)
 800d9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9aa:	f7f2 fc7f 	bl	80002ac <__adddf3>
 800d9ae:	4632      	mov	r2, r6
 800d9b0:	463b      	mov	r3, r7
 800d9b2:	f7f2 fe31 	bl	8000618 <__aeabi_dmul>
 800d9b6:	a370      	add	r3, pc, #448	; (adr r3, 800db78 <atan+0x2c8>)
 800d9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9bc:	f7f2 fc76 	bl	80002ac <__adddf3>
 800d9c0:	4632      	mov	r2, r6
 800d9c2:	463b      	mov	r3, r7
 800d9c4:	f7f2 fe28 	bl	8000618 <__aeabi_dmul>
 800d9c8:	a36d      	add	r3, pc, #436	; (adr r3, 800db80 <atan+0x2d0>)
 800d9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ce:	f7f2 fc6d 	bl	80002ac <__adddf3>
 800d9d2:	4632      	mov	r2, r6
 800d9d4:	463b      	mov	r3, r7
 800d9d6:	f7f2 fe1f 	bl	8000618 <__aeabi_dmul>
 800d9da:	a36b      	add	r3, pc, #428	; (adr r3, 800db88 <atan+0x2d8>)
 800d9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e0:	f7f2 fc64 	bl	80002ac <__adddf3>
 800d9e4:	4632      	mov	r2, r6
 800d9e6:	463b      	mov	r3, r7
 800d9e8:	f7f2 fe16 	bl	8000618 <__aeabi_dmul>
 800d9ec:	a368      	add	r3, pc, #416	; (adr r3, 800db90 <atan+0x2e0>)
 800d9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f2:	f7f2 fc5b 	bl	80002ac <__adddf3>
 800d9f6:	4642      	mov	r2, r8
 800d9f8:	464b      	mov	r3, r9
 800d9fa:	f7f2 fe0d 	bl	8000618 <__aeabi_dmul>
 800d9fe:	a366      	add	r3, pc, #408	; (adr r3, 800db98 <atan+0x2e8>)
 800da00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da04:	4680      	mov	r8, r0
 800da06:	4689      	mov	r9, r1
 800da08:	4630      	mov	r0, r6
 800da0a:	4639      	mov	r1, r7
 800da0c:	f7f2 fe04 	bl	8000618 <__aeabi_dmul>
 800da10:	a363      	add	r3, pc, #396	; (adr r3, 800dba0 <atan+0x2f0>)
 800da12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da16:	f7f2 fc47 	bl	80002a8 <__aeabi_dsub>
 800da1a:	4632      	mov	r2, r6
 800da1c:	463b      	mov	r3, r7
 800da1e:	f7f2 fdfb 	bl	8000618 <__aeabi_dmul>
 800da22:	a361      	add	r3, pc, #388	; (adr r3, 800dba8 <atan+0x2f8>)
 800da24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da28:	f7f2 fc3e 	bl	80002a8 <__aeabi_dsub>
 800da2c:	4632      	mov	r2, r6
 800da2e:	463b      	mov	r3, r7
 800da30:	f7f2 fdf2 	bl	8000618 <__aeabi_dmul>
 800da34:	a35e      	add	r3, pc, #376	; (adr r3, 800dbb0 <atan+0x300>)
 800da36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da3a:	f7f2 fc35 	bl	80002a8 <__aeabi_dsub>
 800da3e:	4632      	mov	r2, r6
 800da40:	463b      	mov	r3, r7
 800da42:	f7f2 fde9 	bl	8000618 <__aeabi_dmul>
 800da46:	a35c      	add	r3, pc, #368	; (adr r3, 800dbb8 <atan+0x308>)
 800da48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da4c:	f7f2 fc2c 	bl	80002a8 <__aeabi_dsub>
 800da50:	4632      	mov	r2, r6
 800da52:	463b      	mov	r3, r7
 800da54:	f7f2 fde0 	bl	8000618 <__aeabi_dmul>
 800da58:	4602      	mov	r2, r0
 800da5a:	460b      	mov	r3, r1
 800da5c:	4640      	mov	r0, r8
 800da5e:	4649      	mov	r1, r9
 800da60:	f7f2 fc24 	bl	80002ac <__adddf3>
 800da64:	4622      	mov	r2, r4
 800da66:	462b      	mov	r3, r5
 800da68:	f7f2 fdd6 	bl	8000618 <__aeabi_dmul>
 800da6c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800da70:	4602      	mov	r2, r0
 800da72:	460b      	mov	r3, r1
 800da74:	d14b      	bne.n	800db0e <atan+0x25e>
 800da76:	4620      	mov	r0, r4
 800da78:	4629      	mov	r1, r5
 800da7a:	f7f2 fc15 	bl	80002a8 <__aeabi_dsub>
 800da7e:	e72c      	b.n	800d8da <atan+0x2a>
 800da80:	ee10 0a10 	vmov	r0, s0
 800da84:	4b53      	ldr	r3, [pc, #332]	; (800dbd4 <atan+0x324>)
 800da86:	2200      	movs	r2, #0
 800da88:	4629      	mov	r1, r5
 800da8a:	f7f2 fc0d 	bl	80002a8 <__aeabi_dsub>
 800da8e:	4b51      	ldr	r3, [pc, #324]	; (800dbd4 <atan+0x324>)
 800da90:	4606      	mov	r6, r0
 800da92:	460f      	mov	r7, r1
 800da94:	2200      	movs	r2, #0
 800da96:	4620      	mov	r0, r4
 800da98:	4629      	mov	r1, r5
 800da9a:	f7f2 fc07 	bl	80002ac <__adddf3>
 800da9e:	4602      	mov	r2, r0
 800daa0:	460b      	mov	r3, r1
 800daa2:	4630      	mov	r0, r6
 800daa4:	4639      	mov	r1, r7
 800daa6:	f7f2 fee1 	bl	800086c <__aeabi_ddiv>
 800daaa:	f04f 0a01 	mov.w	sl, #1
 800daae:	4604      	mov	r4, r0
 800dab0:	460d      	mov	r5, r1
 800dab2:	e764      	b.n	800d97e <atan+0xce>
 800dab4:	4b49      	ldr	r3, [pc, #292]	; (800dbdc <atan+0x32c>)
 800dab6:	429e      	cmp	r6, r3
 800dab8:	da1d      	bge.n	800daf6 <atan+0x246>
 800daba:	ee10 0a10 	vmov	r0, s0
 800dabe:	4b48      	ldr	r3, [pc, #288]	; (800dbe0 <atan+0x330>)
 800dac0:	2200      	movs	r2, #0
 800dac2:	4629      	mov	r1, r5
 800dac4:	f7f2 fbf0 	bl	80002a8 <__aeabi_dsub>
 800dac8:	4b45      	ldr	r3, [pc, #276]	; (800dbe0 <atan+0x330>)
 800daca:	4606      	mov	r6, r0
 800dacc:	460f      	mov	r7, r1
 800dace:	2200      	movs	r2, #0
 800dad0:	4620      	mov	r0, r4
 800dad2:	4629      	mov	r1, r5
 800dad4:	f7f2 fda0 	bl	8000618 <__aeabi_dmul>
 800dad8:	4b3e      	ldr	r3, [pc, #248]	; (800dbd4 <atan+0x324>)
 800dada:	2200      	movs	r2, #0
 800dadc:	f7f2 fbe6 	bl	80002ac <__adddf3>
 800dae0:	4602      	mov	r2, r0
 800dae2:	460b      	mov	r3, r1
 800dae4:	4630      	mov	r0, r6
 800dae6:	4639      	mov	r1, r7
 800dae8:	f7f2 fec0 	bl	800086c <__aeabi_ddiv>
 800daec:	f04f 0a02 	mov.w	sl, #2
 800daf0:	4604      	mov	r4, r0
 800daf2:	460d      	mov	r5, r1
 800daf4:	e743      	b.n	800d97e <atan+0xce>
 800daf6:	462b      	mov	r3, r5
 800daf8:	ee10 2a10 	vmov	r2, s0
 800dafc:	4939      	ldr	r1, [pc, #228]	; (800dbe4 <atan+0x334>)
 800dafe:	2000      	movs	r0, #0
 800db00:	f7f2 feb4 	bl	800086c <__aeabi_ddiv>
 800db04:	f04f 0a03 	mov.w	sl, #3
 800db08:	4604      	mov	r4, r0
 800db0a:	460d      	mov	r5, r1
 800db0c:	e737      	b.n	800d97e <atan+0xce>
 800db0e:	4b36      	ldr	r3, [pc, #216]	; (800dbe8 <atan+0x338>)
 800db10:	4e36      	ldr	r6, [pc, #216]	; (800dbec <atan+0x33c>)
 800db12:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800db16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1a:	f7f2 fbc5 	bl	80002a8 <__aeabi_dsub>
 800db1e:	4622      	mov	r2, r4
 800db20:	462b      	mov	r3, r5
 800db22:	f7f2 fbc1 	bl	80002a8 <__aeabi_dsub>
 800db26:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800db2a:	4602      	mov	r2, r0
 800db2c:	460b      	mov	r3, r1
 800db2e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800db32:	f7f2 fbb9 	bl	80002a8 <__aeabi_dsub>
 800db36:	f1bb 0f00 	cmp.w	fp, #0
 800db3a:	4604      	mov	r4, r0
 800db3c:	460d      	mov	r5, r1
 800db3e:	f6bf aed6 	bge.w	800d8ee <atan+0x3e>
 800db42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db46:	461d      	mov	r5, r3
 800db48:	e6d1      	b.n	800d8ee <atan+0x3e>
 800db4a:	a51d      	add	r5, pc, #116	; (adr r5, 800dbc0 <atan+0x310>)
 800db4c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800db50:	e6cd      	b.n	800d8ee <atan+0x3e>
 800db52:	bf00      	nop
 800db54:	f3af 8000 	nop.w
 800db58:	54442d18 	.word	0x54442d18
 800db5c:	bff921fb 	.word	0xbff921fb
 800db60:	8800759c 	.word	0x8800759c
 800db64:	7e37e43c 	.word	0x7e37e43c
 800db68:	e322da11 	.word	0xe322da11
 800db6c:	3f90ad3a 	.word	0x3f90ad3a
 800db70:	24760deb 	.word	0x24760deb
 800db74:	3fa97b4b 	.word	0x3fa97b4b
 800db78:	a0d03d51 	.word	0xa0d03d51
 800db7c:	3fb10d66 	.word	0x3fb10d66
 800db80:	c54c206e 	.word	0xc54c206e
 800db84:	3fb745cd 	.word	0x3fb745cd
 800db88:	920083ff 	.word	0x920083ff
 800db8c:	3fc24924 	.word	0x3fc24924
 800db90:	5555550d 	.word	0x5555550d
 800db94:	3fd55555 	.word	0x3fd55555
 800db98:	2c6a6c2f 	.word	0x2c6a6c2f
 800db9c:	bfa2b444 	.word	0xbfa2b444
 800dba0:	52defd9a 	.word	0x52defd9a
 800dba4:	3fadde2d 	.word	0x3fadde2d
 800dba8:	af749a6d 	.word	0xaf749a6d
 800dbac:	3fb3b0f2 	.word	0x3fb3b0f2
 800dbb0:	fe231671 	.word	0xfe231671
 800dbb4:	3fbc71c6 	.word	0x3fbc71c6
 800dbb8:	9998ebc4 	.word	0x9998ebc4
 800dbbc:	3fc99999 	.word	0x3fc99999
 800dbc0:	54442d18 	.word	0x54442d18
 800dbc4:	3ff921fb 	.word	0x3ff921fb
 800dbc8:	440fffff 	.word	0x440fffff
 800dbcc:	7ff00000 	.word	0x7ff00000
 800dbd0:	3fdbffff 	.word	0x3fdbffff
 800dbd4:	3ff00000 	.word	0x3ff00000
 800dbd8:	3ff2ffff 	.word	0x3ff2ffff
 800dbdc:	40038000 	.word	0x40038000
 800dbe0:	3ff80000 	.word	0x3ff80000
 800dbe4:	bff00000 	.word	0xbff00000
 800dbe8:	0800ffb0 	.word	0x0800ffb0
 800dbec:	0800ff90 	.word	0x0800ff90

0800dbf0 <fabs>:
 800dbf0:	ec51 0b10 	vmov	r0, r1, d0
 800dbf4:	ee10 2a10 	vmov	r2, s0
 800dbf8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dbfc:	ec43 2b10 	vmov	d0, r2, r3
 800dc00:	4770      	bx	lr
 800dc02:	0000      	movs	r0, r0
 800dc04:	0000      	movs	r0, r0
	...

0800dc08 <__kernel_rem_pio2>:
 800dc08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc0c:	ed2d 8b02 	vpush	{d8}
 800dc10:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800dc14:	f112 0f14 	cmn.w	r2, #20
 800dc18:	9306      	str	r3, [sp, #24]
 800dc1a:	9104      	str	r1, [sp, #16]
 800dc1c:	4bc2      	ldr	r3, [pc, #776]	; (800df28 <__kernel_rem_pio2+0x320>)
 800dc1e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800dc20:	9009      	str	r0, [sp, #36]	; 0x24
 800dc22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc26:	9300      	str	r3, [sp, #0]
 800dc28:	9b06      	ldr	r3, [sp, #24]
 800dc2a:	f103 33ff 	add.w	r3, r3, #4294967295
 800dc2e:	bfa8      	it	ge
 800dc30:	1ed4      	subge	r4, r2, #3
 800dc32:	9305      	str	r3, [sp, #20]
 800dc34:	bfb2      	itee	lt
 800dc36:	2400      	movlt	r4, #0
 800dc38:	2318      	movge	r3, #24
 800dc3a:	fb94 f4f3 	sdivge	r4, r4, r3
 800dc3e:	f06f 0317 	mvn.w	r3, #23
 800dc42:	fb04 3303 	mla	r3, r4, r3, r3
 800dc46:	eb03 0a02 	add.w	sl, r3, r2
 800dc4a:	9b00      	ldr	r3, [sp, #0]
 800dc4c:	9a05      	ldr	r2, [sp, #20]
 800dc4e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800df18 <__kernel_rem_pio2+0x310>
 800dc52:	eb03 0802 	add.w	r8, r3, r2
 800dc56:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800dc58:	1aa7      	subs	r7, r4, r2
 800dc5a:	ae20      	add	r6, sp, #128	; 0x80
 800dc5c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800dc60:	2500      	movs	r5, #0
 800dc62:	4545      	cmp	r5, r8
 800dc64:	dd13      	ble.n	800dc8e <__kernel_rem_pio2+0x86>
 800dc66:	9b06      	ldr	r3, [sp, #24]
 800dc68:	aa20      	add	r2, sp, #128	; 0x80
 800dc6a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800dc6e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800dc72:	f04f 0800 	mov.w	r8, #0
 800dc76:	9b00      	ldr	r3, [sp, #0]
 800dc78:	4598      	cmp	r8, r3
 800dc7a:	dc31      	bgt.n	800dce0 <__kernel_rem_pio2+0xd8>
 800dc7c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800df18 <__kernel_rem_pio2+0x310>
 800dc80:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800dc84:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dc88:	462f      	mov	r7, r5
 800dc8a:	2600      	movs	r6, #0
 800dc8c:	e01b      	b.n	800dcc6 <__kernel_rem_pio2+0xbe>
 800dc8e:	42ef      	cmn	r7, r5
 800dc90:	d407      	bmi.n	800dca2 <__kernel_rem_pio2+0x9a>
 800dc92:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800dc96:	f7f2 fc55 	bl	8000544 <__aeabi_i2d>
 800dc9a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800dc9e:	3501      	adds	r5, #1
 800dca0:	e7df      	b.n	800dc62 <__kernel_rem_pio2+0x5a>
 800dca2:	ec51 0b18 	vmov	r0, r1, d8
 800dca6:	e7f8      	b.n	800dc9a <__kernel_rem_pio2+0x92>
 800dca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dcac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800dcb0:	f7f2 fcb2 	bl	8000618 <__aeabi_dmul>
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	460b      	mov	r3, r1
 800dcb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dcbc:	f7f2 faf6 	bl	80002ac <__adddf3>
 800dcc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dcc4:	3601      	adds	r6, #1
 800dcc6:	9b05      	ldr	r3, [sp, #20]
 800dcc8:	429e      	cmp	r6, r3
 800dcca:	f1a7 0708 	sub.w	r7, r7, #8
 800dcce:	ddeb      	ble.n	800dca8 <__kernel_rem_pio2+0xa0>
 800dcd0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dcd4:	f108 0801 	add.w	r8, r8, #1
 800dcd8:	ecab 7b02 	vstmia	fp!, {d7}
 800dcdc:	3508      	adds	r5, #8
 800dcde:	e7ca      	b.n	800dc76 <__kernel_rem_pio2+0x6e>
 800dce0:	9b00      	ldr	r3, [sp, #0]
 800dce2:	aa0c      	add	r2, sp, #48	; 0x30
 800dce4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dce8:	930b      	str	r3, [sp, #44]	; 0x2c
 800dcea:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800dcec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dcf0:	9c00      	ldr	r4, [sp, #0]
 800dcf2:	930a      	str	r3, [sp, #40]	; 0x28
 800dcf4:	00e3      	lsls	r3, r4, #3
 800dcf6:	9308      	str	r3, [sp, #32]
 800dcf8:	ab98      	add	r3, sp, #608	; 0x260
 800dcfa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dcfe:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800dd02:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800dd06:	ab70      	add	r3, sp, #448	; 0x1c0
 800dd08:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800dd0c:	46c3      	mov	fp, r8
 800dd0e:	46a1      	mov	r9, r4
 800dd10:	f1b9 0f00 	cmp.w	r9, #0
 800dd14:	f1a5 0508 	sub.w	r5, r5, #8
 800dd18:	dc77      	bgt.n	800de0a <__kernel_rem_pio2+0x202>
 800dd1a:	ec47 6b10 	vmov	d0, r6, r7
 800dd1e:	4650      	mov	r0, sl
 800dd20:	f000 fac2 	bl	800e2a8 <scalbn>
 800dd24:	ec57 6b10 	vmov	r6, r7, d0
 800dd28:	2200      	movs	r2, #0
 800dd2a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800dd2e:	ee10 0a10 	vmov	r0, s0
 800dd32:	4639      	mov	r1, r7
 800dd34:	f7f2 fc70 	bl	8000618 <__aeabi_dmul>
 800dd38:	ec41 0b10 	vmov	d0, r0, r1
 800dd3c:	f7ff f8bc 	bl	800ceb8 <floor>
 800dd40:	4b7a      	ldr	r3, [pc, #488]	; (800df2c <__kernel_rem_pio2+0x324>)
 800dd42:	ec51 0b10 	vmov	r0, r1, d0
 800dd46:	2200      	movs	r2, #0
 800dd48:	f7f2 fc66 	bl	8000618 <__aeabi_dmul>
 800dd4c:	4602      	mov	r2, r0
 800dd4e:	460b      	mov	r3, r1
 800dd50:	4630      	mov	r0, r6
 800dd52:	4639      	mov	r1, r7
 800dd54:	f7f2 faa8 	bl	80002a8 <__aeabi_dsub>
 800dd58:	460f      	mov	r7, r1
 800dd5a:	4606      	mov	r6, r0
 800dd5c:	f7f2 ff0c 	bl	8000b78 <__aeabi_d2iz>
 800dd60:	9002      	str	r0, [sp, #8]
 800dd62:	f7f2 fbef 	bl	8000544 <__aeabi_i2d>
 800dd66:	4602      	mov	r2, r0
 800dd68:	460b      	mov	r3, r1
 800dd6a:	4630      	mov	r0, r6
 800dd6c:	4639      	mov	r1, r7
 800dd6e:	f7f2 fa9b 	bl	80002a8 <__aeabi_dsub>
 800dd72:	f1ba 0f00 	cmp.w	sl, #0
 800dd76:	4606      	mov	r6, r0
 800dd78:	460f      	mov	r7, r1
 800dd7a:	dd6d      	ble.n	800de58 <__kernel_rem_pio2+0x250>
 800dd7c:	1e61      	subs	r1, r4, #1
 800dd7e:	ab0c      	add	r3, sp, #48	; 0x30
 800dd80:	9d02      	ldr	r5, [sp, #8]
 800dd82:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dd86:	f1ca 0018 	rsb	r0, sl, #24
 800dd8a:	fa43 f200 	asr.w	r2, r3, r0
 800dd8e:	4415      	add	r5, r2
 800dd90:	4082      	lsls	r2, r0
 800dd92:	1a9b      	subs	r3, r3, r2
 800dd94:	aa0c      	add	r2, sp, #48	; 0x30
 800dd96:	9502      	str	r5, [sp, #8]
 800dd98:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800dd9c:	f1ca 0217 	rsb	r2, sl, #23
 800dda0:	fa43 fb02 	asr.w	fp, r3, r2
 800dda4:	f1bb 0f00 	cmp.w	fp, #0
 800dda8:	dd65      	ble.n	800de76 <__kernel_rem_pio2+0x26e>
 800ddaa:	9b02      	ldr	r3, [sp, #8]
 800ddac:	2200      	movs	r2, #0
 800ddae:	3301      	adds	r3, #1
 800ddb0:	9302      	str	r3, [sp, #8]
 800ddb2:	4615      	mov	r5, r2
 800ddb4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ddb8:	4294      	cmp	r4, r2
 800ddba:	f300 809f 	bgt.w	800defc <__kernel_rem_pio2+0x2f4>
 800ddbe:	f1ba 0f00 	cmp.w	sl, #0
 800ddc2:	dd07      	ble.n	800ddd4 <__kernel_rem_pio2+0x1cc>
 800ddc4:	f1ba 0f01 	cmp.w	sl, #1
 800ddc8:	f000 80c1 	beq.w	800df4e <__kernel_rem_pio2+0x346>
 800ddcc:	f1ba 0f02 	cmp.w	sl, #2
 800ddd0:	f000 80c7 	beq.w	800df62 <__kernel_rem_pio2+0x35a>
 800ddd4:	f1bb 0f02 	cmp.w	fp, #2
 800ddd8:	d14d      	bne.n	800de76 <__kernel_rem_pio2+0x26e>
 800ddda:	4632      	mov	r2, r6
 800dddc:	463b      	mov	r3, r7
 800ddde:	4954      	ldr	r1, [pc, #336]	; (800df30 <__kernel_rem_pio2+0x328>)
 800dde0:	2000      	movs	r0, #0
 800dde2:	f7f2 fa61 	bl	80002a8 <__aeabi_dsub>
 800dde6:	4606      	mov	r6, r0
 800dde8:	460f      	mov	r7, r1
 800ddea:	2d00      	cmp	r5, #0
 800ddec:	d043      	beq.n	800de76 <__kernel_rem_pio2+0x26e>
 800ddee:	4650      	mov	r0, sl
 800ddf0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800df20 <__kernel_rem_pio2+0x318>
 800ddf4:	f000 fa58 	bl	800e2a8 <scalbn>
 800ddf8:	4630      	mov	r0, r6
 800ddfa:	4639      	mov	r1, r7
 800ddfc:	ec53 2b10 	vmov	r2, r3, d0
 800de00:	f7f2 fa52 	bl	80002a8 <__aeabi_dsub>
 800de04:	4606      	mov	r6, r0
 800de06:	460f      	mov	r7, r1
 800de08:	e035      	b.n	800de76 <__kernel_rem_pio2+0x26e>
 800de0a:	4b4a      	ldr	r3, [pc, #296]	; (800df34 <__kernel_rem_pio2+0x32c>)
 800de0c:	2200      	movs	r2, #0
 800de0e:	4630      	mov	r0, r6
 800de10:	4639      	mov	r1, r7
 800de12:	f7f2 fc01 	bl	8000618 <__aeabi_dmul>
 800de16:	f7f2 feaf 	bl	8000b78 <__aeabi_d2iz>
 800de1a:	f7f2 fb93 	bl	8000544 <__aeabi_i2d>
 800de1e:	4602      	mov	r2, r0
 800de20:	460b      	mov	r3, r1
 800de22:	ec43 2b18 	vmov	d8, r2, r3
 800de26:	4b44      	ldr	r3, [pc, #272]	; (800df38 <__kernel_rem_pio2+0x330>)
 800de28:	2200      	movs	r2, #0
 800de2a:	f7f2 fbf5 	bl	8000618 <__aeabi_dmul>
 800de2e:	4602      	mov	r2, r0
 800de30:	460b      	mov	r3, r1
 800de32:	4630      	mov	r0, r6
 800de34:	4639      	mov	r1, r7
 800de36:	f7f2 fa37 	bl	80002a8 <__aeabi_dsub>
 800de3a:	f7f2 fe9d 	bl	8000b78 <__aeabi_d2iz>
 800de3e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800de42:	f84b 0b04 	str.w	r0, [fp], #4
 800de46:	ec51 0b18 	vmov	r0, r1, d8
 800de4a:	f7f2 fa2f 	bl	80002ac <__adddf3>
 800de4e:	f109 39ff 	add.w	r9, r9, #4294967295
 800de52:	4606      	mov	r6, r0
 800de54:	460f      	mov	r7, r1
 800de56:	e75b      	b.n	800dd10 <__kernel_rem_pio2+0x108>
 800de58:	d106      	bne.n	800de68 <__kernel_rem_pio2+0x260>
 800de5a:	1e63      	subs	r3, r4, #1
 800de5c:	aa0c      	add	r2, sp, #48	; 0x30
 800de5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800de62:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800de66:	e79d      	b.n	800dda4 <__kernel_rem_pio2+0x19c>
 800de68:	4b34      	ldr	r3, [pc, #208]	; (800df3c <__kernel_rem_pio2+0x334>)
 800de6a:	2200      	movs	r2, #0
 800de6c:	f7f2 fe5a 	bl	8000b24 <__aeabi_dcmpge>
 800de70:	2800      	cmp	r0, #0
 800de72:	d140      	bne.n	800def6 <__kernel_rem_pio2+0x2ee>
 800de74:	4683      	mov	fp, r0
 800de76:	2200      	movs	r2, #0
 800de78:	2300      	movs	r3, #0
 800de7a:	4630      	mov	r0, r6
 800de7c:	4639      	mov	r1, r7
 800de7e:	f7f2 fe33 	bl	8000ae8 <__aeabi_dcmpeq>
 800de82:	2800      	cmp	r0, #0
 800de84:	f000 80c1 	beq.w	800e00a <__kernel_rem_pio2+0x402>
 800de88:	1e65      	subs	r5, r4, #1
 800de8a:	462b      	mov	r3, r5
 800de8c:	2200      	movs	r2, #0
 800de8e:	9900      	ldr	r1, [sp, #0]
 800de90:	428b      	cmp	r3, r1
 800de92:	da6d      	bge.n	800df70 <__kernel_rem_pio2+0x368>
 800de94:	2a00      	cmp	r2, #0
 800de96:	f000 808a 	beq.w	800dfae <__kernel_rem_pio2+0x3a6>
 800de9a:	ab0c      	add	r3, sp, #48	; 0x30
 800de9c:	f1aa 0a18 	sub.w	sl, sl, #24
 800dea0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	f000 80ae 	beq.w	800e006 <__kernel_rem_pio2+0x3fe>
 800deaa:	4650      	mov	r0, sl
 800deac:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800df20 <__kernel_rem_pio2+0x318>
 800deb0:	f000 f9fa 	bl	800e2a8 <scalbn>
 800deb4:	1c6b      	adds	r3, r5, #1
 800deb6:	00da      	lsls	r2, r3, #3
 800deb8:	9205      	str	r2, [sp, #20]
 800deba:	ec57 6b10 	vmov	r6, r7, d0
 800debe:	aa70      	add	r2, sp, #448	; 0x1c0
 800dec0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800df34 <__kernel_rem_pio2+0x32c>
 800dec4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800dec8:	462c      	mov	r4, r5
 800deca:	f04f 0800 	mov.w	r8, #0
 800dece:	2c00      	cmp	r4, #0
 800ded0:	f280 80d4 	bge.w	800e07c <__kernel_rem_pio2+0x474>
 800ded4:	462c      	mov	r4, r5
 800ded6:	2c00      	cmp	r4, #0
 800ded8:	f2c0 8102 	blt.w	800e0e0 <__kernel_rem_pio2+0x4d8>
 800dedc:	4b18      	ldr	r3, [pc, #96]	; (800df40 <__kernel_rem_pio2+0x338>)
 800dede:	461e      	mov	r6, r3
 800dee0:	ab70      	add	r3, sp, #448	; 0x1c0
 800dee2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800dee6:	1b2b      	subs	r3, r5, r4
 800dee8:	f04f 0900 	mov.w	r9, #0
 800deec:	f04f 0a00 	mov.w	sl, #0
 800def0:	2700      	movs	r7, #0
 800def2:	9306      	str	r3, [sp, #24]
 800def4:	e0e6      	b.n	800e0c4 <__kernel_rem_pio2+0x4bc>
 800def6:	f04f 0b02 	mov.w	fp, #2
 800defa:	e756      	b.n	800ddaa <__kernel_rem_pio2+0x1a2>
 800defc:	f8d8 3000 	ldr.w	r3, [r8]
 800df00:	bb05      	cbnz	r5, 800df44 <__kernel_rem_pio2+0x33c>
 800df02:	b123      	cbz	r3, 800df0e <__kernel_rem_pio2+0x306>
 800df04:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800df08:	f8c8 3000 	str.w	r3, [r8]
 800df0c:	2301      	movs	r3, #1
 800df0e:	3201      	adds	r2, #1
 800df10:	f108 0804 	add.w	r8, r8, #4
 800df14:	461d      	mov	r5, r3
 800df16:	e74f      	b.n	800ddb8 <__kernel_rem_pio2+0x1b0>
	...
 800df24:	3ff00000 	.word	0x3ff00000
 800df28:	08010010 	.word	0x08010010
 800df2c:	40200000 	.word	0x40200000
 800df30:	3ff00000 	.word	0x3ff00000
 800df34:	3e700000 	.word	0x3e700000
 800df38:	41700000 	.word	0x41700000
 800df3c:	3fe00000 	.word	0x3fe00000
 800df40:	0800ffd0 	.word	0x0800ffd0
 800df44:	1acb      	subs	r3, r1, r3
 800df46:	f8c8 3000 	str.w	r3, [r8]
 800df4a:	462b      	mov	r3, r5
 800df4c:	e7df      	b.n	800df0e <__kernel_rem_pio2+0x306>
 800df4e:	1e62      	subs	r2, r4, #1
 800df50:	ab0c      	add	r3, sp, #48	; 0x30
 800df52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df56:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800df5a:	a90c      	add	r1, sp, #48	; 0x30
 800df5c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800df60:	e738      	b.n	800ddd4 <__kernel_rem_pio2+0x1cc>
 800df62:	1e62      	subs	r2, r4, #1
 800df64:	ab0c      	add	r3, sp, #48	; 0x30
 800df66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df6a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800df6e:	e7f4      	b.n	800df5a <__kernel_rem_pio2+0x352>
 800df70:	a90c      	add	r1, sp, #48	; 0x30
 800df72:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800df76:	3b01      	subs	r3, #1
 800df78:	430a      	orrs	r2, r1
 800df7a:	e788      	b.n	800de8e <__kernel_rem_pio2+0x286>
 800df7c:	3301      	adds	r3, #1
 800df7e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800df82:	2900      	cmp	r1, #0
 800df84:	d0fa      	beq.n	800df7c <__kernel_rem_pio2+0x374>
 800df86:	9a08      	ldr	r2, [sp, #32]
 800df88:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800df8c:	446a      	add	r2, sp
 800df8e:	3a98      	subs	r2, #152	; 0x98
 800df90:	9208      	str	r2, [sp, #32]
 800df92:	9a06      	ldr	r2, [sp, #24]
 800df94:	a920      	add	r1, sp, #128	; 0x80
 800df96:	18a2      	adds	r2, r4, r2
 800df98:	18e3      	adds	r3, r4, r3
 800df9a:	f104 0801 	add.w	r8, r4, #1
 800df9e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800dfa2:	9302      	str	r3, [sp, #8]
 800dfa4:	9b02      	ldr	r3, [sp, #8]
 800dfa6:	4543      	cmp	r3, r8
 800dfa8:	da04      	bge.n	800dfb4 <__kernel_rem_pio2+0x3ac>
 800dfaa:	461c      	mov	r4, r3
 800dfac:	e6a2      	b.n	800dcf4 <__kernel_rem_pio2+0xec>
 800dfae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	e7e4      	b.n	800df7e <__kernel_rem_pio2+0x376>
 800dfb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfb6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800dfba:	f7f2 fac3 	bl	8000544 <__aeabi_i2d>
 800dfbe:	e8e5 0102 	strd	r0, r1, [r5], #8
 800dfc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfc4:	46ab      	mov	fp, r5
 800dfc6:	461c      	mov	r4, r3
 800dfc8:	f04f 0900 	mov.w	r9, #0
 800dfcc:	2600      	movs	r6, #0
 800dfce:	2700      	movs	r7, #0
 800dfd0:	9b05      	ldr	r3, [sp, #20]
 800dfd2:	4599      	cmp	r9, r3
 800dfd4:	dd06      	ble.n	800dfe4 <__kernel_rem_pio2+0x3dc>
 800dfd6:	9b08      	ldr	r3, [sp, #32]
 800dfd8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800dfdc:	f108 0801 	add.w	r8, r8, #1
 800dfe0:	9308      	str	r3, [sp, #32]
 800dfe2:	e7df      	b.n	800dfa4 <__kernel_rem_pio2+0x39c>
 800dfe4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800dfe8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800dfec:	f7f2 fb14 	bl	8000618 <__aeabi_dmul>
 800dff0:	4602      	mov	r2, r0
 800dff2:	460b      	mov	r3, r1
 800dff4:	4630      	mov	r0, r6
 800dff6:	4639      	mov	r1, r7
 800dff8:	f7f2 f958 	bl	80002ac <__adddf3>
 800dffc:	f109 0901 	add.w	r9, r9, #1
 800e000:	4606      	mov	r6, r0
 800e002:	460f      	mov	r7, r1
 800e004:	e7e4      	b.n	800dfd0 <__kernel_rem_pio2+0x3c8>
 800e006:	3d01      	subs	r5, #1
 800e008:	e747      	b.n	800de9a <__kernel_rem_pio2+0x292>
 800e00a:	ec47 6b10 	vmov	d0, r6, r7
 800e00e:	f1ca 0000 	rsb	r0, sl, #0
 800e012:	f000 f949 	bl	800e2a8 <scalbn>
 800e016:	ec57 6b10 	vmov	r6, r7, d0
 800e01a:	4ba0      	ldr	r3, [pc, #640]	; (800e29c <__kernel_rem_pio2+0x694>)
 800e01c:	ee10 0a10 	vmov	r0, s0
 800e020:	2200      	movs	r2, #0
 800e022:	4639      	mov	r1, r7
 800e024:	f7f2 fd7e 	bl	8000b24 <__aeabi_dcmpge>
 800e028:	b1f8      	cbz	r0, 800e06a <__kernel_rem_pio2+0x462>
 800e02a:	4b9d      	ldr	r3, [pc, #628]	; (800e2a0 <__kernel_rem_pio2+0x698>)
 800e02c:	2200      	movs	r2, #0
 800e02e:	4630      	mov	r0, r6
 800e030:	4639      	mov	r1, r7
 800e032:	f7f2 faf1 	bl	8000618 <__aeabi_dmul>
 800e036:	f7f2 fd9f 	bl	8000b78 <__aeabi_d2iz>
 800e03a:	4680      	mov	r8, r0
 800e03c:	f7f2 fa82 	bl	8000544 <__aeabi_i2d>
 800e040:	4b96      	ldr	r3, [pc, #600]	; (800e29c <__kernel_rem_pio2+0x694>)
 800e042:	2200      	movs	r2, #0
 800e044:	f7f2 fae8 	bl	8000618 <__aeabi_dmul>
 800e048:	460b      	mov	r3, r1
 800e04a:	4602      	mov	r2, r0
 800e04c:	4639      	mov	r1, r7
 800e04e:	4630      	mov	r0, r6
 800e050:	f7f2 f92a 	bl	80002a8 <__aeabi_dsub>
 800e054:	f7f2 fd90 	bl	8000b78 <__aeabi_d2iz>
 800e058:	1c65      	adds	r5, r4, #1
 800e05a:	ab0c      	add	r3, sp, #48	; 0x30
 800e05c:	f10a 0a18 	add.w	sl, sl, #24
 800e060:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e064:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800e068:	e71f      	b.n	800deaa <__kernel_rem_pio2+0x2a2>
 800e06a:	4630      	mov	r0, r6
 800e06c:	4639      	mov	r1, r7
 800e06e:	f7f2 fd83 	bl	8000b78 <__aeabi_d2iz>
 800e072:	ab0c      	add	r3, sp, #48	; 0x30
 800e074:	4625      	mov	r5, r4
 800e076:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e07a:	e716      	b.n	800deaa <__kernel_rem_pio2+0x2a2>
 800e07c:	ab0c      	add	r3, sp, #48	; 0x30
 800e07e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800e082:	f7f2 fa5f 	bl	8000544 <__aeabi_i2d>
 800e086:	4632      	mov	r2, r6
 800e088:	463b      	mov	r3, r7
 800e08a:	f7f2 fac5 	bl	8000618 <__aeabi_dmul>
 800e08e:	4642      	mov	r2, r8
 800e090:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800e094:	464b      	mov	r3, r9
 800e096:	4630      	mov	r0, r6
 800e098:	4639      	mov	r1, r7
 800e09a:	f7f2 fabd 	bl	8000618 <__aeabi_dmul>
 800e09e:	3c01      	subs	r4, #1
 800e0a0:	4606      	mov	r6, r0
 800e0a2:	460f      	mov	r7, r1
 800e0a4:	e713      	b.n	800dece <__kernel_rem_pio2+0x2c6>
 800e0a6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800e0aa:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800e0ae:	f7f2 fab3 	bl	8000618 <__aeabi_dmul>
 800e0b2:	4602      	mov	r2, r0
 800e0b4:	460b      	mov	r3, r1
 800e0b6:	4648      	mov	r0, r9
 800e0b8:	4651      	mov	r1, sl
 800e0ba:	f7f2 f8f7 	bl	80002ac <__adddf3>
 800e0be:	3701      	adds	r7, #1
 800e0c0:	4681      	mov	r9, r0
 800e0c2:	468a      	mov	sl, r1
 800e0c4:	9b00      	ldr	r3, [sp, #0]
 800e0c6:	429f      	cmp	r7, r3
 800e0c8:	dc02      	bgt.n	800e0d0 <__kernel_rem_pio2+0x4c8>
 800e0ca:	9b06      	ldr	r3, [sp, #24]
 800e0cc:	429f      	cmp	r7, r3
 800e0ce:	ddea      	ble.n	800e0a6 <__kernel_rem_pio2+0x49e>
 800e0d0:	9a06      	ldr	r2, [sp, #24]
 800e0d2:	ab48      	add	r3, sp, #288	; 0x120
 800e0d4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800e0d8:	e9c6 9a00 	strd	r9, sl, [r6]
 800e0dc:	3c01      	subs	r4, #1
 800e0de:	e6fa      	b.n	800ded6 <__kernel_rem_pio2+0x2ce>
 800e0e0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e0e2:	2b02      	cmp	r3, #2
 800e0e4:	dc0b      	bgt.n	800e0fe <__kernel_rem_pio2+0x4f6>
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	dc39      	bgt.n	800e15e <__kernel_rem_pio2+0x556>
 800e0ea:	d05d      	beq.n	800e1a8 <__kernel_rem_pio2+0x5a0>
 800e0ec:	9b02      	ldr	r3, [sp, #8]
 800e0ee:	f003 0007 	and.w	r0, r3, #7
 800e0f2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800e0f6:	ecbd 8b02 	vpop	{d8}
 800e0fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0fe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e100:	2b03      	cmp	r3, #3
 800e102:	d1f3      	bne.n	800e0ec <__kernel_rem_pio2+0x4e4>
 800e104:	9b05      	ldr	r3, [sp, #20]
 800e106:	9500      	str	r5, [sp, #0]
 800e108:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800e10c:	eb0d 0403 	add.w	r4, sp, r3
 800e110:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800e114:	46a2      	mov	sl, r4
 800e116:	9b00      	ldr	r3, [sp, #0]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	f1aa 0a08 	sub.w	sl, sl, #8
 800e11e:	dc69      	bgt.n	800e1f4 <__kernel_rem_pio2+0x5ec>
 800e120:	46aa      	mov	sl, r5
 800e122:	f1ba 0f01 	cmp.w	sl, #1
 800e126:	f1a4 0408 	sub.w	r4, r4, #8
 800e12a:	f300 8083 	bgt.w	800e234 <__kernel_rem_pio2+0x62c>
 800e12e:	9c05      	ldr	r4, [sp, #20]
 800e130:	ab48      	add	r3, sp, #288	; 0x120
 800e132:	441c      	add	r4, r3
 800e134:	2000      	movs	r0, #0
 800e136:	2100      	movs	r1, #0
 800e138:	2d01      	cmp	r5, #1
 800e13a:	f300 809a 	bgt.w	800e272 <__kernel_rem_pio2+0x66a>
 800e13e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800e142:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800e146:	f1bb 0f00 	cmp.w	fp, #0
 800e14a:	f040 8098 	bne.w	800e27e <__kernel_rem_pio2+0x676>
 800e14e:	9b04      	ldr	r3, [sp, #16]
 800e150:	e9c3 7800 	strd	r7, r8, [r3]
 800e154:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800e158:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e15c:	e7c6      	b.n	800e0ec <__kernel_rem_pio2+0x4e4>
 800e15e:	9e05      	ldr	r6, [sp, #20]
 800e160:	ab48      	add	r3, sp, #288	; 0x120
 800e162:	441e      	add	r6, r3
 800e164:	462c      	mov	r4, r5
 800e166:	2000      	movs	r0, #0
 800e168:	2100      	movs	r1, #0
 800e16a:	2c00      	cmp	r4, #0
 800e16c:	da33      	bge.n	800e1d6 <__kernel_rem_pio2+0x5ce>
 800e16e:	f1bb 0f00 	cmp.w	fp, #0
 800e172:	d036      	beq.n	800e1e2 <__kernel_rem_pio2+0x5da>
 800e174:	4602      	mov	r2, r0
 800e176:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e17a:	9c04      	ldr	r4, [sp, #16]
 800e17c:	e9c4 2300 	strd	r2, r3, [r4]
 800e180:	4602      	mov	r2, r0
 800e182:	460b      	mov	r3, r1
 800e184:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800e188:	f7f2 f88e 	bl	80002a8 <__aeabi_dsub>
 800e18c:	ae4a      	add	r6, sp, #296	; 0x128
 800e18e:	2401      	movs	r4, #1
 800e190:	42a5      	cmp	r5, r4
 800e192:	da29      	bge.n	800e1e8 <__kernel_rem_pio2+0x5e0>
 800e194:	f1bb 0f00 	cmp.w	fp, #0
 800e198:	d002      	beq.n	800e1a0 <__kernel_rem_pio2+0x598>
 800e19a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e19e:	4619      	mov	r1, r3
 800e1a0:	9b04      	ldr	r3, [sp, #16]
 800e1a2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e1a6:	e7a1      	b.n	800e0ec <__kernel_rem_pio2+0x4e4>
 800e1a8:	9c05      	ldr	r4, [sp, #20]
 800e1aa:	ab48      	add	r3, sp, #288	; 0x120
 800e1ac:	441c      	add	r4, r3
 800e1ae:	2000      	movs	r0, #0
 800e1b0:	2100      	movs	r1, #0
 800e1b2:	2d00      	cmp	r5, #0
 800e1b4:	da09      	bge.n	800e1ca <__kernel_rem_pio2+0x5c2>
 800e1b6:	f1bb 0f00 	cmp.w	fp, #0
 800e1ba:	d002      	beq.n	800e1c2 <__kernel_rem_pio2+0x5ba>
 800e1bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e1c0:	4619      	mov	r1, r3
 800e1c2:	9b04      	ldr	r3, [sp, #16]
 800e1c4:	e9c3 0100 	strd	r0, r1, [r3]
 800e1c8:	e790      	b.n	800e0ec <__kernel_rem_pio2+0x4e4>
 800e1ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e1ce:	f7f2 f86d 	bl	80002ac <__adddf3>
 800e1d2:	3d01      	subs	r5, #1
 800e1d4:	e7ed      	b.n	800e1b2 <__kernel_rem_pio2+0x5aa>
 800e1d6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800e1da:	f7f2 f867 	bl	80002ac <__adddf3>
 800e1de:	3c01      	subs	r4, #1
 800e1e0:	e7c3      	b.n	800e16a <__kernel_rem_pio2+0x562>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	460b      	mov	r3, r1
 800e1e6:	e7c8      	b.n	800e17a <__kernel_rem_pio2+0x572>
 800e1e8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800e1ec:	f7f2 f85e 	bl	80002ac <__adddf3>
 800e1f0:	3401      	adds	r4, #1
 800e1f2:	e7cd      	b.n	800e190 <__kernel_rem_pio2+0x588>
 800e1f4:	e9da 8900 	ldrd	r8, r9, [sl]
 800e1f8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800e1fc:	9b00      	ldr	r3, [sp, #0]
 800e1fe:	3b01      	subs	r3, #1
 800e200:	9300      	str	r3, [sp, #0]
 800e202:	4632      	mov	r2, r6
 800e204:	463b      	mov	r3, r7
 800e206:	4640      	mov	r0, r8
 800e208:	4649      	mov	r1, r9
 800e20a:	f7f2 f84f 	bl	80002ac <__adddf3>
 800e20e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e212:	4602      	mov	r2, r0
 800e214:	460b      	mov	r3, r1
 800e216:	4640      	mov	r0, r8
 800e218:	4649      	mov	r1, r9
 800e21a:	f7f2 f845 	bl	80002a8 <__aeabi_dsub>
 800e21e:	4632      	mov	r2, r6
 800e220:	463b      	mov	r3, r7
 800e222:	f7f2 f843 	bl	80002ac <__adddf3>
 800e226:	ed9d 7b06 	vldr	d7, [sp, #24]
 800e22a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e22e:	ed8a 7b00 	vstr	d7, [sl]
 800e232:	e770      	b.n	800e116 <__kernel_rem_pio2+0x50e>
 800e234:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e238:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800e23c:	4640      	mov	r0, r8
 800e23e:	4632      	mov	r2, r6
 800e240:	463b      	mov	r3, r7
 800e242:	4649      	mov	r1, r9
 800e244:	f7f2 f832 	bl	80002ac <__adddf3>
 800e248:	e9cd 0100 	strd	r0, r1, [sp]
 800e24c:	4602      	mov	r2, r0
 800e24e:	460b      	mov	r3, r1
 800e250:	4640      	mov	r0, r8
 800e252:	4649      	mov	r1, r9
 800e254:	f7f2 f828 	bl	80002a8 <__aeabi_dsub>
 800e258:	4632      	mov	r2, r6
 800e25a:	463b      	mov	r3, r7
 800e25c:	f7f2 f826 	bl	80002ac <__adddf3>
 800e260:	ed9d 7b00 	vldr	d7, [sp]
 800e264:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e268:	ed84 7b00 	vstr	d7, [r4]
 800e26c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e270:	e757      	b.n	800e122 <__kernel_rem_pio2+0x51a>
 800e272:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e276:	f7f2 f819 	bl	80002ac <__adddf3>
 800e27a:	3d01      	subs	r5, #1
 800e27c:	e75c      	b.n	800e138 <__kernel_rem_pio2+0x530>
 800e27e:	9b04      	ldr	r3, [sp, #16]
 800e280:	9a04      	ldr	r2, [sp, #16]
 800e282:	601f      	str	r7, [r3, #0]
 800e284:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800e288:	605c      	str	r4, [r3, #4]
 800e28a:	609d      	str	r5, [r3, #8]
 800e28c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e290:	60d3      	str	r3, [r2, #12]
 800e292:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e296:	6110      	str	r0, [r2, #16]
 800e298:	6153      	str	r3, [r2, #20]
 800e29a:	e727      	b.n	800e0ec <__kernel_rem_pio2+0x4e4>
 800e29c:	41700000 	.word	0x41700000
 800e2a0:	3e700000 	.word	0x3e700000
 800e2a4:	00000000 	.word	0x00000000

0800e2a8 <scalbn>:
 800e2a8:	b570      	push	{r4, r5, r6, lr}
 800e2aa:	ec55 4b10 	vmov	r4, r5, d0
 800e2ae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e2b2:	4606      	mov	r6, r0
 800e2b4:	462b      	mov	r3, r5
 800e2b6:	b999      	cbnz	r1, 800e2e0 <scalbn+0x38>
 800e2b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e2bc:	4323      	orrs	r3, r4
 800e2be:	d03f      	beq.n	800e340 <scalbn+0x98>
 800e2c0:	4b35      	ldr	r3, [pc, #212]	; (800e398 <scalbn+0xf0>)
 800e2c2:	4629      	mov	r1, r5
 800e2c4:	ee10 0a10 	vmov	r0, s0
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	f7f2 f9a5 	bl	8000618 <__aeabi_dmul>
 800e2ce:	4b33      	ldr	r3, [pc, #204]	; (800e39c <scalbn+0xf4>)
 800e2d0:	429e      	cmp	r6, r3
 800e2d2:	4604      	mov	r4, r0
 800e2d4:	460d      	mov	r5, r1
 800e2d6:	da10      	bge.n	800e2fa <scalbn+0x52>
 800e2d8:	a327      	add	r3, pc, #156	; (adr r3, 800e378 <scalbn+0xd0>)
 800e2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2de:	e01f      	b.n	800e320 <scalbn+0x78>
 800e2e0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800e2e4:	4291      	cmp	r1, r2
 800e2e6:	d10c      	bne.n	800e302 <scalbn+0x5a>
 800e2e8:	ee10 2a10 	vmov	r2, s0
 800e2ec:	4620      	mov	r0, r4
 800e2ee:	4629      	mov	r1, r5
 800e2f0:	f7f1 ffdc 	bl	80002ac <__adddf3>
 800e2f4:	4604      	mov	r4, r0
 800e2f6:	460d      	mov	r5, r1
 800e2f8:	e022      	b.n	800e340 <scalbn+0x98>
 800e2fa:	460b      	mov	r3, r1
 800e2fc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e300:	3936      	subs	r1, #54	; 0x36
 800e302:	f24c 3250 	movw	r2, #50000	; 0xc350
 800e306:	4296      	cmp	r6, r2
 800e308:	dd0d      	ble.n	800e326 <scalbn+0x7e>
 800e30a:	2d00      	cmp	r5, #0
 800e30c:	a11c      	add	r1, pc, #112	; (adr r1, 800e380 <scalbn+0xd8>)
 800e30e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e312:	da02      	bge.n	800e31a <scalbn+0x72>
 800e314:	a11c      	add	r1, pc, #112	; (adr r1, 800e388 <scalbn+0xe0>)
 800e316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e31a:	a319      	add	r3, pc, #100	; (adr r3, 800e380 <scalbn+0xd8>)
 800e31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e320:	f7f2 f97a 	bl	8000618 <__aeabi_dmul>
 800e324:	e7e6      	b.n	800e2f4 <scalbn+0x4c>
 800e326:	1872      	adds	r2, r6, r1
 800e328:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e32c:	428a      	cmp	r2, r1
 800e32e:	dcec      	bgt.n	800e30a <scalbn+0x62>
 800e330:	2a00      	cmp	r2, #0
 800e332:	dd08      	ble.n	800e346 <scalbn+0x9e>
 800e334:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e338:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e33c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e340:	ec45 4b10 	vmov	d0, r4, r5
 800e344:	bd70      	pop	{r4, r5, r6, pc}
 800e346:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e34a:	da08      	bge.n	800e35e <scalbn+0xb6>
 800e34c:	2d00      	cmp	r5, #0
 800e34e:	a10a      	add	r1, pc, #40	; (adr r1, 800e378 <scalbn+0xd0>)
 800e350:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e354:	dac0      	bge.n	800e2d8 <scalbn+0x30>
 800e356:	a10e      	add	r1, pc, #56	; (adr r1, 800e390 <scalbn+0xe8>)
 800e358:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e35c:	e7bc      	b.n	800e2d8 <scalbn+0x30>
 800e35e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e362:	3236      	adds	r2, #54	; 0x36
 800e364:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e368:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e36c:	4620      	mov	r0, r4
 800e36e:	4b0c      	ldr	r3, [pc, #48]	; (800e3a0 <scalbn+0xf8>)
 800e370:	2200      	movs	r2, #0
 800e372:	e7d5      	b.n	800e320 <scalbn+0x78>
 800e374:	f3af 8000 	nop.w
 800e378:	c2f8f359 	.word	0xc2f8f359
 800e37c:	01a56e1f 	.word	0x01a56e1f
 800e380:	8800759c 	.word	0x8800759c
 800e384:	7e37e43c 	.word	0x7e37e43c
 800e388:	8800759c 	.word	0x8800759c
 800e38c:	fe37e43c 	.word	0xfe37e43c
 800e390:	c2f8f359 	.word	0xc2f8f359
 800e394:	81a56e1f 	.word	0x81a56e1f
 800e398:	43500000 	.word	0x43500000
 800e39c:	ffff3cb0 	.word	0xffff3cb0
 800e3a0:	3c900000 	.word	0x3c900000

0800e3a4 <_init>:
 800e3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3a6:	bf00      	nop
 800e3a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3aa:	bc08      	pop	{r3}
 800e3ac:	469e      	mov	lr, r3
 800e3ae:	4770      	bx	lr

0800e3b0 <_fini>:
 800e3b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3b2:	bf00      	nop
 800e3b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3b6:	bc08      	pop	{r3}
 800e3b8:	469e      	mov	lr, r3
 800e3ba:	4770      	bx	lr
