Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/01/99 10:35:02

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

bb12_top_flash_2_ram
      EPF6010ATC100-1      25       38       0   120         13 %

User Pins:                 25       38       0  



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6010ATC100-1 are preliminary


Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt

** STATE MACHINE ASSIGNMENTS **


|BB12_LOAD_FLASH_2_RAM:2|state: MACHINE
        OF BITS (
           |BB12_LOAD_FLASH_2_RAM:2|state~6,
           |BB12_LOAD_FLASH_2_RAM:2|state~5,
           |BB12_LOAD_FLASH_2_RAM:2|state~4,
           |BB12_LOAD_FLASH_2_RAM:2|state~3,
           |BB12_LOAD_FLASH_2_RAM:2|state~2,
           |BB12_LOAD_FLASH_2_RAM:2|state~1
        )
        WITH STATES (
                            init = B"000000", 
           s0_burst_ramload_init = B"110000", 
          s1_burst_ramload_count = B"101000", 
          s2_burst_ramload_delay = B"100100", 
          s3_burst_ramload_delay = B"100010", 
           s4_burst_ramload_test = B"100001"
);


|BB12_FLASH_BURST_RAM_ON:3|state: MACHINE
        OF BITS (
           |BB12_FLASH_BURST_RAM_ON:3|state~3,
           |BB12_FLASH_BURST_RAM_ON:3|state~2,
           |BB12_FLASH_BURST_RAM_ON:3|state~1
        )
        WITH STATES (
                s0_burst_ramload = B"000", 
          s1_burst_ramload_count = B"110", 
           s2_burst_ramload_test = B"101"
);


|BB12_MAKE_BURSTSTOP:4|state: MACHINE
        OF BITS (
           |BB12_MAKE_BURSTSTOP:4|state~3,
           |BB12_MAKE_BURSTSTOP:4|state~2,
           |BB12_MAKE_BURSTSTOP:4|state~1
        )
        WITH STATES (
                    s0_burststop = B"000", 
              s1_burststop_count = B"110", 
               s2_burststop_test = B"101"
);



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt

** FILE HIERARCHY **



|tribuf:9|
|tribuf:57|
|tribuf:56|
|tribuf:35|
|tribuf:40|
|tribuf:39|
|tribuf:38|
|tribuf:37|
|tribuf:26|
|tribuf:25|
|tribuf:24|
|tribuf:23|
|tribuf:21|
|tribuf:20|
|tribuf:19|
|tribuf:18|
|tribuf:17|
|tribuf:53|
|tribuf:8|
|tribuf:7|
|tribuf:6|
|tribuf:5|
|tribuf:1|
|tribuf:16|
|tribuf:15|
|tribuf:14|
|tribuf:13|
|tribuf:12|
|tribuf:11|
|tribuf:10|
|tribuf:33|
|tribuf:32|
|tribuf:31|
|tribuf:30|
|tribuf:29|
|tribuf:28|
|tribuf:27|
|bb12_load_flash_2_ram:2|
|bb12_load_flash_2_ram:2|lpm_add_sub:172|
|bb12_load_flash_2_ram:2|lpm_add_sub:172|addcore:adder|
|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:result_ext_latency_ffs|
|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:carry_ext_latency_ffs|
|bb12_load_flash_2_ram:2|lpm_add_sub:172|altshift:oflow_ext_latency_ffs|
|bb12_load_flash_2_ram:2|lpm_add_sub:263|
|bb12_load_flash_2_ram:2|lpm_add_sub:263|addcore:adder|
|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:result_ext_latency_ffs|
|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:carry_ext_latency_ffs|
|bb12_load_flash_2_ram:2|lpm_add_sub:263|altshift:oflow_ext_latency_ffs|
|bb12_flash_burst_ram_on:3|
|bb12_flash_burst_ram_on:3|lpm_add_sub:175|
|bb12_flash_burst_ram_on:3|lpm_add_sub:175|addcore:adder|
|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:result_ext_latency_ffs|
|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:carry_ext_latency_ffs|
|bb12_flash_burst_ram_on:3|lpm_add_sub:175|altshift:oflow_ext_latency_ffs|
|bb12_make_burststop:4|
|bb12_make_burststop:4|lpm_add_sub:134|
|bb12_make_burststop:4|lpm_add_sub:134|addcore:adder|
|bb12_make_burststop:4|lpm_add_sub:134|altshift:result_ext_latency_ffs|
|bb12_make_burststop:4|lpm_add_sub:134|altshift:carry_ext_latency_ffs|
|bb12_make_burststop:4|lpm_add_sub:134|altshift:oflow_ext_latency_ffs|


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

***** Logic for device 'bb12_top_flash_2_ram' compiled without errors.




Device: EPF6010ATC100-1

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** ERROR SUMMARY **

Info: Chip 'bb12_top_flash_2_ram' in device 'EPF6010ATC100-1' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                             
                          P P P P P                                          
                          G G G G G P P                                      
                          A A A A A G G       P                              
                          1 1 1 1 1 A A       G                              
                          _ _ _ _ _ 1 1       A                              
                          B B B B B _ _       1                              
                          B B B B B B B       _                              
                          1 1 1 1 1 B B       B                              
                          _ _ _ _ _ 1 1       B                              
                          F F F F F _ _       1                              
                          L L L L L B B       _                              
                          A A A A A U U R R R S         R R R R R R R R R    
                          S S S S S R R E E E T         A A A A A A A A A R  
                          H H H H H S S S S S O       ^ M M M M M M M M M A  
                          d d d d d T T E E E P ^     D d d d d d d d d d M  
                          a a a a a a a R R R L D     A a a a a a a a a a a  
                          t t t t t d d V V V O C V G T t t t t t t t t t d  
                          a a a a a r r E E E A L C N A a a a a a a a a a r  
                          0 8 3 4 7 2 8 D D D D K C D 0 8 7 6 5 4 3 2 1 0 6  
                        ----------------------------------------------------_ 
                       / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
                      /     99  97  95  93  91  89  87  85  83  81  79  77    | 
 PGA1_BB1_FLASHdata1 |  1                                                    75 | RAMadr5 
 PGA1_BB1_FLASHdata2 |  2                                                    74 | RAMadr4 
                N.C. |  3                                                    73 | RAMadr3 
                ^nCE |  4                                                    72 | ^CONF_DONE 
                 GND |  5                                                    71 | VCC 
                 VCC |  6                                                    70 | GND 
                N.C. |  7                                                    69 | RESERVED 
            RESERVED |  8                                                    68 | N.C. 
            RESERVED |  9                                                    67 | RAMadr2 
            RESERVED | 10                                                    66 | RAMadr1 
            RESERVED | 11                                                    65 | RAMadr0 
                 CLK | 12                                                    64 | PGA1_BB1_WE 
PGA1_BB1_START_BURST | 13                  EPF6010ATC100-1                   63 | GND 
  PGA1_BB1_BURSTadr9 | 14                                                    62 | PGA1_BB1_BURST_ON 
 PGA1_BB1_BURSTadr10 | 15                                                    61 | PGA1_BB1_SYSTEM 
 PGA1_BB1_BURSTadr11 | 16                                                    60 | PGA1_BB1_FLASHadr11 
       PGA1_BB1_FH_G | 17                                                    59 | PGA1_BB1_FLASHadr10 
            RESERVED | 18                                                    58 | PGA1_BB1_FLASHadr9 
                N.C. | 19                                                    57 | PGA1_BB1_FLASHadr8 
                 GND | 20                                                    56 | N.C. 
                 VCC | 21                                                    55 | N.C. 
               ^MSEL | 22                                                    54 | VCC 
            RESERVED | 23                                                    53 | GND 
  PGA1_BB1_BURSTadr7 | 24                                                    52 | N.C. 
  PGA1_BB1_BURSTadr6 | 25                                                    51 | &PGA1_BB1_FLASHadr7 
                     |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
                      \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
                       \----------------------------------------------------- 
                          P P P P P P P F F F ^ G V ^ F F F F P P P P P P P  
                          G G G G G G G b b b n N C n b b b b G G G G G G G  
                          A A A A A A A b b b C D C S b b b b A A A A A A A  
                          1 1 1 1 1 1 1 1 1 1 O     T 1 1 1 1 1 1 1 1 1 1 1  
                          _ _ _ _ _ _ _ s s s N     A s s s s _ _ _ _ _ _ _  
                          B B B B B B B a a a F     T a a a a B B B B B B B  
                          B B B B B B B m m m I     U m m m m B B B B B B B  
                          1 1 1 1 1 1 1 0 1 2 G     S 3 4 5 6 1 1 1 1 1 1 1  
                          _ _ _ _ _ _ _                       _ _ _ _ _ _ _  
                          B B B F F B B                       F F F F F F F  
                          U U U L L U U                       L L L L L L L  
                          R R R A A R R                       A A A A A A A  
                          S S S S S S S                       S S S S S S S  
                          T T T H H T T                       H H H H H H H  
                          a a a d d a a                       a a a a a a a  
                          d d d a a d d                       d d d d d d d  
                          r r r t t r r                       r r r r r r r  
                          5 4 3 a a 1 0                       0 1 2 3 4 5 6  
                                5 6                                          
                                                                             


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       2/10( 20%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
A12      6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
A13      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A14      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A15      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A16      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A17      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A18      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A19      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A20      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A21      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A22      9/10( 90%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    5/22( 22%)      0/4
B2       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
B5      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    6/22( 27%)      0/4
B7       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
B9       8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      0/4
B12      3/10( 30%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
B22      8/10( 80%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
C3       6/10( 60%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C7       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
C10      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      0/4
C14      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
C22      4/10( 40%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D4       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    4/22( 18%)      0/4
D6       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
D8       8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    4/22( 18%)      0/4
D11      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
D16      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
D17      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
D18      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
D19      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
D20      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
D22      3/10( 30%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                            60/67     ( 89%)
Total logic cells used:                        120/880    ( 13%)
Average fan-in:                                 2.95/4    ( 73%)
Total fan-in:                                 355/3520    ( 10%)

Total input pins required:                      25
Total output pins required:                     38
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    120
Total flipflops required:                       44
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                        61/ 880   (  6%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      2   0   0   0   0   0   0   0   0   0   0   6   1   1   1   1   1   1   1   1   1   9     26
 B:      0   7   0   0  10   0   1   0   8   0   0   3   0   0   0   0   0   0   0   0   0   8     37
 C:      0   0   6   0   0   0   7   0   0   8   0   0   0   1   0   0   0   0   0   0   0   4     26
 D:      0   0   0   7   0   7   0   8   0   0   1   0   0   0   0   1   1   1   1   1   0   3     31

Total:   2   7   6   7  10   7   8   8   8   8   1   9   1   2   1   2   2   2   2   2   1  24    120



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  12      -    -    --      INPUT  G            0    0    0    0  CLK
  32      -    -    06      INPUT               0    0    0    1  PGA1_BB1_BURSTadr0
  31      -    -    05      INPUT               0    0    0    1  PGA1_BB1_BURSTadr1
  95      -    -    05      INPUT               0    0    0    1  PGA1_BB1_BURSTadr2
  28      -    D    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr3
  27      -    D    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr4
  26      -    D    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr5
  25      -    D    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr6
  24      -    D    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr7
  94      -    -    07      INPUT               0    0    0    1  PGA1_BB1_BURSTadr8
  14      -    C    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr9
  15      -    C    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr10
  16      -    C    --      INPUT               0    0    0    1  PGA1_BB1_BURSTadr11
  62      -    -    --      INPUT               0    0    0   11  PGA1_BB1_BURST_ON
  17      -    C    --      INPUT               0    0    0    1  PGA1_BB1_FH_G
 100      -    A    --      INPUT               0    0    0    1  PGA1_BB1_FLASHdata0
   1      -    A    --      INPUT               0    0    0    1  PGA1_BB1_FLASHdata1
   2      -    A    --      INPUT               0    0    0    1  PGA1_BB1_FLASHdata2
  98      -    -    01      INPUT               0    0    0    1  PGA1_BB1_FLASHdata3
  97      -    -    02      INPUT               0    0    0    1  PGA1_BB1_FLASHdata4
  29      -    -    02      INPUT               0    0    0    1  PGA1_BB1_FLASHdata5
  30      -    -    03      INPUT               0    0    0    1  PGA1_BB1_FLASHdata6
  96      -    -    04      INPUT               0    0    0    1  PGA1_BB1_FLASHdata7
  99      -    A    --      INPUT               0    0    0    1  PGA1_BB1_FLASHdata8
  13      -    -    --      INPUT               0    0    0    8  PGA1_BB1_START_BURST


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  33      -    -    07        TRI           $   0    1    0    0  Fbb1sam0
  34      -    -    09        TRI           $   0    1    0    0  Fbb1sam1
  35      -    -    10        TRI               0    1    0    0  Fbb1sam2
  40      -    -    12        TRI               0    1    0    0  Fbb1sam3
  41      -    -    13        TRI               0    1    0    0  Fbb1sam4
  42      -    -    15        TRI               0    1    0    0  Fbb1sam5
  43      -    -    16        TRI               0    1    0    0  Fbb1sam6
  44      -    -    17        TRI               0    1    0    0  PGA1_BB1_FLASHadr0
  45      -    -    18        TRI               0    1    0    0  PGA1_BB1_FLASHadr1
  46      -    -    19        TRI           $   0    1    0    0  PGA1_BB1_FLASHadr2
  47      -    -    21        TRI               0    1    0    0  PGA1_BB1_FLASHadr3
  48      -    -    22        TRI               0    1    0    0  PGA1_BB1_FLASHadr4
  49      -    D    --        TRI           $   0    1    0    0  PGA1_BB1_FLASHadr5
  50      -    D    --        TRI           $   0    1    0    0  PGA1_BB1_FLASHadr6
  51      -    D    --        TRI           $   0    1    0    0  PGA1_BB1_FLASHadr7
  57      -    C    --        TRI               0    1    0    0  PGA1_BB1_FLASHadr8
  58      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_FLASHadr9
  59      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_FLASHadr10
  60      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_FLASHadr11
  90      -    -    11     OUTPUT               0    1    0    0  PGA1_BB1_STOPLOAD
  61      -    C    --        TRI           $   0    1    0    0  PGA1_BB1_SYSTEM
  64      -    B    --        TRI           $   0    1    0    0  PGA1_BB1_WE
  65      -    B    --        TRI               0    1    0    0  RAMadr0
  66      -    B    --        TRI               0    1    0    0  RAMadr1
  67      -    B    --        TRI           $   0    1    0    0  RAMadr2
  73      -    A    --        TRI               0    1    0    0  RAMadr3
  74      -    A    --        TRI               0    1    0    0  RAMadr4
  75      -    A    --        TRI           $   0    1    0    0  RAMadr5
  76      -    A    --        TRI           $   0    1    0    0  RAMadr6
  77      -    A    --        TRI               0    1    0    0  RAMdata0
  78      -    -    21        TRI           $   0    1    0    0  RAMdata1
  79      -    -    20        TRI           $   0    1    0    0  RAMdata2
  80      -    -    19        TRI           $   0    1    0    0  RAMdata3
  81      -    -    18        TRI           $   0    1    0    0  RAMdata4
  82      -    -    17        TRI           $   0    1    0    0  RAMdata5
  83      -    -    16        TRI           $   0    1    0    0  RAMdata6
  84      -    -    14        TRI           $   0    1    0    0  RAMdata7
  85      -    -    13        TRI           $   0    1    0    0  RAMdata8


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -     10    B    05       AND2              0    3    0    3  |BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:79
   -      3    B    05       AND2              0    3    0    3  |BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:87
   -      1    B    09       AND2              0    2    0    1  |BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:91
   -      3    B    02        DFF   +          0    1    0    2  |BB12_FLASH_BURST_RAM_ON:3|state~1
   -      7    B    02        DFF   +          1    3    0   10  |BB12_FLASH_BURST_RAM_ON:3|state~2
   -      4    B    02       AND2    s         0    2    0    1  |BB12_FLASH_BURST_RAM_ON:3|state~3~2
   -      6    B    02        DFF   +          1    3    0   11  |BB12_FLASH_BURST_RAM_ON:3|state~3
   -      1    B    02        DFF   +          1    3    0    7  |BB12_FLASH_BURST_RAM_ON:3|:3
   -      7    B    09        DFF   +          1    3    0    3  |BB12_FLASH_BURST_RAM_ON:3|burst_count7 (|BB12_FLASH_BURST_RAM_ON:3|:5)
   -      2    B    09        DFF   +          1    3    0    4  |BB12_FLASH_BURST_RAM_ON:3|burst_count6 (|BB12_FLASH_BURST_RAM_ON:3|:6)
   -      8    B    09        DFF   +          1    3    0    5  |BB12_FLASH_BURST_RAM_ON:3|burst_count5 (|BB12_FLASH_BURST_RAM_ON:3|:7)
   -      7    B    05        DFF   +          1    3    0    4  |BB12_FLASH_BURST_RAM_ON:3|burst_count4 (|BB12_FLASH_BURST_RAM_ON:3|:8)
   -      8    B    05        DFF   +          1    3    0    5  |BB12_FLASH_BURST_RAM_ON:3|burst_count3 (|BB12_FLASH_BURST_RAM_ON:3|:9)
   -      4    B    05        DFF   +          1    3    0    4  |BB12_FLASH_BURST_RAM_ON:3|burst_count2 (|BB12_FLASH_BURST_RAM_ON:3|:10)
   -      8    B    02        DFF   +          1    3    0    5  |BB12_FLASH_BURST_RAM_ON:3|burst_count1 (|BB12_FLASH_BURST_RAM_ON:3|:11)
   -      6    B    07        DFF   +          1    3    0    5  |BB12_FLASH_BURST_RAM_ON:3|burst_count0 (|BB12_FLASH_BURST_RAM_ON:3|:12)
   -      9    B    05        OR2    s         0    3    0    1  |BB12_FLASH_BURST_RAM_ON:3|~217~1
   -      3    B    09        OR2    s         0    3    0    1  |BB12_FLASH_BURST_RAM_ON:3|~217~2
   -      5    B    05        OR2        !     0    4    0    3  |BB12_FLASH_BURST_RAM_ON:3|:217
   -      9    B    09        OR2    s         0    4    0    1  |BB12_FLASH_BURST_RAM_ON:3|~256~1
   -      4    B    09        OR2    s         0    4    0    1  |BB12_FLASH_BURST_RAM_ON:3|~266~1
   -      6    B    09        OR2    s         0    3    0    1  |BB12_FLASH_BURST_RAM_ON:3|~275~1
   -      2    B    05        OR2    s         0    4    0    1  |BB12_FLASH_BURST_RAM_ON:3|~284~1
   -      6    B    05        OR2    s         0    3    0    1  |BB12_FLASH_BURST_RAM_ON:3|~293~1
   -      1    B    05        OR2    s         0    4    0    1  |BB12_FLASH_BURST_RAM_ON:3|~302~1
   -      2    B    02        OR2    s         0    3    0    1  |BB12_FLASH_BURST_RAM_ON:3|~311~1
   -      6    A    12       AND2              0    3    0    3  |BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:125
   -      3    A    12       AND2              0    3    0    2  |BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:133
   -      1    D    08        OR2        !     0    3    0    4  |BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:125
   -      1    D    04        OR2        !     0    2    0    4  |BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:129
   -      7    D    06        OR2        !     0    4    0    2  |BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:137
   -      8    B    22        DFF   +          0    1    0    2  |BB12_LOAD_FLASH_2_RAM:2|state~1
   -      9    B    22        DFF   +          0    1    0    3  |BB12_LOAD_FLASH_2_RAM:2|state~2
   -      2    B    22        DFF   +          0    3    0    3  |BB12_LOAD_FLASH_2_RAM:2|state~3
   -      9    A    22        DFF   +          0    2    0   10  |BB12_LOAD_FLASH_2_RAM:2|state~4
   -      8    A    22        DFF   +          0    4    0   18  |BB12_LOAD_FLASH_2_RAM:2|state~5
   -      2    D    06       AND2    s         0    2    0    1  |BB12_LOAD_FLASH_2_RAM:2|state~6~2
   -      8    D    04       AND2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|state~6~3
   -      2    D    04       AND2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|state~6~4
   -      8    D    06       AND2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|state~6~5
   -      8    D    08       AND2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|state~6~6
   -      3    D    08       AND2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|state~6~7
   -      3    A    01        DFF   +          0    0    0   18  |BB12_LOAD_FLASH_2_RAM:2|state~6
   -      6    B    22        DFF   +          0    4    1    2  |BB12_LOAD_FLASH_2_RAM:2|:3
   -      1    A    01        DFF   +          0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|:5
   -      6    D    06        DFF   +          0    4    1    2  |BB12_LOAD_FLASH_2_RAM:2|ramadr_count6 (|BB12_LOAD_FLASH_2_RAM:2|:21)
   -      6    D    04        DFF   +          0    4    1    3  |BB12_LOAD_FLASH_2_RAM:2|ramadr_count5 (|BB12_LOAD_FLASH_2_RAM:2|:22)
   -      7    D    04        DFF   +          0    4    1    5  |BB12_LOAD_FLASH_2_RAM:2|ramadr_count4 (|BB12_LOAD_FLASH_2_RAM:2|:23)
   -      1    D    06        DFF   +          0    4    1    4  |BB12_LOAD_FLASH_2_RAM:2|ramadr_count3 (|BB12_LOAD_FLASH_2_RAM:2|:24)
   -      6    D    08        DFF   +          0    4    1    3  |BB12_LOAD_FLASH_2_RAM:2|ramadr_count2 (|BB12_LOAD_FLASH_2_RAM:2|:25)
   -      2    D    08        DFF   +          0    4    1    5  |BB12_LOAD_FLASH_2_RAM:2|ramadr_count1 (|BB12_LOAD_FLASH_2_RAM:2|:26)
   -      7    D    08        DFF   +          0    4    1    6  |BB12_LOAD_FLASH_2_RAM:2|ramadr_count0 (|BB12_LOAD_FLASH_2_RAM:2|:27)
   -      6    A    22        DFF   +          0    4    1    3  |BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount6 (|BB12_LOAD_FLASH_2_RAM:2|:28)
   -      1    A    22        DFF   +          0    4    1    4  |BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount5 (|BB12_LOAD_FLASH_2_RAM:2|:29)
   -      2    A    12        DFF   +          0    4    1    4  |BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount4 (|BB12_LOAD_FLASH_2_RAM:2|:30)
   -      1    A    12        DFF   +          0    4    1    5  |BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount3 (|BB12_LOAD_FLASH_2_RAM:2|:31)
   -      1    B    22        DFF   +          0    4    1    4  |BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount2 (|BB12_LOAD_FLASH_2_RAM:2|:32)
   -      2    B    12        DFF   +          0    4    1    5  |BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount1 (|BB12_LOAD_FLASH_2_RAM:2|:33)
   -      3    B    12        DFF   +          0    4    1    5  |BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount0 (|BB12_LOAD_FLASH_2_RAM:2|:34)
   -      7    A    22        OR2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|~237~1
   -      2    A    22        OR2        !     0    4    0    2  |BB12_LOAD_FLASH_2_RAM:2|:237
   -      7    B    22        OR2    s         0    3    0    8  |BB12_LOAD_FLASH_2_RAM:2|~323~1
   -      3    D    06        OR2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|~323~2
   -      3    D    04        OR2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|~341~1
   -      9    D    04        OR2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|~359~1
   -      9    D    06        OR2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|~377~1
   -      4    D    08        OR2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|~395~1
   -      9    D    08        OR2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|~413~1
   -      9    D    11        OR2    s         0    2    0    6  |BB12_LOAD_FLASH_2_RAM:2|~431~1
   -     10    B    22        OR2              0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|:448
   -     10    A    22        OR2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|~461~1
   -      3    A    22        OR2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|~479~1
   -      4    A    12        OR2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|~497~1
   -      5    A    12        OR2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|~515~1
   -      3    B    22        OR2    s         0    4    0    1  |BB12_LOAD_FLASH_2_RAM:2|~533~1
   -      1    B    12        OR2    s         0    3    0    1  |BB12_LOAD_FLASH_2_RAM:2|~551~1
   -      4    A    22       AND2              0    2    0    1  |BB12_LOAD_FLASH_2_RAM:2|:579
   -      4    C    07       AND2              0    3    0    3  |BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:71
   -      4    C    10       AND2              0    2    0    1  |BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:75
   -      8    C    03        DFF   +          0    3    0    2  |BB12_MAKE_BURSTSTOP:4|state~1
   -      3    C    03        DFF   +          1    3    0    8  |BB12_MAKE_BURSTSTOP:4|state~2
   -      7    C    03       AND2    s         0    2    0    1  |BB12_MAKE_BURSTSTOP:4|state~3~2
   -      6    C    03        DFF   +          1    3    0    9  |BB12_MAKE_BURSTSTOP:4|state~3
   -      1    C    03        DFF   +          0    4    1    1  |BB12_MAKE_BURSTSTOP:4|:4
   -      6    C    10        DFF   +          1    3    0    3  |BB12_MAKE_BURSTSTOP:4|burst_count5 (|BB12_MAKE_BURSTSTOP:4|:6)
   -      1    C    10        DFF   +          1    3    0    4  |BB12_MAKE_BURSTSTOP:4|burst_count4 (|BB12_MAKE_BURSTSTOP:4|:7)
   -      7    C    10        DFF   +          1    3    0    5  |BB12_MAKE_BURSTSTOP:4|burst_count3 (|BB12_MAKE_BURSTSTOP:4|:8)
   -      6    C    07        DFF   +          1    3    0    4  |BB12_MAKE_BURSTSTOP:4|burst_count2 (|BB12_MAKE_BURSTSTOP:4|:9)
   -      1    C    07        DFF   +          1    3    0    5  |BB12_MAKE_BURSTSTOP:4|burst_count1 (|BB12_MAKE_BURSTSTOP:4|:10)
   -      7    C    07        DFF   +          1    3    0    5  |BB12_MAKE_BURSTSTOP:4|burst_count0 (|BB12_MAKE_BURSTSTOP:4|:11)
   -      3    C    10       AND2    s         0    3    0    1  |BB12_MAKE_BURSTSTOP:4|~170~1
   -      3    C    07       AND2              0    4    0    3  |BB12_MAKE_BURSTSTOP:4|:170
   -      8    C    10        OR2    s         0    4    0    1  |BB12_MAKE_BURSTSTOP:4|~218~1
   -      2    C    10        OR2    s         0    4    0    1  |BB12_MAKE_BURSTSTOP:4|~228~1
   -      9    C    10        OR2    s         0    3    0    1  |BB12_MAKE_BURSTSTOP:4|~237~1
   -      2    C    07        OR2    s         0    4    0    1  |BB12_MAKE_BURSTSTOP:4|~246~1
   -      8    C    07        OR2    s         0    3    0    1  |BB12_MAKE_BURSTSTOP:4|~255~1
   -      2    C    03       AND2    s         0    2    0    2  |BB12_MAKE_BURSTSTOP:4|~279~1
   -      2    D    22      LCELL    s         1    0    1    0  |TRIBUF:1|OUT~1 (|TRIBUF:1|~4~1)
   -      3    D    22      LCELL    s         1    0    1    0  |TRIBUF:5|OUT~1 (|TRIBUF:5|~4~1)
   -      2    C    14      LCELL    s         1    0    1    0  |TRIBUF:6|OUT~1 (|TRIBUF:6|~4~1)
   -      2    C    22      LCELL    s         1    0    1    0  |TRIBUF:7|OUT~1 (|TRIBUF:7|~4~1)
   -      3    C    22      LCELL    s         1    0    1    0  |TRIBUF:8|OUT~1 (|TRIBUF:8|~4~1)
   -      4    C    22      LCELL    s         1    0    1    0  |TRIBUF:9|OUT~1 (|TRIBUF:9|~4~1)
   -      2    D    16      LCELL    s         1    0    1    0  |TRIBUF:10|OUT~1 (|TRIBUF:10|~4~1)
   -      2    D    17      LCELL    s         1    0    1    0  |TRIBUF:11|OUT~1 (|TRIBUF:11|~4~1)
   -      1    D    18      LCELL    s         1    0    1    0  |TRIBUF:12|OUT~1 (|TRIBUF:12|~4~1)
   -      3    D    19      LCELL    s         1    0    1    0  |TRIBUF:13|OUT~1 (|TRIBUF:13|~4~1)
   -      2    D    20      LCELL    s         1    0    1    0  |TRIBUF:14|OUT~1 (|TRIBUF:14|~4~1)
   -      1    D    22      LCELL    s         1    0    1    0  |TRIBUF:15|OUT~1 (|TRIBUF:15|~4~1)
   -      2    A    13      LCELL    s         1    0    1    0  |TRIBUF:17|OUT~1 (|TRIBUF:17|~4~1)
   -      6    A    21      LCELL    s         1    0    1    0  |TRIBUF:18|OUT~1 (|TRIBUF:18|~4~1)
   -      6    A    20      LCELL    s         1    0    1    0  |TRIBUF:19|OUT~1 (|TRIBUF:19|~4~1)
   -      6    A    19      LCELL    s         1    0    1    0  |TRIBUF:20|OUT~1 (|TRIBUF:20|~4~1)
   -      1    A    18      LCELL    s         1    0    1    0  |TRIBUF:21|OUT~1 (|TRIBUF:21|~4~1)
   -      6    A    17      LCELL    s         1    0    1    0  |TRIBUF:23|OUT~1 (|TRIBUF:23|~4~1)
   -      6    A    16      LCELL    s         1    0    1    0  |TRIBUF:24|OUT~1 (|TRIBUF:24|~4~1)
   -      6    A    15      LCELL    s         1    0    1    0  |TRIBUF:25|OUT~1 (|TRIBUF:25|~4~1)
   -      6    A    14      LCELL    s         1    0    1    0  |TRIBUF:26|OUT~1 (|TRIBUF:26|~4~1)
   -      1    C    22      LCELL    s         1    0    1    0  |TRIBUF:53|OUT~1 (|TRIBUF:53|~4~1)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      19/ 96( 19%)     1/ 48(  2%)     4/ 48(  8%)    4/20( 20%)      5/20( 25%)     0/20(  0%)
B:       7/ 96(  7%)     8/ 48( 16%)     0/ 48(  0%)    0/20(  0%)      4/20( 20%)     0/20(  0%)
C:       7/ 96(  7%)     6/ 48( 12%)     0/ 48(  0%)    4/20( 20%)      5/20( 25%)     0/20(  0%)
D:      14/ 96( 14%)     7/ 48( 14%)     4/ 48(  8%)    5/20( 25%)      3/20( 15%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      3/20( 15%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      3/20( 15%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      2/20( 10%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      2/20( 10%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      1/20(  5%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      2/20( 10%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
22:      4/20( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       44         CLK


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt
bb12_top_flash_2_ram

** EQUATIONS **

CLK      : INPUT;
PGA1_BB1_BURSTadr0 : INPUT;
PGA1_BB1_BURSTadr1 : INPUT;
PGA1_BB1_BURSTadr2 : INPUT;
PGA1_BB1_BURSTadr3 : INPUT;
PGA1_BB1_BURSTadr4 : INPUT;
PGA1_BB1_BURSTadr5 : INPUT;
PGA1_BB1_BURSTadr6 : INPUT;
PGA1_BB1_BURSTadr7 : INPUT;
PGA1_BB1_BURSTadr8 : INPUT;
PGA1_BB1_BURSTadr9 : INPUT;
PGA1_BB1_BURSTadr10 : INPUT;
PGA1_BB1_BURSTadr11 : INPUT;
PGA1_BB1_BURST_ON : INPUT;
PGA1_BB1_FH_G : INPUT;
PGA1_BB1_FLASHdata0 : INPUT;
PGA1_BB1_FLASHdata1 : INPUT;
PGA1_BB1_FLASHdata2 : INPUT;
PGA1_BB1_FLASHdata3 : INPUT;
PGA1_BB1_FLASHdata4 : INPUT;
PGA1_BB1_FLASHdata5 : INPUT;
PGA1_BB1_FLASHdata6 : INPUT;
PGA1_BB1_FLASHdata7 : INPUT;
PGA1_BB1_FLASHdata8 : INPUT;
PGA1_BB1_START_BURST : INPUT;

-- Node name is 'Fbb1sam0' 
-- Equation name is 'Fbb1sam0', type is output 
Fbb1sam0 = TRI(_LC7_D8, !_LC1_A1);

-- Node name is 'Fbb1sam1' 
-- Equation name is 'Fbb1sam1', type is output 
Fbb1sam1 = TRI(_LC2_D8, !_LC1_A1);

-- Node name is 'Fbb1sam2' 
-- Equation name is 'Fbb1sam2', type is output 
Fbb1sam2 = TRI(_LC6_D8, !_LC1_A1);

-- Node name is 'Fbb1sam3' 
-- Equation name is 'Fbb1sam3', type is output 
Fbb1sam3 = TRI(_LC1_D6, !_LC1_A1);

-- Node name is 'Fbb1sam4' 
-- Equation name is 'Fbb1sam4', type is output 
Fbb1sam4 = TRI(_LC7_D4, !_LC1_A1);

-- Node name is 'Fbb1sam5' 
-- Equation name is 'Fbb1sam5', type is output 
Fbb1sam5 = TRI(_LC6_D4, !_LC1_A1);

-- Node name is 'Fbb1sam6' 
-- Equation name is 'Fbb1sam6', type is output 
Fbb1sam6 = TRI(_LC6_D6, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr0' 
-- Equation name is 'PGA1_BB1_FLASHadr0', type is output 
PGA1_BB1_FLASHadr0 = TRI(_LC2_D16, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr1' 
-- Equation name is 'PGA1_BB1_FLASHadr1', type is output 
PGA1_BB1_FLASHadr1 = TRI(_LC2_D17, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr2' 
-- Equation name is 'PGA1_BB1_FLASHadr2', type is output 
PGA1_BB1_FLASHadr2 = TRI(_LC1_D18, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr3' 
-- Equation name is 'PGA1_BB1_FLASHadr3', type is output 
PGA1_BB1_FLASHadr3 = TRI(_LC3_D19, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr4' 
-- Equation name is 'PGA1_BB1_FLASHadr4', type is output 
PGA1_BB1_FLASHadr4 = TRI(_LC2_D20, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr5' 
-- Equation name is 'PGA1_BB1_FLASHadr5', type is output 
PGA1_BB1_FLASHadr5 = TRI(_LC1_D22, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr6' 
-- Equation name is 'PGA1_BB1_FLASHadr6', type is output 
PGA1_BB1_FLASHadr6 = TRI(_LC2_D22, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr7' 
-- Equation name is 'PGA1_BB1_FLASHadr7', type is output 
PGA1_BB1_FLASHadr7 = TRI(_LC3_D22, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr8' 
-- Equation name is 'PGA1_BB1_FLASHadr8', type is output 
PGA1_BB1_FLASHadr8 = TRI(_LC2_C14, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr9' 
-- Equation name is 'PGA1_BB1_FLASHadr9', type is output 
PGA1_BB1_FLASHadr9 = TRI(_LC2_C22, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr10' 
-- Equation name is 'PGA1_BB1_FLASHadr10', type is output 
PGA1_BB1_FLASHadr10 = TRI(_LC3_C22, !_LC1_A1);

-- Node name is 'PGA1_BB1_FLASHadr11' 
-- Equation name is 'PGA1_BB1_FLASHadr11', type is output 
PGA1_BB1_FLASHadr11 = TRI(_LC4_C22, !_LC1_A1);

-- Node name is 'PGA1_BB1_STOPLOAD' 
-- Equation name is 'PGA1_BB1_STOPLOAD', type is output 
PGA1_BB1_STOPLOAD =  _LC1_C3;

-- Node name is 'PGA1_BB1_SYSTEM' 
-- Equation name is 'PGA1_BB1_SYSTEM', type is output 
PGA1_BB1_SYSTEM = TRI(_LC1_C22, !_LC1_A1);

-- Node name is 'PGA1_BB1_WE' 
-- Equation name is 'PGA1_BB1_WE', type is output 
PGA1_BB1_WE = TRI(_LC6_B22, !_LC1_A1);

-- Node name is 'RAMadr0' 
-- Equation name is 'RAMadr0', type is output 
RAMadr0  = TRI(_LC3_B12, !_LC1_A1);

-- Node name is 'RAMadr1' 
-- Equation name is 'RAMadr1', type is output 
RAMadr1  = TRI(_LC2_B12, !_LC1_A1);

-- Node name is 'RAMadr2' 
-- Equation name is 'RAMadr2', type is output 
RAMadr2  = TRI(_LC1_B22, !_LC1_A1);

-- Node name is 'RAMadr3' 
-- Equation name is 'RAMadr3', type is output 
RAMadr3  = TRI(_LC1_A12, !_LC1_A1);

-- Node name is 'RAMadr4' 
-- Equation name is 'RAMadr4', type is output 
RAMadr4  = TRI(_LC2_A12, !_LC1_A1);

-- Node name is 'RAMadr5' 
-- Equation name is 'RAMadr5', type is output 
RAMadr5  = TRI(_LC1_A22, !_LC1_A1);

-- Node name is 'RAMadr6' 
-- Equation name is 'RAMadr6', type is output 
RAMadr6  = TRI(_LC6_A22, !_LC1_A1);

-- Node name is 'RAMdata0' 
-- Equation name is 'RAMdata0', type is output 
RAMdata0 = TRI(_LC2_A13, !_LC1_A1);

-- Node name is 'RAMdata1' 
-- Equation name is 'RAMdata1', type is output 
RAMdata1 = TRI(_LC6_A21, !_LC1_A1);

-- Node name is 'RAMdata2' 
-- Equation name is 'RAMdata2', type is output 
RAMdata2 = TRI(_LC6_A20, !_LC1_A1);

-- Node name is 'RAMdata3' 
-- Equation name is 'RAMdata3', type is output 
RAMdata3 = TRI(_LC6_A19, !_LC1_A1);

-- Node name is 'RAMdata4' 
-- Equation name is 'RAMdata4', type is output 
RAMdata4 = TRI(_LC1_A18, !_LC1_A1);

-- Node name is 'RAMdata5' 
-- Equation name is 'RAMdata5', type is output 
RAMdata5 = TRI(_LC6_A17, !_LC1_A1);

-- Node name is 'RAMdata6' 
-- Equation name is 'RAMdata6', type is output 
RAMdata6 = TRI(_LC6_A16, !_LC1_A1);

-- Node name is 'RAMdata7' 
-- Equation name is 'RAMdata7', type is output 
RAMdata7 = TRI(_LC6_A15, !_LC1_A1);

-- Node name is 'RAMdata8' 
-- Equation name is 'RAMdata8', type is output 
RAMdata8 = TRI(_LC6_A14, !_LC1_A1);

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:12' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count0' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = DFF( _EQ001, GLOBAL( CLK),  VCC,  VCC);
  _EQ001 = !_LC6_B2 &  _LC6_B7 & !PGA1_BB1_BURST_ON
         #  _LC6_B2 &  _LC6_B7 & !_LC7_B2
         #  _LC6_B2 & !_LC6_B7 &  _LC7_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:11' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count1' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFF( _EQ002, GLOBAL( CLK),  VCC,  VCC);
  _EQ002 = !_LC6_B2 &  _LC8_B2 & !PGA1_BB1_BURST_ON
         #  _LC2_B2 &  _LC6_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:10' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count2' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = DFF( _EQ003, GLOBAL( CLK),  VCC,  VCC);
  _EQ003 =  _LC4_B5 & !_LC6_B2 & !PGA1_BB1_BURST_ON
         #  _LC1_B5 &  _LC6_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:9' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count3' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = DFF( _EQ004, GLOBAL( CLK),  VCC,  VCC);
  _EQ004 = !_LC6_B2 &  _LC8_B5 & !PGA1_BB1_BURST_ON
         #  _LC6_B2 &  _LC6_B5;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:8' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count4' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = DFF( _EQ005, GLOBAL( CLK),  VCC,  VCC);
  _EQ005 = !_LC6_B2 &  _LC7_B5 & !PGA1_BB1_BURST_ON
         #  _LC2_B5 &  _LC6_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:7' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count5' 
-- Equation name is '_LC8_B9', type is buried 
_LC8_B9  = DFF( _EQ006, GLOBAL( CLK),  VCC,  VCC);
  _EQ006 = !_LC6_B2 &  _LC8_B9 & !PGA1_BB1_BURST_ON
         #  _LC6_B2 &  _LC6_B9;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:6' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count6' 
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = DFF( _EQ007, GLOBAL( CLK),  VCC,  VCC);
  _EQ007 =  _LC2_B9 & !_LC6_B2 & !PGA1_BB1_BURST_ON
         #  _LC4_B9 &  _LC6_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:5' = '|BB12_FLASH_BURST_RAM_ON:3|burst_count7' 
-- Equation name is '_LC7_B9', type is buried 
_LC7_B9  = DFF( _EQ008, GLOBAL( CLK),  VCC,  VCC);
  _EQ008 = !_LC6_B2 &  _LC7_B9 & !PGA1_BB1_BURST_ON
         #  _LC6_B2 &  _LC9_B9;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC10_B5', type is buried 
_LC10_B5 = LCELL( _EQ009);
  _EQ009 =  _LC4_B5 &  _LC6_B7 &  _LC8_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ010);
  _EQ010 =  _LC7_B5 &  _LC8_B5 &  _LC10_B5;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|LPM_ADD_SUB:175|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B9', type is buried 
_LC1_B9  = LCELL( _EQ011);
  _EQ011 =  _LC3_B5 &  _LC8_B9;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|state~1' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFF( _LC7_B2, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|state~2' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = DFF( _EQ012, GLOBAL( CLK),  VCC,  VCC);
  _EQ012 =  _LC3_B2 & !_LC5_B5
         # !_LC6_B2 &  PGA1_BB1_BURST_ON;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|state~3~2' 
-- Equation name is '_LC4_B2', type is buried 
-- synthesized logic cell 
_LC4_B2  = LCELL( _EQ013);
  _EQ013 =  _LC5_B5 & !_LC7_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|state~3' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = DFF( _EQ014, GLOBAL( CLK),  VCC,  VCC);
  _EQ014 = !_LC3_B2 &  _LC6_B2
         # !_LC5_B5 &  _LC6_B2
         # !_LC3_B2 &  PGA1_BB1_BURST_ON
         # !_LC5_B5 &  PGA1_BB1_BURST_ON;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:3' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFF( _EQ015, GLOBAL( CLK),  VCC,  VCC);
  _EQ015 =  _LC1_B2 &  _LC6_B2
         #  _LC4_B2 &  _LC6_B2
         # !_LC6_B2 & !PGA1_BB1_BURST_ON;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~217~1' 
-- Equation name is '_LC9_B5', type is buried 
-- synthesized logic cell 
_LC9_B5  = LCELL( _EQ016);
  _EQ016 =  _LC8_B5
         #  _LC4_B5
         # !_LC8_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~217~2' 
-- Equation name is '_LC3_B9', type is buried 
-- synthesized logic cell 
_LC3_B9  = LCELL( _EQ017);
  _EQ017 = !_LC7_B9
         #  _LC2_B9
         # !_LC8_B9;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|:217' 
-- Equation name is '_LC5_B5', type is buried 
!_LC5_B5 = _LC5_B5~NOT;
_LC5_B5~NOT = LCELL( _EQ018);
  _EQ018 =  _LC9_B5
         #  _LC6_B7
         #  _LC3_B9
         #  _LC7_B5;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~256~1' 
-- Equation name is '_LC9_B9', type is buried 
-- synthesized logic cell 
_LC9_B9  = LCELL( _EQ019);
  _EQ019 = !_LC7_B2 &  _LC7_B9
         # !_LC1_B9 &  _LC7_B9
         # !_LC2_B9 &  _LC7_B9
         #  _LC1_B9 &  _LC2_B9 &  _LC7_B2 & !_LC7_B9;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~266~1' 
-- Equation name is '_LC4_B9', type is buried 
-- synthesized logic cell 
_LC4_B9  = LCELL( _EQ020);
  _EQ020 =  _LC2_B9 & !_LC7_B2
         #  _LC2_B9 & !_LC8_B9
         #  _LC2_B9 & !_LC3_B5
         # !_LC2_B9 &  _LC3_B5 &  _LC7_B2 &  _LC8_B9;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~275~1' 
-- Equation name is '_LC6_B9', type is buried 
-- synthesized logic cell 
_LC6_B9  = LCELL( _EQ021);
  _EQ021 = !_LC7_B2 &  _LC8_B9
         # !_LC3_B5 &  _LC8_B9
         #  _LC3_B5 &  _LC7_B2 & !_LC8_B9;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~284~1' 
-- Equation name is '_LC2_B5', type is buried 
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ022);
  _EQ022 = !_LC7_B2 &  _LC7_B5
         #  _LC7_B5 & !_LC8_B5
         #  _LC7_B5 & !_LC10_B5
         #  _LC7_B2 & !_LC7_B5 &  _LC8_B5 &  _LC10_B5;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~293~1' 
-- Equation name is '_LC6_B5', type is buried 
-- synthesized logic cell 
_LC6_B5  = LCELL( _EQ023);
  _EQ023 = !_LC7_B2 &  _LC8_B5
         #  _LC8_B5 & !_LC10_B5
         #  _LC7_B2 & !_LC8_B5 &  _LC10_B5;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~302~1' 
-- Equation name is '_LC1_B5', type is buried 
-- synthesized logic cell 
_LC1_B5  = LCELL( _EQ024);
  _EQ024 =  _LC4_B5 & !_LC7_B2
         #  _LC4_B5 & !_LC6_B7
         #  _LC4_B5 & !_LC8_B2
         # !_LC4_B5 &  _LC6_B7 &  _LC7_B2 &  _LC8_B2;

-- Node name is '|BB12_FLASH_BURST_RAM_ON:3|~311~1' 
-- Equation name is '_LC2_B2', type is buried 
-- synthesized logic cell 
_LC2_B2  = LCELL( _EQ025);
  _EQ025 = !_LC7_B2 &  _LC8_B2
         #  _LC6_B7 &  _LC7_B2 & !_LC8_B2
         # !_LC6_B7 &  _LC8_B2;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:34' = '|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount0' 
-- Equation name is '_LC3_B12', type is buried 
_LC3_B12 = DFF( _EQ026, GLOBAL( CLK),  VCC,  VCC);
  _EQ026 =  _LC3_B12 & !_LC8_A22 & !_LC9_A22
         #  _LC3_A1 & !_LC3_B12 & !_LC8_A22 &  _LC9_A22
         # !_LC3_A1 &  _LC3_B12;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:33' = '|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount1' 
-- Equation name is '_LC2_B12', type is buried 
_LC2_B12 = DFF( _EQ027, GLOBAL( CLK),  VCC,  VCC);
  _EQ027 =  _LC1_B12 &  _LC3_A1 & !_LC8_A22
         #  _LC2_B12 & !_LC3_A1;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:32' = '|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount2' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = DFF( _EQ028, GLOBAL( CLK),  VCC,  VCC);
  _EQ028 =  _LC3_A1 &  _LC3_B22 & !_LC8_A22
         #  _LC1_B22 & !_LC3_A1;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:31' = '|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount3' 
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = DFF( _EQ029, GLOBAL( CLK),  VCC,  VCC);
  _EQ029 =  _LC3_A1 &  _LC5_A12 & !_LC8_A22
         #  _LC1_A12 & !_LC3_A1;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:30' = '|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount4' 
-- Equation name is '_LC2_A12', type is buried 
_LC2_A12 = DFF( _EQ030, GLOBAL( CLK),  VCC,  VCC);
  _EQ030 =  _LC3_A1 &  _LC4_A12 & !_LC8_A22
         #  _LC2_A12 & !_LC3_A1;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:29' = '|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount5' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = DFF( _EQ031, GLOBAL( CLK),  VCC,  VCC);
  _EQ031 =  _LC3_A1 &  _LC3_A22 & !_LC8_A22
         #  _LC1_A22 & !_LC3_A1;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:28' = '|BB12_LOAD_FLASH_2_RAM:2|flashburst_samplecount6' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = DFF( _EQ032, GLOBAL( CLK),  VCC,  VCC);
  _EQ032 =  _LC3_A1 & !_LC8_A22 &  _LC10_A22
         # !_LC3_A1 &  _LC6_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = LCELL( _EQ033);
  _EQ033 =  _LC1_B22 &  _LC2_B12 &  _LC3_B12;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:172|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ034);
  _EQ034 =  _LC1_A12 &  _LC2_A12 &  _LC6_A12;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D8', type is buried 
!_LC1_D8 = _LC1_D8~NOT;
_LC1_D8~NOT = LCELL( _EQ035);
  _EQ035 = !_LC6_D8
         # !_LC7_D8
         # !_LC2_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D4', type is buried 
!_LC1_D4 = _LC1_D4~NOT;
_LC1_D4~NOT = LCELL( _EQ036);
  _EQ036 = !_LC1_D6
         # !_LC1_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|LPM_ADD_SUB:263|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_D6', type is buried 
!_LC7_D6 = _LC7_D6~NOT;
_LC7_D6~NOT = LCELL( _EQ037);
  _EQ037 = !_LC6_D4
         # !_LC7_D4
         # !_LC1_D6
         # !_LC1_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:27' = '|BB12_LOAD_FLASH_2_RAM:2|ramadr_count0' 
-- Equation name is '_LC7_D8', type is buried 
_LC7_D8  = DFF( _EQ038, GLOBAL( CLK),  VCC,  VCC);
  _EQ038 =  _LC3_A1 & !_LC7_B22 & !_LC7_D8
         #  _LC3_A1 &  _LC8_A22
         #  _LC7_B22 &  _LC7_D8
         # !_LC3_A1 &  _LC7_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:26' = '|BB12_LOAD_FLASH_2_RAM:2|ramadr_count1' 
-- Equation name is '_LC2_D8', type is buried 
_LC2_D8  = DFF( _EQ039, GLOBAL( CLK),  VCC,  VCC);
  _EQ039 =  _LC9_D8
         #  _LC2_D8 & !_LC7_D8
         #  _LC2_D8 &  _LC9_D11;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:25' = '|BB12_LOAD_FLASH_2_RAM:2|ramadr_count2' 
-- Equation name is '_LC6_D8', type is buried 
_LC6_D8  = DFF( _EQ040, GLOBAL( CLK),  VCC,  VCC);
  _EQ040 =  _LC3_A1 &  _LC8_D8
         #  _LC3_A1 &  _LC8_A22
         #  _LC4_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:24' = '|BB12_LOAD_FLASH_2_RAM:2|ramadr_count3' 
-- Equation name is '_LC1_D6', type is buried 
_LC1_D6  = DFF( _EQ041, GLOBAL( CLK),  VCC,  VCC);
  _EQ041 =  _LC9_D6
         #  _LC1_D6 &  _LC9_D11
         #  _LC1_D6 & !_LC1_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:23' = '|BB12_LOAD_FLASH_2_RAM:2|ramadr_count4' 
-- Equation name is '_LC7_D4', type is buried 
_LC7_D4  = DFF( _EQ042, GLOBAL( CLK),  VCC,  VCC);
  _EQ042 =  _LC9_D4
         # !_LC1_D4 &  _LC7_D4
         #  _LC7_D4 &  _LC9_D11;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:22' = '|BB12_LOAD_FLASH_2_RAM:2|ramadr_count5' 
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = DFF( _EQ043, GLOBAL( CLK),  VCC,  VCC);
  _EQ043 =  _LC3_A1 &  _LC8_D4
         #  _LC3_A1 &  _LC8_A22
         #  _LC3_D4;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:21' = '|BB12_LOAD_FLASH_2_RAM:2|ramadr_count6' 
-- Equation name is '_LC6_D6', type is buried 
_LC6_D6  = DFF( _EQ044, GLOBAL( CLK),  VCC,  VCC);
  _EQ044 =  _LC3_D6
         #  _LC6_D6 &  _LC9_D11
         #  _LC6_D6 & !_LC7_D6;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~1' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = DFF( _LC9_B22, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~2' 
-- Equation name is '_LC9_B22', type is buried 
_LC9_B22 = DFF( _LC2_B22, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~3' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = DFF( _EQ045, GLOBAL( CLK),  VCC,  VCC);
  _EQ045 =  _LC9_A22
         # !_LC1_B2 &  _LC8_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~4' 
-- Equation name is '_LC9_A22', type is buried 
_LC9_A22 = DFF( _EQ046, GLOBAL( CLK),  VCC,  VCC);
  _EQ046 = !_LC2_A22 &  _LC8_B22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~5' 
-- Equation name is '_LC8_A22', type is buried 
_LC8_A22 = DFF( _EQ047, GLOBAL( CLK),  VCC,  VCC);
  _EQ047 = !_LC3_A1
         #  _LC2_A22 &  _LC8_B22
         #  _LC4_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~6~2' 
-- Equation name is '_LC2_D6', type is buried 
-- synthesized logic cell 
_LC2_D6  = LCELL( _EQ048);
  _EQ048 = !_LC6_D6 &  _LC7_D6;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~6~3' 
-- Equation name is '_LC8_D4', type is buried 
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ049);
  _EQ049 =  _LC1_D4 & !_LC6_D4 & !_LC7_B22 &  _LC7_D4;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~6~4' 
-- Equation name is '_LC2_D4', type is buried 
-- synthesized logic cell 
_LC2_D4  = LCELL( _EQ050);
  _EQ050 =  _LC1_D4 & !_LC7_B22 & !_LC7_D4;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~6~5' 
-- Equation name is '_LC8_D6', type is buried 
-- synthesized logic cell 
_LC8_D6  = LCELL( _EQ051);
  _EQ051 = !_LC1_D6 &  _LC1_D8 & !_LC7_B22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~6~6' 
-- Equation name is '_LC8_D8', type is buried 
-- synthesized logic cell 
_LC8_D8  = LCELL( _EQ052);
  _EQ052 =  _LC2_D8 & !_LC6_D8 & !_LC7_B22 &  _LC7_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~6~7' 
-- Equation name is '_LC3_D8', type is buried 
-- synthesized logic cell 
_LC3_D8  = LCELL( _EQ053);
  _EQ053 = !_LC2_D8 & !_LC7_B22 &  _LC7_D8;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|state~6' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = DFF( VCC, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:3' 
-- Equation name is '_LC6_B22', type is buried 
_LC6_B22 = DFF( _EQ054, GLOBAL( CLK),  VCC,  VCC);
  _EQ054 =  _LC3_A1 &  _LC10_B22
         #  _LC3_A1 &  _LC8_A22
         # !_LC3_A1 &  _LC6_B22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:5' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFF( _EQ055, GLOBAL( CLK),  VCC,  VCC);
  _EQ055 =  _LC1_B2 &  _LC3_A1 &  _LC8_A22
         #  _LC1_A1 & !_LC3_A1
         #  _LC1_A1 & !_LC8_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~237~1' 
-- Equation name is '_LC7_A22', type is buried 
-- synthesized logic cell 
_LC7_A22 = LCELL( _EQ056);
  _EQ056 =  _LC1_B22
         #  _LC2_B12
         # !_LC3_B12
         # !_LC6_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:237' 
-- Equation name is '_LC2_A22', type is buried 
!_LC2_A22 = _LC2_A22~NOT;
_LC2_A22~NOT = LCELL( _EQ057);
  _EQ057 =  _LC1_A22
         #  _LC1_A12
         # !_LC2_A12
         #  _LC7_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~323~1' 
-- Equation name is '_LC7_B22', type is buried 
-- synthesized logic cell 
_LC7_B22 = LCELL( _EQ058);
  _EQ058 =  _LC9_B22
         #  _LC2_B22
         #  _LC9_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~323~2' 
-- Equation name is '_LC3_D6', type is buried 
-- synthesized logic cell 
_LC3_D6  = LCELL( _EQ059);
  _EQ059 =  _LC2_D6 &  _LC3_A1 & !_LC7_B22
         #  _LC3_A1 &  _LC8_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~341~1' 
-- Equation name is '_LC3_D4', type is buried 
-- synthesized logic cell 
_LC3_D4  = LCELL( _EQ060);
  _EQ060 =  _LC6_D4 & !_LC7_D4
         # !_LC1_D4 &  _LC6_D4
         #  _LC6_D4 &  _LC9_D11;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~359~1' 
-- Equation name is '_LC9_D4', type is buried 
-- synthesized logic cell 
_LC9_D4  = LCELL( _EQ061);
  _EQ061 =  _LC2_D4 &  _LC3_A1
         #  _LC3_A1 &  _LC8_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~377~1' 
-- Equation name is '_LC9_D6', type is buried 
-- synthesized logic cell 
_LC9_D6  = LCELL( _EQ062);
  _EQ062 =  _LC3_A1 &  _LC8_D6
         #  _LC3_A1 &  _LC8_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~395~1' 
-- Equation name is '_LC4_D8', type is buried 
-- synthesized logic cell 
_LC4_D8  = LCELL( _EQ063);
  _EQ063 =  _LC6_D8 & !_LC7_D8
         # !_LC2_D8 &  _LC6_D8
         #  _LC6_D8 &  _LC9_D11;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~413~1' 
-- Equation name is '_LC9_D8', type is buried 
-- synthesized logic cell 
_LC9_D8  = LCELL( _EQ064);
  _EQ064 =  _LC3_A1 &  _LC3_D8
         #  _LC3_A1 &  _LC8_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~431~1' 
-- Equation name is '_LC9_D11', type is buried 
-- synthesized logic cell 
_LC9_D11 = LCELL( _EQ065);
  _EQ065 =  _LC7_B22
         # !_LC3_A1;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:448' 
-- Equation name is '_LC10_B22', type is buried 
_LC10_B22 = LCELL( _EQ066);
  _EQ066 =  _LC6_B22 & !_LC9_A22 & !_LC9_B22
         #  _LC2_B22 & !_LC9_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~461~1' 
-- Equation name is '_LC10_A22', type is buried 
-- synthesized logic cell 
_LC10_A22 = LCELL( _EQ067);
  _EQ067 =  _LC6_A22 & !_LC9_A22
         # !_LC1_A22 &  _LC6_A22
         # !_LC3_A12 &  _LC6_A22
         #  _LC1_A22 &  _LC3_A12 & !_LC6_A22 &  _LC9_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~479~1' 
-- Equation name is '_LC3_A22', type is buried 
-- synthesized logic cell 
_LC3_A22 = LCELL( _EQ068);
  _EQ068 =  _LC1_A22 & !_LC9_A22
         #  _LC1_A22 & !_LC3_A12
         # !_LC1_A22 &  _LC3_A12 &  _LC9_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~497~1' 
-- Equation name is '_LC4_A12', type is buried 
-- synthesized logic cell 
_LC4_A12 = LCELL( _EQ069);
  _EQ069 =  _LC2_A12 & !_LC9_A22
         # !_LC1_A12 &  _LC2_A12
         #  _LC2_A12 & !_LC6_A12
         #  _LC1_A12 & !_LC2_A12 &  _LC6_A12 &  _LC9_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~515~1' 
-- Equation name is '_LC5_A12', type is buried 
-- synthesized logic cell 
_LC5_A12 = LCELL( _EQ070);
  _EQ070 =  _LC1_A12 & !_LC9_A22
         #  _LC1_A12 & !_LC6_A12
         # !_LC1_A12 &  _LC6_A12 &  _LC9_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~533~1' 
-- Equation name is '_LC3_B22', type is buried 
-- synthesized logic cell 
_LC3_B22 = LCELL( _EQ071);
  _EQ071 =  _LC1_B22 & !_LC9_A22
         #  _LC1_B22 & !_LC3_B12
         #  _LC1_B22 & !_LC2_B12
         # !_LC1_B22 &  _LC2_B12 &  _LC3_B12 &  _LC9_A22;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|~551~1' 
-- Equation name is '_LC1_B12', type is buried 
-- synthesized logic cell 
_LC1_B12 = LCELL( _EQ072);
  _EQ072 =  _LC2_B12 & !_LC9_A22
         # !_LC2_B12 &  _LC3_B12 &  _LC9_A22
         #  _LC2_B12 & !_LC3_B12;

-- Node name is '|BB12_LOAD_FLASH_2_RAM:2|:579' 
-- Equation name is '_LC4_A22', type is buried 
_LC4_A22 = LCELL( _EQ073);
  _EQ073 =  _LC1_B2 &  _LC8_A22;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:11' = '|BB12_MAKE_BURSTSTOP:4|burst_count0' 
-- Equation name is '_LC7_C7', type is buried 
_LC7_C7  = DFF( _EQ074, GLOBAL( CLK),  VCC,  VCC);
  _EQ074 = !_LC6_C3 &  _LC7_C7 & !PGA1_BB1_START_BURST
         # !_LC3_C3 &  _LC6_C3 &  _LC7_C7
         #  _LC3_C3 &  _LC6_C3 & !_LC7_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:10' = '|BB12_MAKE_BURSTSTOP:4|burst_count1' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = DFF( _EQ075, GLOBAL( CLK),  VCC,  VCC);
  _EQ075 =  _LC1_C7 & !_LC6_C3 & !PGA1_BB1_START_BURST
         #  _LC6_C3 &  _LC8_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:9' = '|BB12_MAKE_BURSTSTOP:4|burst_count2' 
-- Equation name is '_LC6_C7', type is buried 
_LC6_C7  = DFF( _EQ076, GLOBAL( CLK),  VCC,  VCC);
  _EQ076 = !_LC6_C3 &  _LC6_C7 & !PGA1_BB1_START_BURST
         #  _LC2_C7 &  _LC6_C3;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:8' = '|BB12_MAKE_BURSTSTOP:4|burst_count3' 
-- Equation name is '_LC7_C10', type is buried 
_LC7_C10 = DFF( _EQ077, GLOBAL( CLK),  VCC,  VCC);
  _EQ077 = !_LC6_C3 &  _LC7_C10 & !PGA1_BB1_START_BURST
         #  _LC6_C3 &  _LC9_C10;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:7' = '|BB12_MAKE_BURSTSTOP:4|burst_count4' 
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = DFF( _EQ078, GLOBAL( CLK),  VCC,  VCC);
  _EQ078 =  _LC1_C10 & !_LC6_C3 & !PGA1_BB1_START_BURST
         #  _LC2_C10 &  _LC6_C3;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:6' = '|BB12_MAKE_BURSTSTOP:4|burst_count5' 
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = DFF( _EQ079, GLOBAL( CLK),  VCC,  VCC);
  _EQ079 = !_LC6_C3 &  _LC6_C10 & !PGA1_BB1_START_BURST
         #  _LC6_C3 &  _LC8_C10;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:71' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C7', type is buried 
_LC4_C7  = LCELL( _EQ080);
  _EQ080 =  _LC1_C7 &  _LC6_C7 &  _LC7_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|LPM_ADD_SUB:134|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C10', type is buried 
_LC4_C10 = LCELL( _EQ081);
  _EQ081 =  _LC4_C7 &  _LC7_C10;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|state~1' 
-- Equation name is '_LC8_C3', type is buried 
_LC8_C3  = DFF( _EQ082, GLOBAL( CLK),  VCC,  VCC);
  _EQ082 =  _LC3_C3
         #  _LC2_C3 &  _LC3_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|state~2' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = DFF( _EQ083, GLOBAL( CLK),  VCC,  VCC);
  _EQ083 = !_LC6_C3 &  PGA1_BB1_START_BURST
         #  _LC2_C3 & !_LC3_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|state~3~2' 
-- Equation name is '_LC7_C3', type is buried 
-- synthesized logic cell 
_LC7_C3  = LCELL( _EQ084);
  _EQ084 =  _LC1_B2 &  _LC3_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|state~3' 
-- Equation name is '_LC6_C3', type is buried 
_LC6_C3  = DFF( _EQ085, GLOBAL( CLK),  VCC,  VCC);
  _EQ085 =  _LC1_B2 &  _LC6_C3
         #  _LC6_C3 & !_LC8_C3
         #  _LC1_B2 &  PGA1_BB1_START_BURST
         # !_LC8_C3 &  PGA1_BB1_START_BURST;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:4' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = DFF( _EQ086, GLOBAL( CLK),  VCC,  VCC);
  _EQ086 =  _LC1_C3 &  _LC6_C3
         # !_LC3_C3 &  _LC6_C3 &  _LC7_C3;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|~170~1' 
-- Equation name is '_LC3_C10', type is buried 
-- synthesized logic cell 
_LC3_C10 = LCELL( _EQ087);
  _EQ087 = !_LC1_C10 &  _LC6_C10 &  _LC7_C10;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|:170' 
-- Equation name is '_LC3_C7', type is buried 
_LC3_C7  = LCELL( _EQ088);
  _EQ088 = !_LC1_C7 &  _LC3_C10 & !_LC6_C7 &  _LC7_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|~218~1' 
-- Equation name is '_LC8_C10', type is buried 
-- synthesized logic cell 
_LC8_C10 = LCELL( _EQ089);
  _EQ089 = !_LC3_C3 &  _LC6_C10
         # !_LC4_C10 &  _LC6_C10
         # !_LC1_C10 &  _LC6_C10
         #  _LC1_C10 &  _LC3_C3 &  _LC4_C10 & !_LC6_C10;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|~228~1' 
-- Equation name is '_LC2_C10', type is buried 
-- synthesized logic cell 
_LC2_C10 = LCELL( _EQ090);
  _EQ090 =  _LC1_C10 & !_LC3_C3
         #  _LC1_C10 & !_LC7_C10
         #  _LC1_C10 & !_LC4_C7
         # !_LC1_C10 &  _LC3_C3 &  _LC4_C7 &  _LC7_C10;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|~237~1' 
-- Equation name is '_LC9_C10', type is buried 
-- synthesized logic cell 
_LC9_C10 = LCELL( _EQ091);
  _EQ091 = !_LC3_C3 &  _LC7_C10
         # !_LC4_C7 &  _LC7_C10
         #  _LC3_C3 &  _LC4_C7 & !_LC7_C10;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|~246~1' 
-- Equation name is '_LC2_C7', type is buried 
-- synthesized logic cell 
_LC2_C7  = LCELL( _EQ092);
  _EQ092 = !_LC3_C3 &  _LC6_C7
         # !_LC1_C7 &  _LC6_C7
         #  _LC6_C7 & !_LC7_C7
         #  _LC1_C7 &  _LC3_C3 & !_LC6_C7 &  _LC7_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|~255~1' 
-- Equation name is '_LC8_C7', type is buried 
-- synthesized logic cell 
_LC8_C7  = LCELL( _EQ093);
  _EQ093 =  _LC1_C7 & !_LC3_C3
         #  _LC1_C7 & !_LC7_C7
         # !_LC1_C7 &  _LC3_C3 &  _LC7_C7;

-- Node name is '|BB12_MAKE_BURSTSTOP:4|~279~1' 
-- Equation name is '_LC2_C3', type is buried 
-- synthesized logic cell 
_LC2_C3  = LCELL( _EQ094);
  _EQ094 =  _LC1_B2 &  _LC8_C3;

-- Node name is '|TRIBUF:1|~4~1' = '|TRIBUF:1|OUT~1' 
-- Equation name is '_LC2_D22', type is buried 
-- synthesized logic cell 
_LC2_D22 = LCELL( PGA1_BB1_BURSTadr6);

-- Node name is '|TRIBUF:5|~4~1' = '|TRIBUF:5|OUT~1' 
-- Equation name is '_LC3_D22', type is buried 
-- synthesized logic cell 
_LC3_D22 = LCELL( PGA1_BB1_BURSTadr7);

-- Node name is '|TRIBUF:6|~4~1' = '|TRIBUF:6|OUT~1' 
-- Equation name is '_LC2_C14', type is buried 
-- synthesized logic cell 
_LC2_C14 = LCELL( PGA1_BB1_BURSTadr8);

-- Node name is '|TRIBUF:7|~4~1' = '|TRIBUF:7|OUT~1' 
-- Equation name is '_LC2_C22', type is buried 
-- synthesized logic cell 
_LC2_C22 = LCELL( PGA1_BB1_BURSTadr9);

-- Node name is '|TRIBUF:8|~4~1' = '|TRIBUF:8|OUT~1' 
-- Equation name is '_LC3_C22', type is buried 
-- synthesized logic cell 
_LC3_C22 = LCELL( PGA1_BB1_BURSTadr10);

-- Node name is '|TRIBUF:9|~4~1' = '|TRIBUF:9|OUT~1' 
-- Equation name is '_LC4_C22', type is buried 
-- synthesized logic cell 
_LC4_C22 = LCELL( PGA1_BB1_BURSTadr11);

-- Node name is '|TRIBUF:10|~4~1' = '|TRIBUF:10|OUT~1' 
-- Equation name is '_LC2_D16', type is buried 
-- synthesized logic cell 
_LC2_D16 = LCELL( PGA1_BB1_BURSTadr0);

-- Node name is '|TRIBUF:11|~4~1' = '|TRIBUF:11|OUT~1' 
-- Equation name is '_LC2_D17', type is buried 
-- synthesized logic cell 
_LC2_D17 = LCELL( PGA1_BB1_BURSTadr1);

-- Node name is '|TRIBUF:12|~4~1' = '|TRIBUF:12|OUT~1' 
-- Equation name is '_LC1_D18', type is buried 
-- synthesized logic cell 
_LC1_D18 = LCELL( PGA1_BB1_BURSTadr2);

-- Node name is '|TRIBUF:13|~4~1' = '|TRIBUF:13|OUT~1' 
-- Equation name is '_LC3_D19', type is buried 
-- synthesized logic cell 
_LC3_D19 = LCELL( PGA1_BB1_BURSTadr3);

-- Node name is '|TRIBUF:14|~4~1' = '|TRIBUF:14|OUT~1' 
-- Equation name is '_LC2_D20', type is buried 
-- synthesized logic cell 
_LC2_D20 = LCELL( PGA1_BB1_BURSTadr4);

-- Node name is '|TRIBUF:15|~4~1' = '|TRIBUF:15|OUT~1' 
-- Equation name is '_LC1_D22', type is buried 
-- synthesized logic cell 
_LC1_D22 = LCELL( PGA1_BB1_BURSTadr5);

-- Node name is '|TRIBUF:17|~4~1' = '|TRIBUF:17|OUT~1' 
-- Equation name is '_LC2_A13', type is buried 
-- synthesized logic cell 
_LC2_A13 = LCELL( PGA1_BB1_FLASHdata0);

-- Node name is '|TRIBUF:18|~4~1' = '|TRIBUF:18|OUT~1' 
-- Equation name is '_LC6_A21', type is buried 
-- synthesized logic cell 
_LC6_A21 = LCELL( PGA1_BB1_FLASHdata1);

-- Node name is '|TRIBUF:19|~4~1' = '|TRIBUF:19|OUT~1' 
-- Equation name is '_LC6_A20', type is buried 
-- synthesized logic cell 
_LC6_A20 = LCELL( PGA1_BB1_FLASHdata2);

-- Node name is '|TRIBUF:20|~4~1' = '|TRIBUF:20|OUT~1' 
-- Equation name is '_LC6_A19', type is buried 
-- synthesized logic cell 
_LC6_A19 = LCELL( PGA1_BB1_FLASHdata3);

-- Node name is '|TRIBUF:21|~4~1' = '|TRIBUF:21|OUT~1' 
-- Equation name is '_LC1_A18', type is buried 
-- synthesized logic cell 
_LC1_A18 = LCELL( PGA1_BB1_FLASHdata4);

-- Node name is '|TRIBUF:23|~4~1' = '|TRIBUF:23|OUT~1' 
-- Equation name is '_LC6_A17', type is buried 
-- synthesized logic cell 
_LC6_A17 = LCELL( PGA1_BB1_FLASHdata5);

-- Node name is '|TRIBUF:24|~4~1' = '|TRIBUF:24|OUT~1' 
-- Equation name is '_LC6_A16', type is buried 
-- synthesized logic cell 
_LC6_A16 = LCELL( PGA1_BB1_FLASHdata6);

-- Node name is '|TRIBUF:25|~4~1' = '|TRIBUF:25|OUT~1' 
-- Equation name is '_LC6_A15', type is buried 
-- synthesized logic cell 
_LC6_A15 = LCELL( PGA1_BB1_FLASHdata7);

-- Node name is '|TRIBUF:26|~4~1' = '|TRIBUF:26|OUT~1' 
-- Equation name is '_LC6_A14', type is buried 
-- synthesized logic cell 
_LC6_A14 = LCELL( PGA1_BB1_FLASHdata8);

-- Node name is '|TRIBUF:53|~4~1' = '|TRIBUF:53|OUT~1' 
-- Equation name is '_LC1_C22', type is buried 
-- synthesized logic cell 
_LC1_C22 = LCELL( PGA1_BB1_FH_G);



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb12_top_flash_2_ram.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:03
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:03
   Fitter                                 00:00:23
   Timing SNF Extractor                   00:00:03
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:42


Memory Allocated
-----------------

Peak memory allocated during compilation  = 19,057K
