// Seed: 2030494873
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 id_7
);
  wire id_9;
  supply1 id_10 = 1'h0;
  logic [7:0] id_11;
  wire id_12 = id_11[1-:1];
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output tri1  id_3,
    output uwire id_4,
    input  tri   id_5,
    input  tri   id_6
);
  assign id_0 = 1'h0;
  module_0(
      id_3, id_5, id_4, id_0, id_3, id_0, id_1, id_1
  );
endmodule
