Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/xs6_sram_2048x32_byte_en.v" into library work
Parsing module <xs6_sram_2048x32_byte_en>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/xs6_sram_256x128_byte_en.v" into library work
Parsing module <xs6_sram_256x128_byte_en>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/generic_sram_line_en.v" into library work
Parsing module <generic_sram_line_en>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_wishbone.v" into library work
Parsing module <a23_wishbone>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_register_bank.v" into library work
Parsing module <a23_register_bank>.
Parsing verilog file "a23_localparams.v" included at line 79.
Parsing verilog file "a23_functions.v" included at line 80.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_multiply.v" into library work
Parsing module <a23_multiply>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_cache.v" into library work
Parsing verilog file "global_defines.v" included at line 45.
Parsing verilog file "a23_config_defines.v" included at line 46.
Parsing module <a23_cache>.
Parsing verilog file "a23_localparams.v" included at line 108.
Parsing verilog file "a23_functions.v" included at line 109.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_barrel_shift.v" into library work
Parsing module <a23_barrel_shift>.
Parsing verilog file "a23_localparams.v" included at line 55.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_alu.v" into library work
Parsing module <a23_alu>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_fetch.v" into library work
Parsing module <a23_fetch>.
Parsing verilog file "memory_configuration.v" included at line 80.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_execute.v" into library work
Parsing verilog file "a23_config_defines.v" included at line 44.
Parsing module <a23_execute>.
Parsing verilog file "a23_localparams.v" included at line 125.
Parsing verilog file "a23_functions.v" included at line 126.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_decode.v" into library work
Parsing verilog file "global_defines.v" included at line 42.
Parsing module <a23_decode>.
Parsing verilog file "a23_localparams.v" included at line 133.
Parsing verilog file "a23_functions.v" included at line 134.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_coprocessor.v" into library work
Parsing module <a23_coprocessor>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/wishbone_arbiter.v" into library work
Parsing module <wishbone_arbiter>.
Parsing verilog file "memory_configuration.v" included at line 160.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/uart.v" into library work
Parsing verilog file "system_config_defines.v" included at line 54.
Parsing verilog file "global_defines.v" included at line 55.
Parsing module <uart>.
Parsing verilog file "register_addresses.v" included at line 88.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/timer_module.v" into library work
Parsing verilog file "global_defines.v" included at line 41.
Parsing module <timer_module>.
Parsing verilog file "register_addresses.v" included at line 64.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/interrupt_controller.v" into library work
Parsing module <interrupt_controller>.
Parsing verilog file "register_addresses.v" included at line 72.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/boot_mem32.v" into library work
Parsing module <boot_mem32>.
Parsing verilog file "./boot-loader-serial/boot-loader-serial_memparams32.v" included at line 134.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/boot_mem128.v" into library work
Parsing module <boot_mem128>.
Parsing verilog file "./boot-loader-serial/boot-loader-serial_memparams32.v" included at line 133.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_core.v" into library work
Parsing module <a23_core>.
Analyzing Verilog file "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" into library work
Parsing module <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 493: Port o_s0_wb_adr is not connected to this instance

Elaborating module <system>.
WARNING:HDLCompiler:413 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 173: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 185: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1016 - "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_core.v" Line 267: Port i_firq_not_user_mode_nxt is not connected to this instance

Elaborating module <a23_core>.

Elaborating module <a23_fetch>.

Elaborating module <a23_cache>.

Elaborating module <generic_sram_line_en(DATA_WIDTH=32'b010101,INITIALIZE_TO_ZERO=1,ADDRESS_WIDTH=32'b01000)>.
WARNING:HDLCompiler:872 - "/home/martin/git-work/MyAmberOnMiniSpartan6/generic_sram_line_en.v" Line 62: Using initial value of i since it is never assigned

Elaborating module <xs6_sram_256x128_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000)>.

Elaborating module <RAMB8BWER(DATA_WIDTH_A=36,DATA_WIDTH_B=36,RAM_MODE="SDP",SIM_COLLISION_CHECK="GENERATE_X_ONLY",WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST")>.

Elaborating module <a23_wishbone>.

Elaborating module <a23_decode>.

Elaborating module <a23_execute>.
WARNING:HDLCompiler:1127 - "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_execute.v" Line 398: Assignment to reg_bank_wsel ignored, since the identifier is never used

Elaborating module <a23_barrel_shift>.

Elaborating module <a23_alu>.

Elaborating module <a23_multiply>.

Elaborating module <a23_register_bank>.

Elaborating module <a23_coprocessor>.
WARNING:HDLCompiler:552 - "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_core.v" Line 267: Input port i_firq_not_user_mode_nxt is not connected on this instance

Elaborating module <boot_mem32>.

Elaborating module
<xs6_sram_2048x32_byte_en(SRAM0_INIT_0=256'b1110001111100001000110101110001011100100111000111110001111100101111010101110010011100100000010101110000111100101111001011110010111101011111001011110111011100011111011101110001111100001111000111110101011101010111010101110101011101010111010101110101011101010,SRAM0_INIT_1=256'b0111100000100000011100000011100000100000000000000011000001100100111100000000000011101000111010001110101111100010111001011110101111100001111001010001101000010010111000111110101111100100111000011110010111100001111000011110001111101001111010011110000111100011,SRAM0_INIT_2=256'b1110000111100001111010010000000000000000000000000000001100000000000000000000000000000000000000000000001001010100000000000000000000000000000000000101010000000000000000000000001001010100000000000000000000000000000000000101010000000000000000000000000000000000,SRAM0_INIT_3=256'b11100101111000010000000000000000000000000000000011101010111010001110010111101010111000011110001011100011111010111110000111100101101010101110000111100010110
11010111000111110001011101011111001001110010110101010111000011110000111100011111010111110000111100101,SRAM0_INIT_4=256'b1110101111100101111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110100100000000111010001110101011100010111010111110010100001010111000111110000111101001000000001110101011100101,SRAM0_INIT_5=256'b1110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011,SRAM0_INIT_6=256'b0111010101001011111100011111000101110000111101001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101110100011100101,SRAM0_INIT_7=256'b1110010111101010111000111110101111100101111010111110001111101011111000111110010111101010111010111110001111101011111010
111110101011101000111000011110001111101011111001011000101010000001100001011110001111100001111010111110001111100011111010111110010111100101,SRAM0_INIT_8=256'b0111010101110100011101011111000011110101111100101111010111110001111101011111001011110101011101000111001011001100011100011111000011110101111100011111000011110101111100101111001011110101011100011111010111110010111101011111000111110101111100011,SRAM0_INIT_9=256'b1001000110010101111000111110001011101010111000111110010111100000111001111110001011100101111000011110010110001010111000111110001010011010100100101001010110010001100101011110001111100010111001111110000111100101111000111110100100000000000000000000000000000000,SRAM0_INIT_10=256'b1110001011100101111000010000101011100011111010111110001011100001111000111110000111100001111000011110100111101000110000111101001111100001111000100000101011100011111000101011001110110101101100111110000111100010111000111110010111100000100110101001001010010101,SRAM0_INIT_11=256'b1110101111100011111010111110101011100011111000111110101
011101011000110101110001100001010111000110000101011100011111001010001101011100011000010101110001111100101111010111110001111100101111000101110000111100010111010011110100011100010111010111110001011100001,SRAM0_INIT_12=256'b1110001111100001111010101110101111101000000010101110001111101011111000101110000111100001111010100001101011100011000010101110001100001010111000111110101000001010111000110000101011100011100010100000101011100011111001010001101011100011111010101110101111100101,SRAM0_INIT_13=256'b0101100000101111000111110101111100001000010101110001100101010111000111110010100011010111000111110010111100101111000101110010111100101111000110000101011100011111010111110001011100001111000111110000111101010000010100001001111100011111010111110001011100001,SRAM0_INIT_14=256'b11100011111010111110001011100001111000011110101011101011111001011110001100001010111000111110101111100010111000011110001111100001111010100000101011100011111010111110001011100001111000111110000111101010111001011110001011100101111001011110010111100010111001
01,SRAM0_INIT_15=256'b1110001011100001111000011110000011100001111001011110011111100000111000001110011111100101101010101110000111100001111000111110000111101001000000000000000000000000111010001110001011101011111000101110010111101010111010111110010111100101111001011110010100001010,SRAM0_INIT_16=256'b0101011100011110010100000101011100011101110101110001111101011111000110001101100010001111000111110001111100001111000111110001111100011111000111110000111100001111000101110001011101001111010001010101011100011111010111110001111101001000000001110100011101010,SRAM0_INIT_17=256'b1110101111100011111010111110001111101011111000111110101100001010000000111110001100011010111000101110101011100011111010111110001111101011000110101110001111101011111000111110101011100001111010111110101111100011111010100000101011100011000010101110001111101010,SRAM0_INIT_18=256'b111000011110001000001010111000010001101011100001111000101110000111100101111001011110101011100111111000011110001010111010111000111110001011101011111000111011101011100001111000101
1100000111000111110010100000011111000111110001111101010111000111110101011100011,SRAM0_INIT_19=256'b1110001111101011000010101110000111100101111000001110001010111010111000011110000011100010111000101110000011100101111010100001101011100001111000011110000011100101111001011110000011100010111010111110000111100010000010100000000100000001111000101110001100011010,SRAM0_INIT_20=256'b1110101111100011111010111110001111101011111000111110101111001010111000111110001011100011111000101110001011100101111000001110101111100101111000011110001011100000111000011101101011100011110010101110000111100000000110101110000111100101111010101110001111101011,SRAM0_INIT_21=256'b1110010100101010111000011110000111100001111001011110010111101000111000111110101111100101000010101110001111100001111001011110010100011010000101011110001111101011111000111110010111100010111000011110100111101000111000101110001011101010111000111110101011100011,SRAM0_INIT_22=256'b1110011111100001111001011110000111100111111000011110000111100101111001011110000011100101111000001
110010100101010111000011110010100001010000100111110001111100101111010100001101011100011111001010000101011100011111001011110000011100000111001011110000111100101,SRAM0_INIT_23=256'b1110000111100001111001011110010111100010000010101110001111100101111000010000000000000000000000001110100011101010111000101110101011100010111001111110001111100000111001010010101011100001111000001110010111100101000010100001010111100011111001011110101011100010,SRAM0_INIT_24=256'b1110000111100011111010101110000011100001111010101110001011101011111000011101101011100011000110100000000111100011111000111110101000000011000100111110001110100001101100001110000100011010000100101110001111100111110110101100001111100010111000011110100111101010,SRAM0_INIT_25=256'b0101011100011111001011110001111100101111000101110010111100010111010011110100111101000101100101010000011100011111010101110001011101011111000011101101011100011111000011110101011100010111010111110011100001011000000111110001100001010111000111110011111100000,SRAM0_INIT_26=256'b11100010111001010001
10101110001110011010100100001001001111100011111000101110001011100010111001011110000111100011000010100000001111100011111001011110001011100001000100110000001100000010111000110000101011100011000010101110001111100101111000100001101011100011,SRAM0_INIT_27=256'b1110000111101011111000111110000111100101111000101110000011100011111010111110001100001010111000101110001011100101111000111011101110110011101100101110001111100101111001011110001011100101000110101110001111101010000000011110000111100101111000111110010111100101,SRAM0_INIT_28=256'b1110001111100101111001011110001011100101000110101110001111101010111000011110010111100010110000101110001111100010000010101110001111100010111001011110001111100101111001011110001011100101000110101110001111101010111000001110101111100001111000011110000111101010,SRAM0_INIT_29=256'b111000011110101111100011111000011110010111100010111000001110001111101011111000110000101011100010111000101110010111100011111001011110010111100010111001010001101011100011111010101110000111100101111000101100001011100011
1110001000001010111000111110001011100101,SRAM0_INIT_30=256'b1110010111101010111001011110010100000000111000011110001011101000111000101110000111101010111000101110001011101011111001010000101100000011111000111110010111100001111010101110001011100101111000111110010111100101111001011110001011100101000110101110001111101010,SRAM0_INIT_31=256'b01000111100011000100100001000111100011111000001110001011100010111010011110000111100011000110101110001000000001000001011110001011100101111000001110000111100101111001010001101000000001000001011110001111100010111001011110010111100101111010101110010111100011,SRAM0_INIT_32=256'b01001111100011111010000001101011100011111000011110000111101001111010000001001000010001111000110011101000110001111000010010000000100000111000011001101010010001100100011110000100001010000000111110001111100011111000110000101011100011111000011110000100010010,SRAM0_INIT_33=256'b11100001000010001110001011100100111000010000100011100010111001001110010000011010000000100001010000010011000100110001001100010011000000100001
01000001001100010011000100110001001100000010000101000001001100010011000100110001001100000010000101000001001100010011,SRAM0_INIT_34=256'b1110000111101000111010000001101011100011111000011110100111101010000010001110001111100100111001000000100011100011111001001110010000001000111000111110010011100100000010001110001111100100111001001110101000001000111000101110010011100001000010001110001011100100,SRAM0_INIT_35=256'b01101011100000000010101110001111100100111001000001101011100000111001001110010011100010111000100000100000000011000110100001001100010011000100110001001100010011000100110001001100010011000100110001001100010011111000110001101000000001000110100000000100011010,SRAM0_INIT_36=256'b01101011100000000010101110001111100100111001000001101011100000111001001110010011100010111000100000101000010011000100110001001111100011000110100000101011100011000110101110000000001010111000111110010011100100000110101110000000001010111000111110010011100100,SRAM0_INIT_37=256'b1110010011100100000110101110000011100100111001001110001011100010
000010100001001100010011000100110001001100010011000100110001001111100011000110100000101011100011000110101110000000001010111000111110010011100100000110101110000000001010111000111110010011100100,SRAM0_INIT_38=256'b1110100111100001111001011110001011100101111001011110000111100101111001011110100011100000000010000000001100011010000010101110001100011010111000000000101011100011111001001110010000011010111000000000101011100011111001001110010000011010111000000000101011100011,SRAM0_INIT_39=256'b1000101010000001111000111110100100010110000101101111000000000111111010001110101000001010000000111110000100011010000100011110000011100100111001001110001011100011000010100000001111100011111010011110100000011010111000011110010011100100111000000000101011100011,SRAM0_INIT_40=256'b1110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000100000000000000000000000000000000000000000000000000000000011101010100101111110001111100010,SRA
M0_INIT_41=256'b0101011100011000010101110001100001010111000011110001111100010000110100001010000010100111000111110000011100000111010001110010111100101111000011110101011100010111001011110010111100010111000011110101011100010111001011110010111100010111000011110101011100010,SRAM0_INIT_42=256'b1110000011100001111010101110001011100010111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001010011101011100010111000011110000111100001111000010001101000010010000101000001010011100011,SRAM0_INIT_43=256'b1110010111100001111000011110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111000101110011111100111000110101110001100001010111000111110001011100000,SRAM0_INIT_44=256'b111000011110101011100010111000101110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000
1111001011110010111100001111000011110010111100101111000011110000111100101,SRAM0_INIT_45=256'b1110000111100001111001010011101011100010111000011110000111100001111000011110101011100010111001001110000111100100111000010000101011100011111001011110001011100011111000111110101011100101111000100001101011100011000010101110001111100010111000101110000011100000,SRAM0_INIT_46=256'b1110101011100010111000101110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101,SRAM0_INIT_47=256'b1110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111001111110010111100010000110101110001100001010111000111110001011100010111000001110000011100001,SRAM0_INIT_48=256'b1110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010
111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001,SRAM0_INIT_49=256'b1110001111100101111001011110001111100011111000101110100111101000111001011110010111100010111000101110010111100101111000101110000111100111111001011110101000011000111000110000101011100011000010101110001111100010111000101110000011100000111000011110101011100010,SRAM0_INIT_50=256'b1110101011100010111010111110001110101010111000010001101000010001111000110001101011100011000010100000001100000011000100110000001111100011000010100000001111100011101110101110001011101011111000111110001111100001111000111110101111100101111010111110101111100101,SRAM0_INIT_51=256'b1110011111100010111001111110001111011010111000110000101011100011110000111110001111100000111000101110001011100001111000100000101011100011110100111110001111100000111000101110001011101011111010101110001011101011111001111110011111100010101010101110000111100011,SRAM0_INIT_52=256'b11010001101100011001000
10111000001010000001100000001000000000000000000000000000000000000000000001110101011100010111001011110000011100010111010101110101111100101111010111110000111101011111001011110010111100011111000001110001011100010000110101110001111100010,SRAM0_INIT_53=256'b1001100111111001110110010011100000011000011110000101100011000111111001111000011110100111010001100110011000000110001001101101010111110101100101011011010101010100011101000001010000110100111000111100001110100011100000110110001001000010001000100000001011110001,SRAM0_INIT_54=256'b0100000000100000000000001110000111000001101000011000000110001111101011111100111111101111000011100010111001001110011011101001110110111101110111011111110100011100001111000101110001111100101010111000101111101011110010110010101000001010011010100100101010111001,SRAM0_INIT_55=256'b010000110100001001000101010011000100111101001110010010101011001110110000101100011011011010111111101111001011110110111010001000110010000000100001001001100010111100101100001011010010101110010010100100011001000010010111100
1111010011101100111001001101100000,SRAM0_INIT_56=256'b0111100000100000001001010110110100111010001001010101100000011110001111100101111001111110100111111011111111011111111111110000110000101100010011000110110010001101101011011100110111101101001110100001101001111010010110101011101110011011111110111101101100101000,SRAM0_INIT_57=256'b0111001000000000011011010111000000100000011100110110001001101110011100110110010001110100011100110000000001110011011001000110111101101100011110010110100101100001001110100111001101100100011000100110110001100110011001000010000000000000011011100110111101111000,SRAM0_INIT_58=256'b0111001101100100011100100010000001101001011010010010000000100000011100110110111000100000011100110110010000100000001111100111001000111100001000000111000000100000011001010110010000100000011000110010000001110011011001000010000001100101011100110111000000100000,SRAM0_INIT_59=256'b0110100101101100011100100110010101100100000000000111011101101100011101000010000001101111010010110111011101101001011011100000101000001010001000
000111001000000000011011000010000001100101011000010000000001110100001000000100001101110011011001010110000100111010,SRAM0_INIT_60=256'b0100110001100001010011100100111100000000000000000111100101010010001110000011000100110011000000000011110001110011011100100110111101101111011100100100000100111110000000000110110100100000011000010000000000110000001000000111010001110011011001010010000000110000,SRAM0_INIT_61=256'b0110110000000000011110010110111101100011001000000111001000100000011101000111001001110100011001010010000000100000010100100000101001101001,SRAM0_INIT_62=256'b0,SRAM1_INIT_0=256'b1000010010100000111111110101010010000010101000001010000010011111111111111000000110010010000000000101001010011111100111111001111100000000100111110000001010100000000000111110000000111111101000000000000000000000000000000000000000000000000000000000000000000000,SRAM1_INIT_1=256'b0111000001000000000000000110000001000000000101000100101001100100000000000000000111111011011110100000000010001101001111100000000101000001001111111111111100001000101
01000000000010010101101000001001111110100000101000001010000000101101001011011010000010100000,SRAM1_INIT_2=256'b1010000010100000001011010000000000000000000000001111000000000111000000000000000000000000000000111000000001000001000000001000000000000000000000000100000100000000000000000000000001000001000000000000000000000000000000000100000100000000000000000000000000000000,SRAM1_INIT_3=256'b1001111110100000000000000000000000000000000000000000000010111101100111111111111110100000100001001010000000000000101000001001111100000000010101000100011100000000010101011000010100000000100101101001111100000000010101001010000010100000000000001010000010011111,SRAM1_INIT_4=256'b010011111000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111110010110100000000101111011111111101000100000000001001111100000000010101001010000000101101000000000000000010010001,SRAM1_INIT_5=256'b11111111101000000000000010011111000000001001111111111111101000000000000010011111000000001001111
11111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000,SRAM1_INIT_6=256'b01001111101010000010000001010000000101101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110110011111,SRAM1_INIT_7=256'b1001111100000000101000000000000010011111111111111010000000000000101000001001111100000000111111111010000011111111111111110000000010111101101000001010000000000000100111110000000010100000100111110101000010100000000000001010000010100000000000001001111110011111,SRAM1_INIT_8=256'b01011110111111111101000000000000010011111111111111010000000000000100111110000000010111101100111111011110101010000101000000000000010100000101000000000000010011111100111110000000010100000000000001001111111111111101000000000000010100000,SRAM1_INIT_9=256'b10100000100100100101010001000100000000001010000010000010100001001101000001000100100000101
01000001001001000000000010101010100010000000000010001001000001010100000100100100101010101000100110100001010000010000010101000000010110100000000000000000000000000000000,SRAM1_INIT_10=256'b1000000110011101101000000000000001010000111111111000110110100000101000001010000010100000101000000010110110111101101000001010000001011100100000011111111101010100100011001010000010000011101000000101010110000001101000001000001101100001111111110100010010000010,SRAM1_INIT_11=256'b1111111110100000111111110000000010100000101000000000000011111111000000000101001100000000010100110000000001010011110101000000000001010011000000000101001111010100000000001010000010011111100011011010000001001101001011011011110110001101111111111000110110100000,SRAM1_INIT_12=256'b1010000010100000000000001111111110011101000000000101000011111111100011011010000010100000000000000000000001010011000000000101001100000000010100110000000000000000010100110000000001010011000000000000000001010011110101000000000001010011000000000000000010011111,SRAM1_INIT_13=256'b010011111
010101000000000010100000000000000101010000000000010100111001110100000000000101001101001110001101100000111001110110001101101000000000000001010000111111111000110110100000101000001010000000000000000000001010000001010000111111111000110110100000,SRAM1_INIT_14=256'b0101000011111111100011011010000010100000000000001111111110011101101000000000000001010000111111111000110110100000101000001010000000000000000000000101000011111111100011011010000010100000101000001111111110001101100000111001110111010011100011011000001110011101,SRAM1_INIT_15=256'b1000001110100000101000000010001010000010110101011101001010000010001011001101010010011111000000000101001110100000101000001010000000101101000000000000000000000000101111011000110100000000100011011001111100000000111111111001110110000011100111011001110100000000,SRAM1_INIT_16=256'b01010000000000000000000001010000000000000101000000000000101000000000000010100000010101011010000010100000101000001010000010100000101000001010000010100000010011010100110100101101101111011111111101010000000000001010
000000101101000000001011110111111111,SRAM1_INIT_17=256'b010100000000000001010000000000000101000001111111111111111101000000101010111111111010101000000000011100000000000001010000011111111000000000101000000000000101000000000000010100000111111110000000010100000000000000000000001010000000000000101000000000000,SRAM1_INIT_18=256'b0101001101001000000000000101001100000000010100110000001011100000110111011101110111111111110000101010000010000101000000000101000010000101000000001010000000000000010100111000001110000100101000001100110110100000010101011010000000000000101000000000000011100000,SRAM1_INIT_19=256'b1010000011111111000000000101001101010011100000011000110111111111010100010110010110000011000000101000001011010011000000000000000001010000101000001000001001010011010100111000000110001101111111111010000010000101000000001010000010100000100011010101011100000000,SRAM1_INIT_20=256'b010100000000000001010000000000000101000001111111100000000010110010100100110100000000010001000110010011101100001100000000010001101101000001000010110
001010101000000000000001010011000000000101001101100110000000000101110011011101111111111010000000000000,SRAM1_INIT_21=256'b1101010000000000010100011010000010000011110101001101010010111101101000000000000010011111000000000101001110000011110101001101010000000000100111110101000000000000101000001001111110000000101000000010110110111101100011011000110111111111101000000000000011100000,SRAM1_INIT_22=256'b1000001010000101110111001000100111010100100010011010000011011100110111001000010010010011100000101001001111111111010100101001001111111111101000000101001010010011000000000000000001010010100100110000000001010010100100111000010000100011100101001000001111010100,SRAM1_INIT_23=256'b1010000010100000110000111000001010000011000000000101001110010000101000000000000000000000000000001011110111111111100000011111111110000010100011001010000001101100100100110000000001010010100011001001001110010011000000001001001101010010100100111111111110000010,SRAM1_INIT_24=256'b10100000101000000000000001100110110001001111111101000101000000001010000000
00000001010101000000001010000000010011101000000000000010100000101000000001001110100000011000100101001011111111100000100101000111011000000000001010000001010010101000000010110100000000,SRAM1_INIT_25=256'b01010011110101011010000010001101100011011001110101001101001011010010110110111101100001011000010101010100111111110100011000000000101000000000000001010110101000001111111110000101000000001101100100000000101000000101001100000000010100111101100101100110,SRAM1_INIT_26=256'b1000001110011101000000000101001111111111001010001010000001010000000000100100001110000001110100011010000010100000111111111000011001010010110100011000001110100000101000001010000010000101010100100000000001010010000000000101001011010101100001010000000001010011,SRAM1_INIT_27=256'b1010000000000000101000001010000001101001100000000010000011100000000000001010000000000000010101111000110111001101101000000000000010100000011001110101011110010011100011011000001110011101000000000101001100000000101000000101000110011111101000001001001110001101,SRAM1_INIT_28=256'b10
10000010010011100011011000001110011101000000000101001111111111101000000110000110000011100000110101001100000000111111110101000010001101110011011010000010010011100011011000001110011101000000000101001100000000100001001111111110100000101000001010000011111111,SRAM1_INIT_29=256'b1010000000000000101000001010000001101001100000000010000011100000000000001010000011111111010101111000110111001101101000001001001110001101100000111001110100000000010100111111111110100000011000011000001110000011010100110000000011111111010100001000110111001101,SRAM1_INIT_30=256'b1001111111111111100010111001111100000000101000001000110110111101100011011010000011111111100001011000010000000000110101010000000010100000010100111101010110100000111111111000110111001101101000001100110110010011100011011000001110011101000000000101001111111111,SRAM1_INIT_31=256'b111000000001000110000000111000000001000000100010000000010000000000101101101100001110000011111111010100011010000011010010000100001001001110000001101000001001111110011111111111111011000011000001010100
1000000010100100111001111110011111111111111000101110100000,SRAM1_INIT_32=256'b01001000010010101100010000000000010010100001101010000000101101111111011000000011100000000101001111111110100000101100001000000001000001010100011111111110100000101000000101001000000000101000000101001110100000101000000000000001010010101000001010000010000001,SRAM1_INIT_33=256'b1010000011111101000100111100011010100000111111010001001111000110100100011111111101000001100001100001010100010101000101010001010101000001100001100001010000010100000101000001010001000001100001100001001100010011000100110001001101000001100001100001001000010010,SRAM1_INIT_34=256'b0101001010110001101100000000000000010010100000000010110111111111111111010101001111000110110100011111110101010011110001101101000111111101010100111100011011010001111111010101001111000110110100011111111111111101000100111100011010100000111111010001001111000110,SRAM1_INIT_35=256'b011010100000000010100101101000111010000000000000011001011010001110100000100000101000000111111011010000011111111000101000
0010100000101000001010000010011000100110001001100010011000100100001001000010010000100100000000001010100000000000101001100000000,SRAM1_INIT_36=256'b0110101000000000101001011010001110100000000000000110010110100011101000001000001010000000000000000010010000100100001001000010010111111110000000001010101000000000011010100000000010100101101000111010000000000000011001000000000010101011101000111010000,SRAM1_INIT_37=256'b1101000111010000000000000011001011010001110100000100000101000000000000000001001100010011000100110001001100010010000100100001001000010010111111110000000001010101000000000011010100000000010100101101000111010000000000000011001000000000010101011101000111010000,SRAM1_INIT_38=256'b010110110100000100000011000000010010001100111111010000010000001100111111111110101000101111111011010000011111111000000000101010100000000001101010000000001010010110100011101000000000000001100100000000001010101110100011101000000000000001101010000000001010010,SRAM1_INIT_39=256'b01010000001010010001011010000000000000000000000000000000011
1111011111111100000000101000000101001100000000101000000101010011010001110100001000001110100000000000001010000001010010001011011111110111111111010100001100000011010001100000000000000001010010,SRAM1_INIT_40=256'b1100001111010001100000111010000000000000100000011100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100000011010001100000000000000000000000000000000000000000000000000000000000000000000000100111110101001001000010,SRAM1_INIT_41=256'b01010010000000000101001000000000101000000101001000000001111111111100001111010001000100110110001110000000101111011100001011010001101000000000000010000001110000111101000110000011101000000000000010000001110000101101000110000010101000000000000010000001,SRAM1_INIT_42=256'b1000010110100000111111111000000110000011100000111001000110000011100100011000001110010001100000111001000110000011100100011000001110010001100000111001000110000011100100010000000001010010101000001010000010100000101000001111111101000100100000111001000100010100,SRAM1_INIT_43
=256'b1000001110001001101000001001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000100000101100010111010110000000000101110000000000010111000000110010000110,SRAM1_INIT_44=256'b1010000011111111100000101000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010,SRAM1_INIT_45=256'b1000100110100000100100100000000001010101101000001010000010100000101000001111111101000100100000111000010110010010101000000000000000010100100100011000000111000001110000110000000001010001010000010000000001011100000000000101110000001100010000011000100010000110,SRAM1_INIT_46=256'b1111111110000010100000111000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000
111000100110100000100100101000001110001001101000001001001010000011,SRAM1_INIT_47=256'b1001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000110001100101000101000001000000000101110000000000010111000000110001000001100010001000011010100000,SRAM1_INIT_48=256'b1000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000,SRAM1_INIT_49=256'b1010000010011111100000111010000010100000010011010010110110111101110000111101001010000011100000101100001111010010100000111010000011000110010100010000000010111101010111000000000001011100000000000101110000001100010000011000100010000110101000001111111110000010,SRAM1_INIT_50=256'b11111111100010001111111110100000000000000101100011111111101000000101011000000000010101010000000010100000101000
00101000000101010101010110000000001010000001010110111111110101000011111111101000001010000010100000101000001111111110011111111111111111111110011111,SRAM1_INIT_51=256'b1100001110001101110111011010000000000000010101001111111101010110100001100101010010110110011100100101011010100000010001000000000001010101101000000101010010110101011100110101011011111111111111111000010011111111110011011101010010001101111111110101010010100000,SRAM1_INIT_52=256'b1010110101101011001010011110011110100101011000110010000100000000000000000000000000000000000000001111111110000100010000111000001010001101111111111111111110011111111111111010000011111111100111110100001110100000100000101000110101000100111111110101001110000011,SRAM1_INIT_53=256'b0110100110101111111011010010001101100001101001111110010110111100111111100011100001111010101101001111011000110000011100101000110111001111000010010100101110000101110001110000000101000011110111101001110001011010000110001101011010010100010100100001000011101111,SRAM1_INIT_54=256'b010010111100011101000010110111
100101101111010111010100101111000001110101111110010111110011100000011001011110100101101100100100100001011110011011000111101000001000000111100010110000111000110100101100010011110110111000001001001010000100101101101010000101011,SRAM1_INIT_55=256'b1110000100100111011001011010101111101001001011110110110100110100011101101011000011110010001111000111111010111000111110100000010101000111100000011100001100001101010011111000100111001011010101100001010011010010100100000101111000011100110110101001100001100111,SRAM1_INIT_56=256'b011000001111000011110000110010101011000000010100011100011110000101100100111010000110110111110001011101001111100001111101100000110000011010001010000011111001001100010110100110100001111100100101101000000010110010101001001101011011000000111100101110010100011,SRAM1_INIT_57=256'b010100000110100001100101011011010011101001100101001000000011110001110011011001000111001000111100000010100110010101100001011101000110100101110010011000100110111100000000011001010110000100000000011010010110110001100001001110100000
1010011000010100001100111000,SRAM1_INIT_58=256'b0110010101100001000000000111010001100110011101000110110101101001011000010110100100111010011100110110010001110000011100110110010000100000011001110110110100101100001000000110000101100101011001010011101001110011011001000110101001100111011001010110110001110100,SRAM1_INIT_59=256'b0111001101101001011011110010000001101111001011100110111101101111011011110110110101101101001100010010000001100110011001010111001101101101011001010101011100111110011000010011111001110010001111000000101001100001011001010010000000000000011011010110010100000000,SRAM1_INIT_60=256'b0100010100100000001000000101001001000110001000000110010000000000001100100011000100110001000010100011110000100101011001010100110001101111011001010010000001100011011001000110110101100100011101100000101000100101011010100110100100100000000010100111100000100000,SRAM1_INIT_61=256'b0111010100001010011101000111001101101111011101000111001001100111011101000110000101101111011011000100011000111010010100100010111001100110,SRAM1_INIT_
62=256'b0,SRAM2_INIT_0=256'b0100001101000000111111110100000000110000010000000011000000100000111111110100000001000000000000000000000000110000001000000001000100000110110100000000111100000000000011110000000011110000000000000000001100000011000000110000001100000011000000110000001100000000,SRAM2_INIT_1=256'b011000000100000000010100010010101110000011110000010000000100101000000000001111110000000000111110000001100010000000000000000001100010000000000001111111101000000000000000000001100100000000100000000000001100000010100000100000000011111010000001111000000000000,SRAM2_INIT_2=256'b0111000101100000010000000000000000000000000000000001000011000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000010000000100000000,SRAM2_INIT_3=256'b0100000001111000011100000111000001110000000010010000000000000011111111010100000100000000110000000000100001000000000000000000000000000000100000000000000000000000110000000000
10000100000000000000000000000000000100000001010000000000100001000000000000,SRAM2_INIT_4=256'b01000000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000000100000000011110100000001111111101000000000000100000000000000000000000000100000001000000000111000000001000100000,SRAM2_INIT_5=256'b1111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000,SRAM2_INIT_6=256'b010000000011000000110000001100000011000000001111000100000000000000000100000001000000000111010001110100011101000111010001110100011101000111010001110100011101000111010001110000011100000111000001110000011100000111000001110000011100000000100100000000000000,SRAM2_INIT_7=256'b0111000000100000000011111111000000000000001000010111000000000000000011111111000000001111111111111111000000010100000
0000100000000010000000010000000000000000000010000000000000000010101000000000000010001010100000100000000100001000000000000,SRAM2_INIT_8=256'b01110100011101000000100100000011111110000000000000001000000000111111110000000000000010000000000000001001000000000000001000000000000101000100000000000000010101000000000000001000010000000000000000000000001001000000100000000011111111000000000000001000011001,SRAM2_INIT_9=256'b0100001001000000000000000100000000000000010000000100000001000000010100000100000001000000010000100100000000000000000000000101000000000000010000000100000001000010010000000000000001010000010000001100000011000000110000000100000000011110000111100001111000011101,SRAM2_INIT_10=256'b01000000010000000000000000000000000000111111110011000000100000000100000100000000110000010100000100000010000000000000000000000000000000000000001111111100000000110000000100000001000000010000000000000001010000010000000100000001000000111111110100000001000000,SRAM2_INIT_11=256'b1111111100000000111111100000000000010000000000000000000011111
111000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000110000000000110010000000010010000000000100000011010000010000001000000011010000111111110011000000100000,SRAM2_INIT_12=256'b01000000000000000000001111111000000000000000000000000011111111001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000100000001,SRAM2_INIT_13=256'b0100000000000000000000001000000000000000000000000000000000000010100011000000000000000000000100000000100000001000000011000000110000001100000000000000000000111111110011000000100000000100000000000000000000000000000000000000000000111111110011000000100000,SRAM2_INIT_14=256'b011111111001000000001000000000000000000001111111000010000000000000000000000000000111111110011000000100000000100000000000000000000000000000000000011111111001100000010000000010000000000001111111100110000001100000011000001000000001000000010000000110000,SRAM2_INIT_15=2
56'b011000000001000000010000000010000100100110000000010000001010000110001001100000000100000000000000000000000110000000000000100000001000000000111010001111000011110100000001101000000000001000100000000000000000000111111100000000000100000001000000011000000000000,SRAM2_INIT_16=256'b01000011110000000100000000000000000100000001110000010100001000000001100000100100001011000010100000110100001101111001001111100000001111111100000000000000010000111101000000000110101000000011111111,SRAM2_INIT_17=256'b0100000000000000010000000000000001000000001111111111111111010100000000000011111111010000000000000000000000000000010000000011111111000000000000000000000001000011110000000000000000111111110000000100000000000000000000000000000000000000000000000000000000,SRAM2_INIT_18=256'b0100000000000000000000000000000000000000010000000100000001000000011000011111111000000000001000000100000000000000000000001010000000000010000111100000000000000000011000000110000010100000000000001110000000000000100101100000000010000000000000000000000,SRAM2_INIT_19
=256'b011111111000000000000000000110100001100000001111011111111000000000001000000110000001000000010000000010000000000000000000000001000001110000011010000110100001001000011000000011110111111110001000000000000000000000010000000110000010100000000000000000000,SRAM2_INIT_20=256'b0100000000000000010000000000000001000000001111111100000000000000001001000010010000100000001000000011000000011000000000001011000000001000000001000000000000010000000000000000000000000000000000000000110000000000000000000011000000111111110101000000000001,SRAM2_INIT_21=256'b011000000000000000000000001000001100100011000000011000010000011000000000000000000000000000000000000000000110100001000000011000000000000000000010000000000000010001000000001000100000000010000000100001110001111110100001101111011111111000000000000000000000000,SRAM2_INIT_22=256'b110000001100010011000000010100001000000010011100100110001001000010000000110000000111000001010000010100001111111100000000110000001111111100100000000000000010000000000000000000000000000000100000000000000000
0000001000000011000000100011001000000011010000100000,SRAM2_INIT_23=256'b011110000000100000000000000000000000000000000000000110000001000000001111000011110000111101000001111111111000100001111111100100000010100000101000011000000010100000000000000000000010100000101000011000000000000000010000000000000001000001111111100100000,SRAM2_INIT_24=256'b0101000001100000000000000100000001101111111111110101000000000000000000000000000000000000000000000101000000000000011100000000000001110000011100000000000001000000010000000000000011111111001000000000000000010000000000000010000001000000100000000100001100000000,SRAM2_INIT_25=256'b01100000100000000110000001100000101000011010000010000110000000010000011000000000000000000000000111111110110000000000000000000000000000000000000011000001111111101010000000000000000000000000000000000000000000000000000000000000011000010010000,SRAM2_INIT_26=256'b0100000001100000000000000000000111111110010100000110000000000000000000000100000000100000011000001010000100000001111111101100000000000000010000000110
00000010000011000000110000000110000000000000000000000000000000000000000000000100000001100000000000000000000,SRAM2_INIT_27=256'b0111000000000000000100000000000000110000001100000111000000110000000000000001000000000000000000001001000000110000001100000000000000000000011100000000000001110000001000000010000000110000000000000000000000000000000100000000000000110001000000000001000000100000,SRAM2_INIT_28=256'b011000000000000001000000010000000110000000000000000000011111111000000100011000000110000001100000000000000110000111111110000000000010000001100000011000000000000001000000010000000110000000000000000000000000000010000001111111100110000001000000001000011111111,SRAM2_INIT_29=256'b0111000000000000000100000000000000110000001100000111000000110000000000000001000011111111000000001001000000110000001100000111000000100000001000000011000000000000000000001111111100000010001100000011000000110000000000000011000011111111000000000001000000110000,SRAM2_INIT_30=256'b1011010011111111000000001011010000011110111100001101000001000011110100
000000000011111111010100000100000000000000000000000000000000000000000000000011000001010000111111110001000000000000000000000011000000110000001000000010000000110000000000000000000011111111,SRAM2_INIT_31=256'b01000000000001000000000000000000000001010000000011000100100001010000001111000000000000111111110001000011110000000000000000000000000000000101000001010100110100001001001111111111110000000000000000000000100000001000000011010000010100111111111010000010100000,SRAM2_INIT_32=256'b0110000000000000000000000000000000000001000000110000001000000100000000000000000000000000000011111111100100000001100000000000000010000000000001111111100110000001000000000000000000000001100100000000000110000000000000000000000000000000100000010000000010000,SRAM2_INIT_33=256'b011010010000000010000000011000000110100100000000100000000110000001100001111111100010000010100000000010000001000000011000000000000010000010000000000010000001000000011000000000000010000001100000000010000001000000011000000000000010000001000000000010000001000,SRAM2_INIT_34=2
56'b01000000100000111111111100000000000000000110000001100001000000000000000001100000011000010000000000000000011000000110000100000000000000000110000001100001111111110000000010000000011000000110100100000000100000000110000,SRAM2_INIT_35=256'b01110000000000000000000001100000010100000000000001000000001100000010000000010000000000001000000100000000111111110000010000001000000011000000000000000100000010000000110000000000000001000000100000001100000000000000000000000000000000000000000000000000,SRAM2_INIT_36=256'b01110000000000000000000001100000010100000000000001000000001100000010000000010000000000000000000000000100000010000000110000000000111111110000000000000000000000000111000000000000000000000110000001010000000000000100000000000000000000000011000000100000,SRAM2_INIT_37=256'b011000000101000000000000010000000011000000100000000100000000000000000000000001000000100000001100000000000000010000001000000011000000000011111111000000000000000000000000011100000000000000000000011000000101000000000000010000000000000000000000001100000
0100000,SRAM2_INIT_38=256'b0100000011110000000000000000100000000000000100001111000000010000000100001000000100000000100000010000000011111111000000000000000000000000011100000000000000000000011000000101000000000000010000000000000000000000001100000010000000000000011100000000000000000000,SRAM2_INIT_39=256'b0110000000000000100001100000000000000000000000000000000100000001111111100000000000000000000000000000000000000000110000001010000010000000011000000110000000000000000000000000000010000001000000011111111000000000011000000110000010000000000000000000000,SRAM2_INIT_40=256'b1100000011000000001000000011000000000000000100001100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100000010000000100000001100000001010000010100000101000001010000010100000101000001010000000001111100010000000000100000,SRAM2_INIT_41=256'b0100000100000000001000001111111111000000110000000000000011000000110000001000001100110000001100000010000000000000000100001100000011000000001000000011000000000000000100001100000011
00000000110000001000000000000000010000,SRAM2_INIT_42=256'b011000000100010111111110001000000110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000000000000100000001000000100000101010000011000001111111101000000001000000010000000000000,SRAM2_INIT_43=256'b01000000010100100111000111000000000000010100000101000001000001011000001000000011111111010000000101000001011100000100000101010000000000000000000001000000100000000100000011000000000000001000000001001000010010000000000000000000000000000000001100000000100000,SRAM2_INIT_44=256'b010001011111111001000000011000001110000011101001001110000010000000100000001010010011100011100000111000001110100100111000001000000010000000101001001110001110000011100000111010010011100000100000001000000010100100111000111000001110000011101001001110000010000,SRAM2_INIT_45=256'b0110001001100001110000000000000101000001010000010000010110000010000000111111110100000001010000010110000001000001011000000000000000000000010000
0010000000010000001100000000000000010000001000000000000000000000000000000000000011000000001000000001000000110000,SRAM2_INIT_46=256'b1111111100100000001100000111000001111000100110000001000000010000000110001001100001110000011100000111100010011000000100000001000000011000100110000111000001110000011110001001100000010000000100000001100010011000011100000111000001111000100110000001000000010000,SRAM2_INIT_47=256'b0111000000000000010100000101000001000001011000001000000011111111010000000101000001010100000100000101110000000000000000000001000000100000000100000011000000000000000100100001000000100000000000000000000000000000000000001100000000100000000100000011000000100010,SRAM2_INIT_48=256'b011000001110000011111001001010000010000000100000001110010010100011100000111000001111100100101000001000000010000000111001001010001110000011100000111110010010100000100000001000000011100100101000111000001110000011111001001010000010000000100000001110010010100,SRAM2_INIT_49=256'b01000000000001001000000011010000100000110100000100000110000011001
000000010000000110000001000000001000000010000001100000010000000100010001000000000000010000011000000000000000000000000000000000000000011000000001000000001000000110000001000101111111100100000,SRAM2_INIT_50=256'b1111111110000000111111010000000000000000000000001111111101010000000000000000000000000000000000000101000010000000100000000000000000000000000000000101000000000000111111110110000011111101000011110101000001000000011100001111110000000001111110101111110000100001,SRAM2_INIT_51=256'b01000000100000000100000011000000000000000000001111111100000000011000000000000001100000011000000010000001010000010000000000000000000000010100000000000001010000010100000011000011111101111111110100000011111101000000000000000000110000111111110000000001000000,SRAM2_INIT_52=256'b1100000110100001100000010110000001000000001000000000000000011110000111100001111000011110000111101111111101000000011000000011000000100000111111111111110000000000111110100000000011111100000000000100000001000000001100000010000001110000111111110000000000110000,SRAM2_IN
IT_53=256'b1000100111101001110010010010100000001000011010000100100011010111111101111001011110110111010101100111011000010110001101101100010111100101100001011010010101000100011001000000010000100100111100111101001110110011100100110111001001010010001100100001001011100001,SRAM2_INIT_54=256'b0101000000110000000100001111000111010001101100011001000110011111101111111101111111111111000111100011111001011110011111101000110110101101110011011110110100001100001011000100110001101100101110111001101111111011110110110011101000011010011110100101101010101001,SRAM2_INIT_55=256'b01100001111000010110001011100110011001111110011101100101000110011001100000011000100110110001111110011110000111101001110101010001110100000101000011010011010101111101011001010110110101011000100100001000100010000000101110001111000011101000111000001101110000,SRAM2_INIT_56=256'b0100000001110000011000001101101001110000000000000110000000011100010111001001110011011101000111110101111110011111110111100011100001111000101110001111100100111011011110111011101111111010010
10100000101001101010010010101010101110001011111010111100101100111000,SRAM2_INIT_57=256'b010000000000000011011010111010100100000011101000110110100100000011001010110000101100001001000000011111001110010001111000010000001100110011000010010000001001100001111100111001000111100000010100110011001100101011011110000000001110011011011010000000000110000,SRAM2_INIT_58=256'b0111001000111100000010100111001100100000011011100110010101101001001000000111001000000000011001010110000100000000011100110110010001101111011011100111010101100110011001000110111101110100011110000000000001100101011000010000000001100001011011010110010101101110,SRAM2_INIT_59=256'b010000001100110011100100110110101101101001011100110111001100011011100100110010101011000001000000110010100100000010100110010010101100101011101000010000001100101011101100111001101100100001000000111001101110100011100100011101000001010001000000101001000111110,SRAM2_INIT_60=256'b01000000111010000111010010100100100110000111110011000010011100100110100001101010011000000001010001111000111011
0011001000010000001000010011000100011111000100101011011100110111101101001011011100111100001111000000000000110110001100110000000000010010101100101,SRAM2_INIT_61=256'b01010010110111001100101001000000111001101110010011000110110111101101110011001010111010001101110011010010100110001010010010001010110010100100000,SRAM2_INIT_62=256'b0,SRAM3_INIT_0=256'b1100001100000000111111000000000100000100001010000000000011111100111110100000010000000100000000100000001110111000101110000001100000101000100110000001000000000001000100000000000000000000000000111101001111010100110101011101011011010111110110001101100100000110,SRAM3_INIT_1=256'b010010101100011011110000010000001110011001110000010000001110010001000000110000000000000111111110000000100000100101001000000010000001101101011001111100000000001000011010000101000000100000001001100010000001110000011010000000011111111000000000000010000000000,SRAM3_INIT_2=256'b0100000100000000111110001111011111101100111000000000000000000000000000000000000000000000000000000000000000000101000001000000000
011010000000000010000010000000101000000000000000000000010000001000000000000000000000000010000000100000101010111000000110000001010,SRAM3_INIT_3=256'b010000000000010100010110101001100100011010111011101111111000000100001110110100000011000000010000000011000010000001100010100000000011000000100000000100000110000001100000000111001011000001000100100000001111000001110000010100000000110100100000011001100000,SRAM3_INIT_4=256'b1001010110100100100101111010100010011001101011001110100000010011100111011011100010011111101111001110111000011101101000111100100010100101110011000000100001101010000100001111100100000001101011000000110000000011000000000000000000010000011100011011001100000000,SRAM3_INIT_5=256'b1100001000001011011101110101010001111001010110001100100000011101011111010110010001111111011010001100111000010011100000110111010010000101011110001101010000010011100010011000010010001011100010001101101000010011100011111001010010010001100110001110000000011101,SRAM3_INIT_6=256'b0100000111111001101100011000100100000000011100000000000
00000100000000010000000100010000101101001010000010010001100011111000001101110111010101100100101000011110000100101111110011111010110100001010111110100011100100101001000010000110011100100000100001001000,SRAM3_INIT_7=256'b1000010000011011000000100011100010011000100001110001000000111100000000101010100000100101100011010001000000101110100110101011010100010000000001000000000101001000110100000010011000000100110110000000001000000000001000100000001000000001010100101111000011110000,SRAM3_INIT_8=256'b1100010111000001110000000001000011110011000001000001101100100100011010100001000000011111001100000010000100010000001101000001000000000010000000001111101000000010000001000010101001010000010100000001001000000010001011110111010001111110000100000011001100000010,SRAM3_INIT_9=256'b010000000000000001010110000100001001000000000000000000000101000011000011011100000000000001000000000000001000000001010100000100000110001100000000000000000100000000000000100100110000000011000000000100000000000000000011000001010010000101100000101011101100,SR
AM3_INIT_10=256'b01100000100000001010000010100000000110010000000010000000011000000100000001000000001000000000011011100110000000000010000000000000000000000011101100100000000000000010000000100000000000010000000110000000111000000010000000000001100111100110101011100000000,SRAM3_INIT_11=256'b01000010000101000110101101100000000000000010110111100010011011011100110100000000110011100110000010101101100000000000001000100001101011110100000000000000001100011110001000000000100000010000000000000011000000100000011000000001100110000000000010000000100,SRAM3_INIT_12=256'b01000000100010010111011111100000011010011100000000010111001000001000000110100000100000100010101001001110000010010000111011100110111011100100101100000000111011001000100010001100010000001000001010101101010000000000110000100100000011001101011001110101100,SRAM3_INIT_13=256'b01110101101101000000110100100101000001000000010000000000001100000000000100000100001100111000000000000000000000000000000100000000000001000000000000111011000000000111011100000100000011010000001000
00010000110000010000110000000000000000100000000000010000001101,SRAM3_INIT_14=256'b01110011000001000000110100000100000011101111101000000000000001010001001000000000010011100000010000001101000000100000010000010011000110100000000001010110000001000000110100000010000001001110101100000100000000010000010000000000000000000000000100000000,SRAM3_INIT_15=256'b0100100000000000000000000000001100000000011000110010001100001000000000001100101100000010110000000100000000000000000000000000110000110000010101001000100000000100000001100001001011000010000001010000000010100101110000000000000000000001000000000000001000,SRAM3_INIT_16=256'b010000100000001000000100010011000000010000110000000000011010001111110101100101100000101000000000101000000000110010000110000000100000000000110010000000100000000000001000100000111110000000010001111101100000000111001000100101100001000011001000011000011110001,SRAM3_INIT_17=256'b101000100001100010100100000110001010011000011000110010001101100100010101010000111101110100000001011011110000000010110000000001101
1010010000001000001100010111101111110100111100000000110110110011011101000000110000011010000010100011000000000100000010000010010,SRAM3_INIT_18=256'b01000000001000000100000100000100001000000101111111100000010000010100000100111110010000000010000110100001000001010110000000000000001100110111111101000001000000001010000001000000111000000000000100000000001010000110000000100000000100000000110000100000001,SRAM3_INIT_19=256'b01010110000011000001000000001000000101000001000100000111111000000001000000001100000001111111110000000100000011000100000000110000100011000000110000001100000101000001000000010001000001100001010000010000000011000010110000011100000101000010000000000000011100,SRAM3_INIT_20=256'b0100001000011000010001000001100001000110000110000110100000001000000000000000000100011010111111110000000100000100000001000110101000000100000001000000001100000110000000110000011100000000000000100000010000001011000011110000100000001001100011110000000001100001,SRAM3_INIT_21=256'b01011100011001100000110000000000000011000110001001100001
1111000000000010111111011111100000000110010100000000010000100110001001000000101000101000000000000111010000000110010000000000001000000001111100011110000000001000100000111011011000001100000000100000010,SRAM3_INIT_22=256'b011100001100000000010000100000000101000010000000100100000010000000110000010100001100000001010001000011110100000011000001010011110111000000000000000000010100000101010010010100001000000001000000001100000001000001000000001110010001001000000000001000101111,SRAM3_INIT_23=256'b0100001110000000000000000000000001000000110000000000000000000000001000100101110000011011001111100011001001000000011111010000000100000000100000000000000101000011000000010100000101000001010001010000010000000010100001000000000000000101001110110100000100,SRAM3_INIT_24=256'b011000000000000000000000010011000100111110010000000111001001000001110000001100000000000010000000010000000001001000000000000000100000001100000000001000000001000001000000010011111011000000010000000000000010000010100000000000000000000000011111100011100001,SRAM3_INIT
_25=256'b1001010100000000000000000000000000000100001111000011100000011100111100000000111111111000000000000000010000000000111110010000000110110010000001110000001100000000000001001111010000000001101110010000010110111011000011010000101000000110000000000000010100001000,SRAM3_INIT_26=256'b010000000100000010000111001111110110100100110000101000001001111111110011000000000001000000000000000100000000111110010000001000110000000000000000000100000011000000000000000100000010001011011000001100100101100011110000000000000001000000011000101000100101,SRAM3_INIT_27=256'b01110111000010100000011100000001001100001001001100001001011111100000101000001010000000000001011100010111000000000111000100101101000000000000000000000000000001000000010000000100000111010110010000011010000000110000000011011000000000000000000000000100,SRAM3_INIT_28=256'b0100000001000000010000001111010110001111011000100000000000010011000000100111000010010000111111101111000000000001011100010111000000000000000000000100000001000000010000001111011110000100110000000000011
1101100000110000010000000100111110010,SRAM3_INIT_29=256'b0110111000010100000011100000001001100001001001100001001001111100000101011001010000000000001011100010111000000000000000000000100000001000000010000010011011101011111011000100000000000010011000000000111000010010000111111011101000000000001011100010111,SRAM3_INIT_30=256'b0110000011111100000000000110110011000000000011100001000011110000000111000000010001100110000000010000000100001111000000000001000100001101000010100000000000000011101101010000100000001001000000000000100000000000000001000000010000000100000100000110001111110010,SRAM3_INIT_31=256'b0100000010000000010000000000000010000000110000001000000010000100000000111000000000111110010000000100001110000000000001000000000000100000001000000000110100001101001111100100001110000000000000000000100000000000000101010001010100111110110000000000010001,SRAM3_INIT_32=256'b1111111111111111001111000010101000000011000000010000000001110000000100000000000100000000000000101111100110100010101000110000001100000010000000101111100010
000011100000100000000100000011000000010000000000000001000000000001000100000000000000000000000100000001,SRAM3_INIT_33=256'b010001101110000111111110000000100100011011100001111111100000001000001001110010100000100000001001111111111111111111111111111111100000100000001001111111111111111111111111111111100000100000001001111111111111111111111111111111100000100000001001111111111111111,SRAM3_INIT_34=256'b010111100000000111000001100000000011000000011111000011101110011100000000000000000001000000010111000000000000000000010000000101110000000000000000000100000001011100000000000000000001000000011110111001110000111111110000000100100011011100001111111100000001,SRAM3_INIT_35=256'b0101010000000110010101000000000000000001000000010101101000000011000000010000000100001100000011001111000000000000111010101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100100100000111001010110000011000010010,SRAM3_INIT_36=256'b0110100000001100011010000000000000000010000000100111010000000110000000100000001
00001000000010000011111011111111111111111111111111111111111001100100010000000000010010000000011001001000000000000000000100000001010011100000001101001110000000000000000100000001,SRAM3_INIT_37=256'b0100000001000101100000001100000001000000010000010000000100000110101111111111111111111111111111111111111111111111111111111111111111110001100010010000000000001010000000011000101000000000000000000100000001001011100000001100101110000000000000000100000001,SRAM3_INIT_38=256'b01000000001110000000000000000100000000011100000000111000000000011111001111000000000110111100000000000010100010000000000000000000000100000001100000010000000000000000010000000100001010000000110000101000000000000000010000000100010000000001100001000000000000,SRAM3_INIT_39=256'b011000100000000000001111111000000011000000000000000000000000000011100001111010100000000000000000000001000000011000001100000010100000001000000010000000100000000000010100000000100000000011100000001000011111011000001000000000100000001000000100000010000000000,SRAM3_INIT_40=256'b010000000
000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010010110001000000010110000111000010001000101000001011100000110011000000100000011000000001,SRAM3_INIT_41=256'b010100100000001101011100000001101101110001011000000001000000011111110010000000100000001000000110000110000000010111100000000000000000000000000000000000000000001000000000000000000000001000000000000000000000001000000000000000000000001000000000000000000000001,SRAM3_INIT_42=256'b01010000100111010100010000000100000000111000001110000011000000110000001010000010100000100000001000000001100000011000000100000001000000001000000010000000000000000000001001000000001000001001010010000000011000000011111101000000001000001000000010000000111,SRAM3_INIT_43=256'b01000010000011100000000001000100000000100000100101001000000001100000010111101110000000100000100000000010000010000100001000001010000011100000000000001000000001100000011110001100000000110000100100001001100010000000011110011010000001000
00001100000010,SRAM3_INIT_44=256'b1000010011011010001000000010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001000001110000100000000100001001110000000100000100,SRAM3_INIT_45=256'b010000100000111000000000010001000000001000001001010010000000011000000101111011100000001000001000000000100000100001000010000010100000111000000000000010000000011000000110011111100000011000000101000001000000011100010110000001000000011000000110000001000000010,SRAM3_INIT_46=256'b1101101000100000001000000001110000100111000000010001110000011000001000010000011100011000000101000010011100000001000101000001000000100001000001110001000000001100001001110000000100001100000010000010000100000111000010000000010000100111000000010000010000000000,SRAM3_INIT_47=256'b0100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001101000011100001000000
001000000001010000010000001101001010000000100000001100000010000000100000001010000100,SRAM3_INIT_48=256'b010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001000001110000100000000100001001110000000100000100000000000010000100000111,SRAM3_INIT_49=256'b0110001010000000010000001011000010000001010001111000011110000000000000000000000000001000000010000000000000000000000010000000110000100000000010000011111110000000000010000001000000011000010000000001000000011000000010000001000000010100001001101101000100000,SRAM3_INIT_50=256'b1111100100000001100001000000100000000011000001001110110100001000010000010001000100000010000111010000001000000001000000000000000101011011001000110000000100011011111110110000000010100000111110100000000000000111000000001111000001000100010010011111001101001100,SRAM3_INIT_51=256'b010000101000000001100000000000001110000000111001101000000000000000100010010000000100000000000001
10100001000000000010001110100000000000000000000000000000011000000000000100001111000111101110000000101111011000001000000001100010100111000100000011100000000,SRAM3_INIT_52=256'b1000110001001010000010001100011010000100010000100000000001101001010100100110001101010100001100001101111000000001001010000000010000101000101110001010011100101000110110000000110110101011001101000010100000000000000001000010100000000001111110010001010000000001,SRAM3_INIT_53=256'b0100100010001110110011000000001001000000100001101100010010011101110111110001100101011011100101011101011100010001010100111010110011101110001010000110101010100100111001100010000001100010111111111011110101111011001110011111011110110101011100110011000111001110,SRAM3_INIT_54=256'b010011000010100000000100111000001100110010101000100001011001000110111101110110011111010100010001001111010101100101110110100000101010111011001010111001100000001000101110010010100110001110110111100110111111111111010011001101110001101101111111010100001010,SRAM3_INIT_55=256'b1100000000000110010001001
000101011001000000011100100110000010101010101111001000111010011000111010101111110011001110110110010010001100110101000001110001000101100011011101010100011101010011101110011010111110011101100010111111100111101111110111011100101000110,SRAM3_INIT_56=256'b011110100110000001000000000000000110000001000000010010111010001100100110101010100010111110110011001101101011101000111111110000010100010011001000010011011101000101010100110110000101110101100111111000100110111011101011011101111111001001111110111110110000010,SRAM3_INIT_57=256'b011101000001010001000000100010000111110011110010111010100111110011100100010000001110100011001000111001101100100001000000110010100100000011011100110010000100000011100110110010000100000011001010010000000100000010011000110110001100100011011010000101000100101,SRAM3_INIT_58=256'b0110010000100000001100000111001001101100011101010110110101100011011101000101000000111110011100100011110000001010011001010110000101110100011010010110101001101100011001010110110001110101010001010011111001110010001111000000101
001110011001000000110100001101001,SRAM3_INIT_59=256'b0110010100100000011100100110010101011000001011100010000001101111011100000110010000100000001011110110110001100100000000000000000001101101011010010011101001110101001111000111001101100100011101110111010101110011011011110000000001101101011001000010000001110011,SRAM3_INIT_60=256'b0110111001101111010100100100010101000101000010100110010100110000001100010011000000110010000010100010000000100000011000010111010000100000011011010011111000001010011000010110001101101100010010010011100000110000000010100111000001101100000010100111100001111010,SRAM3_INIT_61=256'b011011000010100001110000011100100110010101110000011001010110001101101001011001110010000000100000011001100100010101001111000000000110110001000110,SRAM3_INIT_62=256'b0,UNUSED=1'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b1110001111100001000110101110001011100100111000111110001111100101111010101110010011100100000010101110000111100101111001011110010111101011111001011110111011100011111011101110001111100001111000111110101011101010111010101110101011101010111010101110101011101010,INIT_01=256'b0111100000100000011100000011100000100000000000000011000001100100111100000000000011101000111010001110101111100010111001011110101111100001111001010001101000010010111000111110101111100100111000011110010111100001111000011110001111101001111010011110000111100011,INIT_02=256'b1110000111100001111010010000000000000000000000000000001100000000000000000000000000000000000000000000001001010100000000000000000000000000000000000101010000000000000000000000001001010100000000000000000000000000000000000101010000000000000000000000000000000000,INIT_03=256'b111001011110000100000000000000000000000000000000111010101110100011100101111010101110000111100010111000111110101111100001111001011010101011100001111000101101101011100011111000101110101111100
1001110010110101010111000011110000111100011111010111110000111100101,INIT_04=256'b1110101111100101111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110100100000000111010001110101011100010111010111110010100001010111000111110000111101001000000001110101011100101,INIT_05=256'b1110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011,INIT_06=256'b0111010101001011111100011111000101110000111101001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101110100011100101,INIT_07=256'b1110010111101010111000111110101111100101111010111110001111101011111000111110010111101010111010111110001111101011111010111110101011101000111000011110001111101011111001011000
101010000001100001011110001111100001111010111110001111100011111010111110010111100101,INIT_08=256'b0111010101110100011101011111000011110101111100101111010111110001111101011111001011110101011101000111001011001100011100011111000011110101111100011111000011110101111100101111001011110101011100011111010111110010111101011111000111110101111100011,INIT_09=256'b1001000110010101111000111110001011101010111000111110010111100000111001111110001011100101111000011110010110001010111000111110001010011010100100101001010110010001100101011110001111100010111001111110000111100101111000111110100100000000000000000000000000000000,INIT_0A=256'b1110001011100101111000010000101011100011111010111110001011100001111000111110000111100001111000011110100111101000110000111101001111100001111000100000101011100011111000101011001110110101101100111110000111100010111000111110010111100000100110101001001010010101,INIT_0B=256'b11101011111000111110101111101010111000111110001111101010111010110001101011100011000010101110001100001010111000111110010100011010111
00011000010101110001111100101111010111110001111100101111000101110000111100010111010011110100011100010111010111110001011100001,INIT_0C=256'b1110001111100001111010101110101111101000000010101110001111101011111000101110000111100001111010100001101011100011000010101110001100001010111000111110101000001010111000110000101011100011100010100000101011100011111001010001101011100011111010101110101111100101,INIT_0D=256'b0101100000101111000111110101111100001000010101110001100101010111000111110010100011010111000111110010111100101111000101110010111100101111000110000101011100011111010111110001011100001111000111110000111101010000010100001001111100011111010111110001011100001,INIT_0E=256'b1110001111101011111000101110000111100001111010101110101111100101111000110000101011100011111010111110001011100001111000111110000111101010000010101110001111101011111000101110000111100011111000011110101011100101111000101110010111100101111001011110001011100101,INIT_0F=256'b111000101110000111100001111000001110000111100101111001111110000011100000111001
1111100101101010101110000111100001111000111110000111101001000000000000000000000000111010001110001011101011111000101110010111101010111010111110010111100101111001011110010100001010,INIT_10=256'b0101011100011110010100000101011100011101110101110001111101011111000110001101100010001111000111110001111100001111000111110001111100011111000111110000111100001111000101110001011101001111010001010101011100011111010111110001111101001000000001110100011101010,INIT_11=256'b1110101111100011111010111110001111101011111000111110101100001010000000111110001100011010111000101110101011100011111010111110001111101011000110101110001111101011111000111110101011100001111010111110101111100011111010100000101011100011000010101110001111101010,INIT_12=256'b1110000111100010000010101110000100011010111000011110001011100001111001011110010111101010111001111110000111100010101110101110001111100010111010111110001110111010111000011110001011100000111000111110010100000011111000111110001111101010111000111110101011100011,INIT_13=256'b1110001111101011000010101
110000111100101111000001110001010111010111000011110000011100010111000101110000011100101111010100001101011100001111000011110000011100101111001011110000011100010111010111110000111100010000010100000000100000001111000101110001100011010,INIT_14=256'b1110101111100011111010111110001111101011111000111110101111001010111000111110001011100011111000101110001011100101111000001110101111100101111000011110001011100000111000011101101011100011110010101110000111100000000110101110000111100101111010101110001111101011,INIT_15=256'b1110010100101010111000011110000111100001111001011110010111101000111000111110101111100101000010101110001111100001111001011110010100011010000101011110001111101011111000111110010111100010111000011110100111101000111000101110001011101010111000111110101011100011,INIT_16=256'b11100111111000011110010111100001111001111110000111100001111001011110010111100000111001011110000011100101001010101110000111100101000010100001001111100011111001011110101000011010111000111110010100001010111000111110010111100000111000001110010
11110000111100101,INIT_17=256'b1110000111100001111001011110010111100010000010101110001111100101111000010000000000000000000000001110100011101010111000101110101011100010111001111110001111100000111001010010101011100001111000001110010111100101000010100001010111100011111001011110101011100010,INIT_18=256'b1110000111100011111010101110000011100001111010101110001011101011111000011101101011100011000110100000000111100011111000111110101000000011000100111110001110100001101100001110000100011010000100101110001111100111110110101100001111100010111000011110100111101010,INIT_19=256'b0101011100011111001011110001111100101111000101110010111100010111010011110100111101000101100101010000011100011111010101110001011101011111000011101101011100011111000011110101011100010111010111110011100001011000000111110001100001010111000111110011111100000,INIT_1A=256'b111000101110010100011010111000111001101010010000100100111110001111100010111000101110001011100101111000011110001100001010000000111110001111100101111000101110000100010011000000110000001011
1000110000101011100011000010101110001111100101111000100001101011100011,INIT_1B=256'b1110000111101011111000111110000111100101111000101110000011100011111010111110001100001010111000101110001011100101111000111011101110110011101100101110001111100101111001011110001011100101000110101110001111101010000000011110000111100101111000111110010111100101,INIT_1C=256'b1110001111100101111001011110001011100101000110101110001111101010111000011110010111100010110000101110001111100010000010101110001111100010111001011110001111100101111001011110001011100101000110101110001111101010111000001110101111100001111000011110000111101010,INIT_1D=256'b1110000111101011111000111110000111100101111000101110000011100011111010111110001100001010111000101110001011100101111000111110010111100101111000101110010100011010111000111110101011100001111001011110001011000010111000111110001000001010111000111110001011100101,INIT_1E=256'b1110010111101010111001011110010100000000111000011110001011101000111000101110000111101010111000101110001011101011111001010000101100
000011111000111110010111100001111010101110001011100101111000111110010111100101111001011110001011100101000110101110001111101010,INIT_1F=256'b01000111100011000100100001000111100011111000001110001011100010111010011110000111100011000110101110001000000001000001011110001011100101111000001110000111100101111001010001101000000001000001011110001111100010111001011110010111100101111010101110010111100011,INIT_20=256'b01001111100011111010000001101011100011111000011110000111101001111010000001001000010001111000110011101000110001111000010010000000100000111000011001101010010001100100011110000100001010000000111110001111100011111000110000101011100011111000011110000100010010,INIT_21=256'b1110000100001000111000101110010011100001000010001110001011100100111001000001101000000010000101000001001100010011000100110001001100000010000101000001001100010011000100110001001100000010000101000001001100010011000100110001001100000010000101000001001100010011,INIT_22=256'b111000011110100011101000000110101110001111100001111010011110101000001000111000
1111100100111001000000100011100011111001001110010000001000111000111110010011100100000010001110001111100100111001001110101000001000111000101110010011100001000010001110001011100100,INIT_23=256'b01101011100000000010101110001111100100111001000001101011100000111001001110010011100010111000100000100000000011000110100001001100010011000100110001001100010011000100110001001100010011000100110001001100010011111000110001101000000001000110100000000100011010,INIT_24=256'b01101011100000000010101110001111100100111001000001101011100000111001001110010011100010111000100000101000010011000100110001001111100011000110100000101011100011000110101110000000001010111000111110010011100100000110101110000000001010111000111110010011100100,INIT_25=256'b1110010011100100000110101110000011100100111001001110001011100010000010100001001100010011000100110001001100010011000100110001001111100011000110100000101011100011000110101110000000001010111000111110010011100100000110101110000000001010111000111110010011100100,INIT_26=256'b11101001111000011110010111
10001011100101111001011110000111100101111001011110100011100000000010000000001100011010000010101110001100011010111000000000101011100011111001001110010000011010111000000000101011100011111001001110010000011010111000000000101011100011,INIT_27=256'b1000101010000001111000111110100100010110000101101111000000000111111010001110101000001010000000111110000100011010000100011110000011100100111001001110001011100011000010100000001111100011111010011110100000011010111000011110010011100100111000000000101011100011,INIT_28=256'b1110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000100000000000000000000000000000000000000000000000000000000011101010100101111110001111100010,INIT_29=256'b010101110001100001010111000110000101011100001111000111110001000011010000101000001010011100011111000001110000011101000111001011110010111100001111010101110001011100101111001011110001011100001111010101110001011100101111001011110001011100001111
0101011100010,INIT_2A=256'b1110000011100001111010101110001011100010111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001010011101011100010111000011110000111100001111000010001101000010010000101000001010011100011,INIT_2B=256'b1110010111100001111000011110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111000101110011111100111000110101110001100001010111000111110001011100000,INIT_2C=256'b1110000111101010111000101110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101,INIT_2D=256'b1110000111100001111001010011101011100010111000011110000111100001111000011110101011100010111001001110000111100100111000010000101011100011111001011110001011100011111000111110101011100101111
000100001101011100011000010101110001111100010111000101110000011100000,INIT_2E=256'b1110101011100010111000101110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101,INIT_2F=256'b1110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111001111110010111100010000110101110001100001010111000111110001011100010111000001110000011100001,INIT_30=256'b1110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001,INIT_31=256'b11100011111001011110010111100011111000111110001011101001111010001110010111100101111000101110001011100101111001011110001011100001111
00111111001011110101000011000111000110000101011100011000010101110001111100010111000101110000011100000111000011110101011100010,INIT_32=256'b1110101011100010111010111110001110101010111000010001101000010001111000110001101011100011000010100000001100000011000100110000001111100011000010100000001111100011101110101110001011101011111000111110001111100001111000111110101111100101111010111110101111100101,INIT_33=256'b1110011111100010111001111110001111011010111000110000101011100011110000111110001111100000111000101110001011100001111000100000101011100011110100111110001111100000111000101110001011101011111010101110001011101011111001111110011111100010101010101110000111100011,INIT_34=256'b1101000110110001100100010111000001010000001100000001000000000000000000000000000000000000000000001110101011100010111001011110000011100010111010101110101111100101111010111110000111101011111001011110010111100011111000001110001011100010000110101110001111100010,INIT_35=256'b100110011111100111011001001110000001100001111000010110001100011111100111100
0011110100111010001100110011000000110001001101101010111110101100101011011010101010100011101000001010000110100111000111100001110100011100000110110001001000010001000100000001011110001,INIT_36=256'b0100000000100000000000001110000111000001101000011000000110001111101011111100111111101111000011100010111001001110011011101001110110111101110111011111110100011100001111000101110001111100101010111000101111101011110010110010101000001010011010100100101010111001,INIT_37=256'b0100001101000010010001010100110001001111010011100100101010110011101100001011000110110110101111111011110010111101101110100010001100100000001000010010011000101111001011000010110100101011100100101001000110010000100101111001111010011101100111001001101100000,INIT_38=256'b0111100000100000001001010110110100111010001001010101100000011110001111100101111001111110100111111011111111011111111111110000110000101100010011000110110010001101101011011100110111101101001110100001101001111010010110101011101110011011111110111101101100101000,INIT_39=256'b0111001000000000011011
010111000000100000011100110110001001101110011100110110010001110100011100110000000001110011011001000110111101101100011110010110100101100001001110100111001101100100011000100110110001100110011001000010000000000000011011100110111101111000,INIT_3A=256'b0111001101100100011100100010000001101001011010010010000000100000011100110110111000100000011100110110010000100000001111100111001000111100001000000111000000100000011001010110010000100000011000110010000001110011011001000010000001100101011100110111000000100000,INIT_3B=256'b0110100101101100011100100110010101100100000000000111011101101100011101000010000001101111010010110111011101101001011011100000101000001010001000000111001000000000011011000010000001100101011000010000000001110100001000000100001101110011011001010110000100111010,INIT_3C=256'b01001100011000010100111001001111000000000000000001111001010100100011100000110001001100110000000000111100011100110111001001101111011011110111001001000001001111100000000001101101001000000110000100000000001100000010000001110100011100110110
01010010000000110000,INIT_3D=256'b0110110000000000011110010110111101100011001000000111001000100000011101000111001001110100011001010010000000100000010100100000101001101001,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b1000010010100000111111110101010010000010101000001010000010011111111111111000000110010010000000000101001010011111100111111001111100000000100111110000001010100000000000111110000000111111101000000000000000000000000000000000000000000000000000000000000000000000,INIT_01=256'b011100000100000000000000011000000100000000010100010010100110010000000000000000011111101101111010000000001000110100111110000000010100000100111111111111110000100010101000000000010010101101000001001111110100000101000001010000000101101001011011010000010100000,INIT_02=256'b1010000010100000001011010000000000000000000000001111000000000111000000000000000000000000000000111000000001000001000000001000000000000000000000000100000100000000000000000000000001000001000000000000000000000000000000000100000100000000000000000000000000000000,INIT_03=256'b1001111110100000000000000000000000000000000000000000000010111101100111111111111110100000100001001010000000000000101000001001111100000000010101000100011100000000010101011000010100000000100101
101001111100000000010101001010000010100000000000001010000010011111,INIT_04=256'b010011111000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111110010110100000000101111011111111101000100000000001001111100000000010101001010000000101101000000000000000010010001,INIT_05=256'b1111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000,INIT_06=256'b01001111101010000010000001010000000101101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110110011111,INIT_07=256'b10011111000000001010000000000000100111111111111110100000000000001010000010011111000000001111111110100000111111111111111100000000101111011010000010100000000000001001111100000000101000001001
11110101000010100000000000001010000010100000000000001001111110011111,INIT_08=256'b01011110111111111101000000000000010011111111111111010000000000000100111110000000010111101100111111011110101010000101000000000000010100000101000000000000010011111100111110000000010100000000000001001111111111111101000000000000010100000,INIT_09=256'b1010000010010010010101000100010000000000101000001000001010000100110100000100010010000010101000001001001000000000010101010100010000000000010001001000001010100000100100100101010101000100110100001010000010000010101000000010110100000000000000000000000000000000,INIT_0A=256'b1000000110011101101000000000000001010000111111111000110110100000101000001010000010100000101000000010110110111101101000001010000001011100100000011111111101010100100011001010000010000011101000000101010110000001101000001000001101100001111111110100010010000010,INIT_0B=256'b11111111101000001111111100000000101000001010000000000000111111110000000001010011000000000101001100000000010100111101010000000000010100110000000001010011110
10100000000001010000010011111100011011010000001001101001011011011110110001101111111111000110110100000,INIT_0C=256'b1010000010100000000000001111111110011101000000000101000011111111100011011010000010100000000000000000000001010011000000000101001100000000010100110000000000000000010100110000000001010011000000000000000001010011110101000000000001010011000000000000000010011111,INIT_0D=256'b010011111010101000000000010100000000000000101010000000000010100111001110100000000000101001101001110001101100000111001110110001101101000000000000001010000111111111000110110100000101000001010000000000000000000001010000001010000111111111000110110100000,INIT_0E=256'b0101000011111111100011011010000010100000000000001111111110011101101000000000000001010000111111111000110110100000101000001010000000000000000000000101000011111111100011011010000010100000101000001111111110001101100000111001110111010011100011011000001110011101,INIT_0F=256'b1000001110100000101000000010001010000010110101011101001010000010001011001101010010011111000000000101001110
100000101000001010000000101101000000000000000000000000101111011000110100000000100011011001111100000000111111111001110110000011100111011001110100000000,INIT_10=256'b01010000000000000000000001010000000000000101000000000000101000000000000010100000010101011010000010100000101000001010000010100000101000001010000010100000010011010100110100101101101111011111111101010000000000001010000000101101000000001011110111111111,INIT_11=256'b010100000000000001010000000000000101000001111111111111111101000000101010111111111010101000000000011100000000000001010000011111111000000000101000000000000101000000000000010100000111111110000000010100000000000000000000001010000000000000101000000000000,INIT_12=256'b0101001101001000000000000101001100000000010100110000001011100000110111011101110111111111110000101010000010000101000000000101000010000101000000001010000000000000010100111000001110000100101000001100110110100000010101011010000000000000101000000000000011100000,INIT_13=256'b10100000111111110000000001010011010100111000000110001101111111110
10100010110010110000011000000101000001011010011000000000000000001010000101000001000001001010011010100111000000110001101111111111010000010000101000000001010000010100000100011010101011100000000,INIT_14=256'b010100000000000001010000000000000101000001111111100000000010110010100100110100000000010001000110010011101100001100000000010001101101000001000010110001010101000000000000001010011000000000101001101100110000000000101110011011101111111111010000000000000,INIT_15=256'b1101010000000000010100011010000010000011110101001101010010111101101000000000000010011111000000000101001110000011110101001101010000000000100111110101000000000000101000001001111110000000101000000010110110111101100011011000110111111111101000000000000011100000,INIT_16=256'b1000001010000101110111001000100111010100100010011010000011011100110111001000010010010011100000101001001111111111010100101001001111111111101000000101001010010011000000000000000001010010100100110000000001010010100100111000010000100011100101001000001111010100,INIT_17=256'b1010000010100000
110000111000001010000011000000000101001110010000101000000000000000000000000000001011110111111111100000011111111110000010100011001010000001101100100100110000000001010010100011001001001110010011000000001001001101010010100100111111111110000010,INIT_18=256'b1010000010100000000000000110011011000100111111110100010100000000101000000000000001010101000000001010000000010011101000000000000010100000101000000001001110100000011000100101001011111111100000100101000111011000000000001010000001010010101000000010110100000000,INIT_19=256'b01010011110101011010000010001101100011011001110101001101001011010010110110111101100001011000010101010100111111110100011000000000101000000000000001010110101000001111111110000101000000001101100100000000101000000101001100000000010100111101100101100110,INIT_1A=256'b1000001110011101000000000101001111111111001010001010000001010000000000100100001110000001110100011010000010100000111111111000011001010010110100011000001110100000101000001010000010000101010100100000000001010010000000000101001011010101100001
010000000001010011,INIT_1B=256'b1010000000000000101000001010000001101001100000000010000011100000000000001010000000000000010101111000110111001101101000000000000010100000011001110101011110010011100011011000001110011101000000000101001100000000101000000101000110011111101000001001001110001101,INIT_1C=256'b1010000010010011100011011000001110011101000000000101001111111111101000000110000110000011100000110101001100000000111111110101000010001101110011011010000010010011100011011000001110011101000000000101001100000000100001001111111110100000101000001010000011111111,INIT_1D=256'b1010000000000000101000001010000001101001100000000010000011100000000000001010000011111111010101111000110111001101101000001001001110001101100000111001110100000000010100111111111110100000011000011000001110000011010100110000000011111111010100001000110111001101,INIT_1E=256'b10011111111111111000101110011111000000001010000010001101101111011000110110100000111111111000010110000100000000001101010100000000101000000101001111010101101000001111111110001101110011
01101000001100110110010011100011011000001110011101000000000101001111111111,INIT_1F=256'b1110000000010001100000001110000000010000001000100000000100000000001011011011000011100000111111110101000110100000110100100001000010010011100000011010000010011111100111111111111110110000110000010101001000000010100100111001111110011111111111111000101110100000,INIT_20=256'b01001000010010101100010000000000010010100001101010000000101101111111011000000011100000000101001111111110100000101100001000000001000001010100011111111110100000101000000101001000000000101000000101001110100000101000000000000001010010101000001010000010000001,INIT_21=256'b1010000011111101000100111100011010100000111111010001001111000110100100011111111101000001100001100001010100010101000101010001010101000001100001100001010000010100000101000001010001000001100001100001001100010011000100110001001101000001100001100001001000010010,INIT_22=256'b01010010101100011011000000000000000100101000000000101101111111111111110101010011110001101101000111111101010100111100011011010001
11111101010100111100011011010001111111010101001111000110110100011111111111111101000100111100011010100000111111010001001111000110,INIT_23=256'b0110101000000000101001011010001110100000000000000110010110100011101000001000001010000001111110110100000111111110001010000010100000101000001010000010011000100110001001100010011000100100001001000010010000100100000000001010100000000000101001100000000,INIT_24=256'b0110101000000000101001011010001110100000000000000110010110100011101000001000001010000000000000000010010000100100001001000010010111111110000000001010101000000000011010100000000010100101101000111010000000000000011001000000000010101011101000111010000,INIT_25=256'b1101000111010000000000000011001011010001110100000100000101000000000000000001001100010011000100110001001100010010000100100001001000010010111111110000000001010101000000000011010100000000010100101101000111010000000000000011001000000000010101011101000111010000,INIT_26=256'b010110110100000100000011000000010010001100111111010000010000001100111111111110101000101111
111011010000011111111000000000101010100000000001101010000000001010010110100011101000000000000001100100000000001010101110100011101000000000000001101010000000001010010,INIT_27=256'b010100000010100100010110100000000000000000000000000000000111111011111111100000000101000000101001100000000101000000101010011010001110100001000001110100000000000001010000001010010001011011111110111111111010100001100000011010001100000000000000001010010,INIT_28=256'b1100001111010001100000111010000000000000100000011100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100000011010001100000000000000000000000000000000000000000000000000000000000000000000000100111110101001001000010,INIT_29=256'b01010010000000000101001000000000101000000101001000000001111111111100001111010001000100110110001110000000101111011100001011010001101000000000000010000001110000111101000110000011101000000000000010000001110000101101000110000010101000000000000010000001,INIT_2A=256'b10000101101000001111111110000001100000111000001110
01000110000011100100011000001110010001100000111001000110000011100100011000001110010001100000111001000110000011100100010000000001010010101000001010000010100000101000001111111101000100100000111001000100010100,INIT_2B=256'b1000001110001001101000001001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000100000101100010111010110000000000101110000000000010111000000110010000110,INIT_2C=256'b1010000011111111100000101000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010,INIT_2D=256'b1000100110100000100100100000000001010101101000001010000010100000101000001111111101000100100000111000010110010010101000000000000000010100100100011000000111000001110000110000000001010001010000010000000001011100000000000101110000001100010000011000100010000110,INIT_2E
=256'b1111111110000010100000111000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011,INIT_2F=256'b1001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000110001100101000101000001000000000101110000000000010111000000110001000001100010001000011010100000,INIT_30=256'b1000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000,INIT_31=256'b1010000010011111100000111010000010100000010011010010110110111101110000111101001010000011100000101100001111010010100000111010000011000110010100010000000010111101010111000000000001011100000000000101110000001100
010000011000100010000110101000001111111110000010,INIT_32=256'b1111111110001000111111111010000000000000010110001111111110100000010101100000000001010101000000001010000010100000101000000101010101010110000000001010000001010110111111110101000011111111101000001010000010100000101000001111111110011111111111111111111110011111,INIT_33=256'b1100001110001101110111011010000000000000010101001111111101010110100001100101010010110110011100100101011010100000010001000000000001010101101000000101010010110101011100110101011011111111111111111000010011111111110011011101010010001101111111110101010010100000,INIT_34=256'b1010110101101011001010011110011110100101011000110010000100000000000000000000000000000000000000001111111110000100010000111000001010001101111111111111111110011111111111111010000011111111100111110100001110100000100000101000110101000100111111110101001110000011,INIT_35=256'b01101001101011111110110100100011011000011010011111100101101111001111111000111000011110101011010011110110001100000111001010001101110011110000100101001011
10000101110001110000000101000011110111101001110001011010000110001101011010010100010100100001000011101111,INIT_36=256'b010010111100011101000010110111100101101111010111010100101111000001110101111110010111110011100000011001011110100101101100100100100001011110011011000111101000001000000111100010110000111000110100101100010011110110111000001001001010000100101101101010000101011,INIT_37=256'b1110000100100111011001011010101111101001001011110110110100110100011101101011000011110010001111000111111010111000111110100000010101000111100000011100001100001101010011111000100111001011010101100001010011010010100100000101111000011100110110101001100001100111,INIT_38=256'b011000001111000011110000110010101011000000010100011100011110000101100100111010000110110111110001011101001111100001111101100000110000011010001010000011111001001100010110100110100001111100100101101000000010110010101001001101011011000000111100101110010100011,INIT_39=256'b01010000011010000110010101101101001110100110010100100000001111000111001101100100011100100011110000
00101001100101011000010111010001101001011100100110001001101111000000000110010101100001000000000110100101101100011000010011101000001010011000010100001100111000,INIT_3A=256'b0110010101100001000000000111010001100110011101000110110101101001011000010110100100111010011100110110010001110000011100110110010000100000011001110110110100101100001000000110000101100101011001010011101001110011011001000110101001100111011001010110110001110100,INIT_3B=256'b0111001101101001011011110010000001101111001011100110111101101111011011110110110101101101001100010010000001100110011001010111001101101101011001010101011100111110011000010011111001110010001111000000101001100001011001010010000000000000011011010110010100000000,INIT_3C=256'b0100010100100000001000000101001001000110001000000110010000000000001100100011000100110001000010100011110000100101011001010100110001101111011001010010000001100011011001000110110101100100011101100000101000100101011010100110100100100000000010100111100000100000,INIT_3D=256'b011101010000101001110100011100110110111101
1101000111001001100111011101000110000101101111011011000100011000111010010100100010111001100110,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b0100001101000000111111110100000000110000010000000011000000100000111111110100000001000000000000000000000000110000001000000001000100000110110100000000111100000000000011110000000011110000000000000000001100000011000000110000001100000011000000110000001100000000,INIT_01=256'b011000000100000000010100010010101110000011110000010000000100101000000000001111110000000000111110000001100010000000000000000001100010000000000001111111101000000000000000000001100100000000100000000000001100000010100000100000000011111010000001111000000000000,INIT_02=256'b0111000101100000010000000000000000000000000000000001000011000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000010000000100000000,INIT_03=256'b0100000001111000011100000111000001110000000010010000000000000011111111010100000100000000110000000000100001000000000000000000000000000000100000000000000000000000110000000000100001000000000000
00000000000000000100000001010000000000100001000000000000,INIT_04=256'b01000000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000000100000000011110100000001111111101000000000000100000000000000000000000000100000001000000000111000000001000100000,INIT_05=256'b1111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000,INIT_06=256'b010000000011000000110000001100000011000000001111000100000000000000000100000001000000000111010001110100011101000111010001110100011101000111010001110100011101000111010001110000011100000111000001110000011100000111000001110000011100000000100100000000000000,INIT_07=256'b011100000010000000001111111100000000000000100001011100000000000000001111111100000000111111111111111100000001010000000001000000000100000000100000000000000
00000010000000000000000010101000000000000010001010100000100000000100001000000000000,INIT_08=256'b01110100011101000000100100000011111110000000000000001000000000111111110000000000000010000000000000001001000000000000001000000000000101000100000000000000010101000000000000001000010000000000000000000000001001000000100000000011111111000000000000001000011001,INIT_09=256'b0100001001000000000000000100000000000000010000000100000001000000010100000100000001000000010000100100000000000000000000000101000000000000010000000100000001000010010000000000000001010000010000001100000011000000110000000100000000011110000111100001111000011101,INIT_0A=256'b01000000010000000000000000000000000000111111110011000000100000000100000100000000110000010100000100000010000000000000000000000000000000000000001111111100000000110000000100000001000000010000000000000001010000010000000100000001000000111111110100000001000000,INIT_0B=256'b1111111100000000111111100000000000010000000000000000000011111111000000000000000000000000000000000000000000000000001100000
000000000000000000000000000000000110000000000110010000000010010000000000100000011010000010000001000000011010000111111110011000000100000,INIT_0C=256'b01000000000000000000001111111000000000000000000000000011111111001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000100000001,INIT_0D=256'b0100000000000000000000001000000000000000000000000000000000000010100011000000000000000000000100000000100000001000000011000000110000001100000000000000000000111111110011000000100000000100000000000000000000000000000000000000000000111111110011000000100000,INIT_0E=256'b011111111001000000001000000000000000000001111111000010000000000000000000000000000111111110011000000100000000100000000000000000000000000000000000011111111001100000010000000010000000000001111111100110000001100000011000001000000001000000010000000110000,INIT_0F=256'b01100000000100000001000000001000010010011000000001000000101000011000100110000000
0100000000000000000000000110000000000000100000001000000000111010001111000011110100000001101000000000001000100000000000000000000111111100000000000100000001000000011000000000000,INIT_10=256'b01000011110000000100000000000000000100000001110000010100001000000001100000100100001011000010100000110100001101111001001111100000001111111100000000000000010000111101000000000110101000000011111111,INIT_11=256'b0100000000000000010000000000000001000000001111111111111111010100000000000011111111010000000000000000000000000000010000000011111111000000000000000000000001000011110000000000000000111111110000000100000000000000000000000000000000000000000000000000000000,INIT_12=256'b0100000000000000000000000000000000000000010000000100000001000000011000011111111000000000001000000100000000000000000000001010000000000010000111100000000000000000011000000110000010100000000000001110000000000000100101100000000010000000000000000000000,INIT_13=256'b011111111000000000000000000110100001100000001111011111111000000000001000000110000001000000010000000010
000000000000000000000001000001110000011010000110100001001000011000000011110111111110001000000000000000000000010000000110000010100000000000000000000,INIT_14=256'b0100000000000000010000000000000001000000001111111100000000000000001001000010010000100000001000000011000000011000000000001011000000001000000001000000000000010000000000000000000000000000000000000000110000000000000000000011000000111111110101000000000001,INIT_15=256'b011000000000000000000000001000001100100011000000011000010000011000000000000000000000000000000000000000000110100001000000011000000000000000000010000000000000010001000000001000100000000010000000100001110001111110100001101111011111111000000000000000000000000,INIT_16=256'b1100000011000100110000000101000010000000100111001001100010010000100000001100000001110000010100000101000011111111000000001100000011111111001000000000000000100000000000000000000000000000001000000000000000000000001000000011000000100011001000000011010000100000,INIT_17=256'b011110000000100000000000000000000000000000000000000110000001
000000001111000011110000111101000001111111111000100001111111100100000010100000101000011000000010100000000000000000000010100000101000011000000000000000010000000000000001000001111111100100000,INIT_18=256'b0101000001100000000000000100000001101111111111110101000000000000000000000000000000000000000000000101000000000000011100000000000001110000011100000000000001000000010000000000000011111111001000000000000000010000000000000010000001000000100000000100001100000000,INIT_19=256'b01100000100000000110000001100000101000011010000010000110000000010000011000000000000000000000000111111110110000000000000000000000000000000000000011000001111111101010000000000000000000000000000000000000000000000000000000000000011000010010000,INIT_1A=256'b010000000110000000000000000000011111111001010000011000000000000000000000010000000010000001100000101000010000000111111110110000000000000001000000011000000010000011000000110000000110000000000000000000000000000000000000000000000100000001100000000000000000000,INIT_1B=256'b01110000000000000001000000000
00000110000001100000111000000110000000000000001000000000000000000001001000000110000001100000000000000000000011100000000000001110000001000000010000000110000000000000000000000000000000100000000000000110001000000000001000000100000,INIT_1C=256'b011000000000000001000000010000000110000000000000000000011111111000000100011000000110000001100000000000000110000111111110000000000010000001100000011000000000000001000000010000000110000000000000000000000000000010000001111111100110000001000000001000011111111,INIT_1D=256'b0111000000000000000100000000000000110000001100000111000000110000000000000001000011111111000000001001000000110000001100000111000000100000001000000011000000000000000000001111111100000010001100000011000000110000000000000011000011111111000000000001000000110000,INIT_1E=256'b1011010011111111000000001011010000011110111100001101000001000011110100000000000011111111010100000100000000000000000000000000000000000000000000000011000001010000111111110001000000000000000000000011000000110000001000000010000000110000000000000000
000011111111,INIT_1F=256'b01000000000001000000000000000000000001010000000011000100100001010000001111000000000000111111110001000011110000000000000000000000000000000101000001010100110100001001001111111111110000000000000000000000100000001000000011010000010100111111111010000010100000,INIT_20=256'b0110000000000000000000000000000000000001000000110000001000000100000000000000000000000000000011111111100100000001100000000000000010000000000001111111100110000001000000000000000000000001100100000000000110000000000000000000000000000000100000010000000010000,INIT_21=256'b011010010000000010000000011000000110100100000000100000000110000001100001111111100010000010100000000010000001000000011000000000000010000010000000000010000001000000011000000000000010000001100000000010000001000000011000000000000010000001000000000010000001000,INIT_22=256'b01000000100000111111111100000000000000000110000001100001000000000000000001100000011000010000000000000000011000000110000100000000000000000110000001100001111111110000000010000000011000000110100100
000000100000000110000,INIT_23=256'b01110000000000000000000001100000010100000000000001000000001100000010000000010000000000001000000100000000111111110000010000001000000011000000000000000100000010000000110000000000000001000000100000001100000000000000000000000000000000000000000000000000,INIT_24=256'b01110000000000000000000001100000010100000000000001000000001100000010000000010000000000000000000000000100000010000000110000000000111111110000000000000000000000000111000000000000000000000110000001010000000000000100000000000000000000000011000000100000,INIT_25=256'b0110000001010000000000000100000000110000001000000001000000000000000000000000010000001000000011000000000000000100000010000000110000000000111111110000000000000000000000000111000000000000000000000110000001010000000000000100000000000000000000000011000000100000,INIT_26=256'b010000001111000000000000000010000000000000010000111100000001000000010000100000010000000010000001000000001111111100000000000000000000000001110000000000000000000001100000010100000000000001000000000
0000000000000001100000010000000000000011100000000000000000000,INIT_27=256'b0110000000000000100001100000000000000000000000000000000100000001111111100000000000000000000000000000000000000000110000001010000010000000011000000110000000000000000000000000000010000001000000011111111000000000011000000110000010000000000000000000000,INIT_28=256'b1100000011000000001000000011000000000000000100001100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100000010000000100000001100000001010000010100000101000001010000010100000101000001010000000001111100010000000000100000,INIT_29=256'b010000010000000000100000111111111100000011000000000000001100000011000000100000110011000000110000001000000000000000010000110000001100000000100000001100000000000000010000110000001100000000110000001000000000000000010000,INIT_2A=256'b01100000010001011111111000100000011000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000000000000010000000100
0000100000101010000011000001111111101000000001000000010000000000000,INIT_2B=256'b01000000010100100111000111000000000000010100000101000001000001011000001000000011111111010000000101000001011100000100000101010000000000000000000001000000100000000100000011000000000000001000000001001000010010000000000000000000000000000000001100000000100000,INIT_2C=256'b010001011111111001000000011000001110000011101001001110000010000000100000001010010011100011100000111000001110100100111000001000000010000000101001001110001110000011100000111010010011100000100000001000000010100100111000111000001110000011101001001110000010000,INIT_2D=256'b01100010011000011100000000000001010000010100000100000101100000100000001111111101000000010100000101100000010000010110000000000000000000000100000010000000010000001100000000000000010000001000000000000000000000000000000000000011000000001000000001000000110000,INIT_2E=256'b111111110010000000110000011100000111100010011000000100000001000000011000100110000111000001110000011110001001100000010000000100000001100010
0110000111000001110000011110001001100000010000000100000001100010011000011100000111000001111000100110000001000000010000,INIT_2F=256'b0111000000000000010100000101000001000001011000001000000011111111010000000101000001010100000100000101110000000000000000000001000000100000000100000011000000000000000100100001000000100000000000000000000000000000000000001100000000100000000100000011000000100010,INIT_30=256'b011000001110000011111001001010000010000000100000001110010010100011100000111000001111100100101000001000000010000000111001001010001110000011100000111110010010100000100000001000000011100100101000111000001110000011111001001010000010000000100000001110010010100,INIT_31=256'b01000000000001001000000011010000100000110100000100000110000011001000000010000000110000001000000001000000010000001100000010000000100010001000000000000010000011000000000000000000000000000000000000000011000000001000000001000000110000001000101111111100100000,INIT_32=256'b1111111110000000111111010000000000000000000000001111111101010000000000000000000000000
000000000000101000010000000100000000000000000000000000000000101000000000000111111110110000011111101000011110101000001000000011100001111110000000001111110101111110000100001,INIT_33=256'b01000000100000000100000011000000000000000000001111111100000000011000000000000001100000011000000010000001010000010000000000000000000000010100000000000001010000010100000011000011111101111111110100000011111101000000000000000000110000111111110000000001000000,INIT_34=256'b1100000110100001100000010110000001000000001000000000000000011110000111100001111000011110000111101111111101000000011000000011000000100000111111111111110000000000111110100000000011111100000000000100000001000000001100000010000001110000111111110000000000110000,INIT_35=256'b1000100111101001110010010010100000001000011010000100100011010111111101111001011110110111010101100111011000010110001101101100010111100101100001011010010101000100011001000000010000100100111100111101001110110011100100110111001001010010001100100001001011100001,INIT_36=256'b0101000000110000000100001111000
111010001101100011001000110011111101111111101111111111111000111100011111001011110011111101000110110101101110011011110110100001100001011000100110001101100101110111001101111111011110110110011101000011010011110100101101010101001,INIT_37=256'b01100001111000010110001011100110011001111110011101100101000110011001100000011000100110110001111110011110000111101001110101010001110100000101000011010011010101111101011001010110110101011000100100001000100010000000101110001111000011101000111000001101110000,INIT_38=256'b010000000111000001100000110110100111000000000000011000000001110001011100100111001101110100011111010111111001111111011110001110000111100010111000111110010011101101111011101110111111101001010100000101001101010010010101010101110001011111010111100101100111000,INIT_39=256'b01000000000000001101101011101010010000001110100011011010010000001100101011000010110000100100000001111100111001000111100001000000110011001100001001000000100110000111110011100100011110000001010011001100110010101101111000000000111001101101101000000000
0110000,INIT_3A=256'b0111001000111100000010100111001100100000011011100110010101101001001000000111001000000000011001010110000100000000011100110110010001101111011011100111010101100110011001000110111101110100011110000000000001100101011000010000000001100001011011010110010101101110,INIT_3B=256'b010000001100110011100100110110101101101001011100110111001100011011100100110010101011000001000000110010100100000010100110010010101100101011101000010000001100101011101100111001101100100001000000111001101110100011100100011101000001010001000000101001000111110,INIT_3C=256'b010000001110100001110100101001001001100001111100110000100111001001101000011010100110000000010100011110001110110011001000010000001000010011000100011111000100101011011100110111101101001011011100111100001111000000000000110110001100110000000000010010101100101,INIT_3D=256'b01010010110111001100101001000000111001101110010011000110110111101101110011001010111010001101110011010010100110001010010010001010110010100100000,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_W
IDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b1100001100000000111111000000000100000100001010000000000011111100111110100000010000000100000000100000001110111000101110000001100000101000100110000001000000000001000100000000000000000000000000111101001111010100110101011101011011010111110110001101100100000110,INIT_01=256'b010010101100011011110000010000001110011001110000010000001110010001000000110000000000000111111110000000100000100101001000000010000001101101011001111100000000001000011010000101000000100000001001100010000001110000011010000000011111111000000000000010000000000,INIT_02=256'b0100000100000000111110001111011111101100111000000000000000000000000000000000000000000000000000000000000000000101000001000000000011010000000000010000010000000101000000000000000000000010000001000000000000000000000000010000000100000101010111000000110000001010,INIT_03=256'b0100000000000101000101101010011001000110101110111011111110000001000011101101000000110000000100000000110000100000011000101000000000110000001000000001000001100000011000000001110010110000010001
00100000001111000001110000010100000000110100100000011001100000,INIT_04=256'b1001010110100100100101111010100010011001101011001110100000010011100111011011100010011111101111001110111000011101101000111100100010100101110011000000100001101010000100001111100100000001101011000000110000000011000000000000000000010000011100011011001100000000,INIT_05=256'b1100001000001011011101110101010001111001010110001100100000011101011111010110010001111111011010001100111000010011100000110111010010000101011110001101010000010011100010011000010010001011100010001101101000010011100011111001010010010001100110001110000000011101,INIT_06=256'b010000011111100110110001100010010000000001110000000000000000100000000010000000100010000101101001010000010010001100011111000001101110111010101100100101000011110000100101111110011111010110100001010111110100011100100101001000010000110011100100000100001001000,INIT_07=256'b1000010000011011000000100011100010011000100001110001000000111100000000101010100000100101100011010001000000101110100110101011010100010000000
001000000000101001000110100000010011000000100110110000000001000000000001000100000001000000001010100101111000011110000,INIT_08=256'b1100010111000001110000000001000011110011000001000001101100100100011010100001000000011111001100000010000100010000001101000001000000000010000000001111101000000010000001000010101001010000010100000001001000000010001011110111010001111110000100000011001100000010,INIT_09=256'b010000000000000001010110000100001001000000000000000000000101000011000011011100000000000001000000000000001000000001010100000100000110001100000000000000000100000000000000100100110000000011000000000100000000000000000011000001010010000101100000101011101100,INIT_0A=256'b01100000100000001010000010100000000110010000000010000000011000000100000001000000001000000000011011100110000000000010000000000000000000000011101100100000000000000010000000100000000000010000000110000000111000000010000000000001100111100110101011100000000,INIT_0B=256'b01000010000101000110101101100000000000000010110111100010011011011100110100000000110011100110
000010101101100000000000001000100001101011110100000000000000001100011110001000000000100000010000000000000011000000100000011000000001100110000000000010000000100,INIT_0C=256'b01000000100010010111011111100000011010011100000000010111001000001000000110100000100000100010101001001110000010010000111011100110111011100100101100000000111011001000100010001100010000001000001010101101010000000000110000100100000011001101011001110101100,INIT_0D=256'b0111010110110100000011010010010100000100000001000000000000110000000000010000010000110011100000000000000000000000000000010000000000000100000000000011101100000000011101110000010000001101000000100000010000110000010000110000000000000000100000000000010000001101,INIT_0E=256'b01110011000001000000110100000100000011101111101000000000000001010001001000000000010011100000010000001101000000100000010000010011000110100000000001010110000001000000110100000010000001001110101100000100000000010000010000000000000000000000000100000000,INIT_0F=256'b010010000000000000000000000000110000000001100011001000
1100001000000000001100101100000010110000000100000000000000000000000000110000110000010101001000100000000100000001100001001011000010000001010000000010100101110000000000000000000001000000000000001000,INIT_10=256'b010000100000001000000100010011000000010000110000000000011010001111110101100101100000101000000000101000000000110010000110000000100000000000110010000000100000000000001000100000111110000000010001111101100000000111001000100101100001000011001000011000011110001,INIT_11=256'b1010001000011000101001000001100010100110000110001100100011011001000101010100001111011101000000010110111100000000101100000000011011010010000001000001100010111101111110100111100000000110110110011011101000000110000011010000010100011000000000100000010000010010,INIT_12=256'b01000000001000000100000100000100001000000101111111100000010000010100000100111110010000000010000110100001000001010110000000000000001100110111111101000001000000001010000001000000111000000000000100000000001010000110000000100000000100000000110000100000001,INIT_13=256'b0101011000
0011000001000000001000000101000001000100000111111000000001000000001100000001111111110000000100000011000100000000110000100011000000110000001100000101000001000000010001000001100001010000010000000011000010110000011100000101000010000000000000011100,INIT_14=256'b0100001000011000010001000001100001000110000110000110100000001000000000000000000100011010111111110000000100000100000001000110101000000100000001000000001100000110000000110000011100000000000000100000010000001011000011110000100000001001100011110000000001100001,INIT_15=256'b010111000110011000001100000000000000110001100010011000011111000000000010111111011111100000000110010100000000010000100110001001000000101000101000000000000111010000000110010000000000001000000001111100011110000000001000100000111011011000001100000000100000010,INIT_16=256'b01110000110000000001000010000000010100001000000010010000001000000011000001010000110000000101000100001111010000001100000101001111011100000000000000000001010000010101001001010000100000000100000000110000000100000100000000111001000
1001000000000001000101111,INIT_17=256'b0100001110000000000000000000000001000000110000000000000000000000001000100101110000011011001111100011001001000000011111010000000100000000100000000000000101000011000000010100000101000001010001010000010000000010100001000000000000000101001110110100000100,INIT_18=256'b011000000000000000000000010011000100111110010000000111001001000001110000001100000000000010000000010000000001001000000000000000100000001100000000001000000001000001000000010011111011000000010000000000000010000010100000000000000000000000011111100011100001,INIT_19=256'b1001010100000000000000000000000000000100001111000011100000011100111100000000111111111000000000000000010000000000111110010000000110110010000001110000001100000000000001001111010000000001101110010000010110111011000011010000101000000110000000000000010100001000,INIT_1A=256'b01000000010000001000011100111111011010010011000010100000100111111111001100000000000100000000000000010000000011111001000000100011000000000000000000010000001100000000000000010000001000101
1011000001100100101100011110000000000000001000000011000101000100101,INIT_1B=256'b01110111000010100000011100000001001100001001001100001001011111100000101000001010000000000001011100010111000000000111000100101101000000000000000000000000000001000000010000000100000111010110010000011010000000110000000011011000000000000000000000000100,INIT_1C=256'b01000000010000000100000011110101100011110110001000000000000100110000001001110000100100001111111011110000000000010111000101110000000000000000000001000000010000000100000011110111100001001100000000000111101100000110000010000000100111110010,INIT_1D=256'b0110111000010100000011100000001001100001001001100001001001111100000101011001010000000000001011100010111000000000000000000000100000001000000010000010011011101011111011000100000000000010011000000000111000010010000111111011101000000000001011100010111,INIT_1E=256'b01100000111111000000000001101100110000000000111000010000111100000001110000000100011001100000000100000001000011110000000000010001000011010000101000000000000000111011010100
00100000001001000000000000100000000000000001000000010000000100000100000110001111110010,INIT_1F=256'b0100000010000000010000000000000010000000110000001000000010000100000000111000000000111110010000000100001110000000000001000000000000100000001000000000110100001101001111100100001110000000000000000000100000000000000101010001010100111110110000000000010001,INIT_20=256'b1111111111111111001111000010101000000011000000010000000001110000000100000000000100000000000000101111100110100010101000110000001100000010000000101111100010000011100000100000000100000011000000010000000000000001000000000001000100000000000000000000000100000001,INIT_21=256'b010001101110000111111110000000100100011011100001111111100000001000001001110010100000100000001001111111111111111111111111111111100000100000001001111111111111111111111111111111100000100000001001111111111111111111111111111111100000100000001001111111111111111,INIT_22=256'b0101111000000001110000011000000000110000000111110000111011100111000000000000000000010000000101110000000000000000000100000
00101110000000000000000000100000001011100000000000000000001000000011110111001110000111111110000000100100011011100001111111100000001,INIT_23=256'b0101010000000110010101000000000000000001000000010101101000000011000000010000000100001100000011001111000000000000111010101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100100100000111001010110000011000010010,INIT_24=256'b011010000000110001101000000000000000001000000010011101000000011000000010000000100001000000010000011111011111111111111111111111111111111111001100100010000000000010010000000011001001000000000000000000100000001010011100000001101001110000000000000000100000001,INIT_25=256'b0100000001000101100000001100000001000000010000010000000100000110101111111111111111111111111111111111111111111111111111111111111111110001100010010000000000001010000000011000101000000000000000000100000001001011100000001100101110000000000000000100000001,INIT_26=256'b0100000000111000000000000000010000000001110000000011100000000001111100111100
0000000110111100000000000010100010000000000000000000000100000001100000010000000000000000010000000100001010000000110000101000000000000000010000000100010000000001100001000000000000,INIT_27=256'b011000100000000000001111111000000011000000000000000000000000000011100001111010100000000000000000000001000000011000001100000010100000001000000010000000100000000000010100000000100000000011100000001000011111011000001000000000100000001000000100000010000000000,INIT_28=256'b010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010010110001000000010110000111000010001000101000001011100000110011000000100000011000000001,INIT_29=256'b010100100000001101011100000001101101110001011000000001000000011111110010000000100000001000000110000110000000010111100000000000000000000000000000000000000000001000000000000000000000001000000000000000000000001000000000000000000000001000000000000000000000001,INIT_2A=256'b0101000010011101010001000000010000000011100000
1110000011000000110000001010000010100000100000001000000001100000011000000100000001000000001000000010000000000000000000001001000000001000001001010010000000011000000011111101000000001000001000000010000000111,INIT_2B=256'b0100001000001110000000000100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001111000110000000011000010010000100110001000000001111001101000000100000001100000010,INIT_2C=256'b1000010011011010001000000010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001000001110000100000000100001001110000000100000100,INIT_2D=256'b010000100000111000000000010001000000001000001001010010000000011000000101111011100000001000001000000000100000100001000010000010100000111000000000000010000000011000000110011111100000011000000101000001000000011100010110000001000000011000000110000001000000010,INIT_2E=256'b11011
01000100000001000000001110000100111000000010001110000011000001000010000011100011000000101000010011100000001000101000001000000100001000001110001000000001100001001110000000100001100000010000010000100000111000010000000010000100111000000010000010000000000,INIT_2F=256'b0100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001101000011100001000000001000000001010000010000001101001010000000100000001100000010000000100000001010000100,INIT_30=256'b010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001000001110000100000000100001001110000000100000100000000000010000100000111,INIT_31=256'b0110001010000000010000001011000010000001010001111000011110000000000000000000000000001000000010000000000000000000000010000000110000100000000010000011111110000000000010000001000000011000010000000001000000011000000010000001000000010
100001001101101000100000,INIT_32=256'b1111100100000001100001000000100000000011000001001110110100001000010000010001000100000010000111010000001000000001000000000000000101011011001000110000000100011011111110110000000010100000111110100000000000000111000000001111000001000100010010011111001101001100,INIT_33=256'b01000010100000000110000000000000111000000011100110100000000000000010001001000000010000000000000110100001000000000010001110100000000000000000000000000000011000000000000100001111000111101110000000101111011000001000000001100010100111000100000011100000000,INIT_34=256'b1000110001001010000010001100011010000100010000100000000001101001010100100110001101010100001100001101111000000001001010000000010000101000101110001010011100101000110110000000110110101011001101000010100000000000000001000010100000000001111110010001010000000001,INIT_35=256'b0100100010001110110011000000001001000000100001101100010010011101110111110001100101011011100101011101011100010001010100111010110011101110001010000110101010100100111001100010000001100
010111111111011110101111011001110011111011110110101011100110011000111001110,INIT_36=256'b010011000010100000000100111000001100110010101000100001011001000110111101110110011111010100010001001111010101100101110110100000101010111011001010111001100000001000101110010010100110001110110111100110111111111111010011001101110001101101111111010100001010,INIT_37=256'b1100000000000110010001001000101011001000000011100100110000010101010101111001000111010011000111010101111110011001110110110010010001100110101000001110001000101100011011101010100011101010011101110011010111110011101100010111111100111101111110111011100101000110,INIT_38=256'b011110100110000001000000000000000110000001000000010010111010001100100110101010100010111110110011001101101011101000111111110000010100010011001000010011011101000101010100110110000101110101100111111000100110111011101011011101111111001001111110111110110000010,INIT_39=256'b0111010000010100010000001000100001111100111100101110101001111100111001000100000011101000110010001110011011001000010000001100101001
00000011011100110010000100000011100110110010000100000011001010010000000100000010011000110110001100100011011010000101000100101,INIT_3A=256'b0110010000100000001100000111001001101100011101010110110101100011011101000101000000111110011100100011110000001010011001010110000101110100011010010110101001101100011001010110110001110101010001010011111001110010001111000000101001110011001000000110100001101001,INIT_3B=256'b0110010100100000011100100110010101011000001011100010000001101111011100000110010000100000001011110110110001100100000000000000000001101101011010010011101001110101001111000111001101100100011101110111010101110011011011110000000001101101011001000010000001110011,INIT_3C=256'b0110111001101111010100100100010101000101000010100110010100110000001100010011000000110010000010100010000000100000011000010111010000100000011011010011111000001010011000010110001101101100010010010011100000110000000010100111000001101100000010100111100001111010,INIT_3D=256'b011011000010100001110000011100100110010101110000011001010110001101101001011
001110010000000100000011001100100010101001111000000000110110001000110,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module <uart(WB_DWIDTH=32,WB_SWIDTH=4)>.
WARNING:HDLCompiler:413 - "/home/martin/git-work/MyAmberOnMiniSpartan6/uart.v" Line 147: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/martin/git-work/MyAmberOnMiniSpartan6/uart.v" Line 148: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/martin/git-work/MyAmberOnMiniSpartan6/uart.v" Line 154: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <timer_module(WB_DWIDTH=32,WB_SWIDTH=4)>.

Elaborating module <interrupt_controller(WB_DWIDTH=32,WB_SWIDTH=4)>.

Elaborating module <wishbone_arbiter(WB_DWIDTH=32,WB_SWIDTH=4)>.
WARNING:HDLCompiler:1127 - "/home/martin/git-work/MyAmberOnMiniSpartan6/wishbone_arbiter.v" Line 179: Assignment to m0_wb_hold_r ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 116: Net <s_wb_dat_r[4][31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 119: Net <s_wb_ack[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 120: Net <s_wb_err[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 148: Net <ethmac_int> does not have a driver.
WARNING:HDLCompiler:634 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 149: Net <test_reg_irq> does not have a driver.
WARNING:HDLCompiler:634 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 150: Net <test_reg_firq> does not have a driver.
WARNING:HDLCompiler:634 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 152: Net <uart1_int> does not have a driver.
WARNING:HDLCompiler:552 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" Line 497: Input port i_s0_wb_dat[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v".
WARNING:Xst:2898 - Port 'i_s0_wb_dat', unconnected in block instance 'u_wishbone_arbiter', is tied to GND.
WARNING:Xst:2898 - Port 'i_s5_wb_dat', unconnected in block instance 'u_wishbone_arbiter', is tied to GND.
WARNING:Xst:2898 - Port 'i_s0_wb_ack', unconnected in block instance 'u_wishbone_arbiter', is tied to GND.
WARNING:Xst:2898 - Port 'i_s0_wb_err', unconnected in block instance 'u_wishbone_arbiter', is tied to GND.
WARNING:Xst:2898 - Port 'i_s5_wb_ack', unconnected in block instance 'u_wishbone_arbiter', is tied to GND.
WARNING:Xst:2898 - Port 'i_s5_wb_err', unconnected in block instance 'u_wishbone_arbiter', is tied to GND.
WARNING:Xst:647 - Input <i_uart0_rts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s0_wb_adr> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s0_wb_sel> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s0_wb_dat> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s2_wb_adr> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s2_wb_sel> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s2_wb_dat> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s4_wb_adr> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s4_wb_sel> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s4_wb_dat> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s5_wb_adr> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s5_wb_sel> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s5_wb_dat> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s0_wb_we> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s0_wb_cyc> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s0_wb_stb> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s2_wb_we> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s2_wb_cyc> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s2_wb_stb> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s4_wb_we> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s4_wb_cyc> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s4_wb_stb> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s5_wb_we> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s5_wb_cyc> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/martin/git-work/MyAmberOnMiniSpartan6/system.v" line 497: Output port <o_s5_wb_stb> of the instance <u_wishbone_arbiter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s_wb_dat_r<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s_wb_dat_r<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s_wb_ack<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s_wb_ack<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s_wb_err<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s_wb_err<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ethmac_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <test_reg_irq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <test_reg_firq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <uart1_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <reset_reg>.
    Found 8-bit register for signal <reset_dly_cnt>.
    Found 8-bit adder for signal <reset_dly_cnt[7]_GND_1_o_add_6_OUT> created at line 185.
    Found 8-bit comparator greater for signal <reset_dly_cnt[7]_PWR_1_o_LessThan_6_o> created at line 185
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <system> synthesized.

Synthesizing Unit <a23_core>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_core.v".
WARNING:Xst:2898 - Port 'i_firq_not_user_mode_nxt', unconnected in block instance 'u_execute', is tied to GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <a23_core> synthesized.

Synthesizing Unit <a23_fetch>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_fetch.v".
WARNING:Xst:647 - Input <i_priviledged> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 32-to-1 multiplexer for signal <i_address[25]_i_cacheable_area[31]_Mux_4_o> created at line 93.
    Found 32-bit comparator greater for signal <i_address[31]_GND_3_o_LessThan_1_o> created at line 65
    Found 32-bit comparator greater for signal <i_address[31]_GND_3_o_LessThan_2_o> created at line 90
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <a23_fetch> synthesized.

Synthesizing Unit <a23_cache>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_cache.v".
        CACHE_LINES = 256
        CACHE_WORDS_PER_LINE = 4
        WAYS = 4
        CACHE_ADDR_WIDTH = 32'b00000000000000000000000000001000
        WORD_SEL_WIDTH = 32'b00000000000000000000000000000010
        TAG_ADDR_WIDTH = 32'b00000000000000000000000000010100
        TAG_WIDTH = 32'b00000000000000000000000000010101
        CACHE_LINE_WIDTH = 128
        TAG_ADDR32_LSB = 32'b00000000000000000000000000001100
        CACHE_ADDR32_MSB = 32'b00000000000000000000000000001011
        CACHE_ADDR32_LSB = 32'b00000000000000000000000000000100
        WORD_SEL_MSB = 32'b00000000000000000000000000000011
        WORD_SEL_LSB = 2
WARNING:Xst:647 - Input <i_address_nxt<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_address_nxt<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <source_sel>.
    Found 9-bit register for signal <init_count>.
    Found 4-bit register for signal <select_way>.
    Found 4-bit register for signal <random_num>.
    Found 128-bit register for signal <wb_rdata_burst>.
    Found 1-bit register for signal <wb_read_buf_valid>.
    Found 32-bit register for signal <wb_read_buf_address>.
    Found 32-bit register for signal <wb_read_buf_data>.
    Found 32-bit register for signal <miss_address>.
    Found 1-bit register for signal <ex_read_hit_r>.
    Found 4-bit register for signal <ex_read_hit_way>.
    Found 8-bit register for signal <ex_read_address>.
    Found 4-bit register for signal <valid_bits_r>.
    Found 4-bit register for signal <c_state>.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 16                                             |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_cache_flush (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <init_count[8]_GND_4_o_add_12_OUT> created at line 236.
    Found 8x4-bit Read Only RAM for signal <random_num[3]_GND_4_o_wide_mux_139_OUT>
    Found 32-bit 4-to-1 multiplexer for signal <hit_rdata[127]_hit_rdata[31]_mux_6_OUT> created at line 199.
    Found 128-bit 4-to-1 multiplexer for signal <read_miss_wdata> created at line 149.
    Found 9-bit comparator greater for signal <init_count[8]_PWR_4_o_LessThan_12_o> created at line 234
    Found 32-bit comparator equal for signal <wb_read_buf_address[31]_i_address[31]_equal_107_o> created at line 473
    Found 20-bit comparator equal for signal <tag_rdata_way[0][19]_i_address[31]_equal_117_o> created at line 575
    Found 20-bit comparator equal for signal <tag_rdata_way[1][19]_i_address[31]_equal_120_o> created at line 575
    Found 20-bit comparator equal for signal <tag_rdata_way[2][19]_i_address[31]_equal_123_o> created at line 575
    Found 20-bit comparator equal for signal <tag_rdata_way[3][19]_i_address[31]_equal_126_o> created at line 575
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 263 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 214 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <a23_cache> synthesized.

Synthesizing Unit <generic_sram_line_en>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/generic_sram_line_en.v".
        DATA_WIDTH = 32'b00000000000000000000000000010101
        ADDRESS_WIDTH = 32'b00000000000000000000000000001000
        INITIALIZE_TO_ZERO = 1
    Found 256x21-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 21-bit register for signal <o_read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <generic_sram_line_en> synthesized.

Synthesizing Unit <xs6_sram_256x128_byte_en>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/xs6_sram_256x128_byte_en.v".
        DATA_WIDTH = 128
        ADDRESS_WIDTH = 32'b00000000000000000000000000001000
    Summary:
	no macro.
Unit <xs6_sram_256x128_byte_en> synthesized.

Synthesizing Unit <a23_wishbone>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_wishbone.v".
WARNING:Xst:647 - Input <i_wb_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_data_access> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <wbuf_sel_r>.
    Found 1-bit register for signal <wbuf_busy_r>.
    Found 32-bit register for signal <o_wb_dat>.
    Found 3-bit register for signal <wishbone_st>.
    Found 1-bit register for signal <o_wb_stb>.
    Found 1-bit register for signal <o_wb_cyc>.
    Found 1-bit register for signal <o_wb_we>.
    Found 1-bit register for signal <servicing_cache>.
    Found 1-bit register for signal <o_wb_adr<31>>.
    Found 1-bit register for signal <o_wb_adr<30>>.
    Found 1-bit register for signal <o_wb_adr<29>>.
    Found 1-bit register for signal <o_wb_adr<28>>.
    Found 1-bit register for signal <o_wb_adr<27>>.
    Found 1-bit register for signal <o_wb_adr<26>>.
    Found 1-bit register for signal <o_wb_adr<25>>.
    Found 1-bit register for signal <o_wb_adr<24>>.
    Found 1-bit register for signal <o_wb_adr<23>>.
    Found 1-bit register for signal <o_wb_adr<22>>.
    Found 1-bit register for signal <o_wb_adr<21>>.
    Found 1-bit register for signal <o_wb_adr<20>>.
    Found 1-bit register for signal <o_wb_adr<19>>.
    Found 1-bit register for signal <o_wb_adr<18>>.
    Found 1-bit register for signal <o_wb_adr<17>>.
    Found 1-bit register for signal <o_wb_adr<16>>.
    Found 1-bit register for signal <o_wb_adr<15>>.
    Found 1-bit register for signal <o_wb_adr<14>>.
    Found 1-bit register for signal <o_wb_adr<13>>.
    Found 1-bit register for signal <o_wb_adr<12>>.
    Found 1-bit register for signal <o_wb_adr<11>>.
    Found 1-bit register for signal <o_wb_adr<10>>.
    Found 1-bit register for signal <o_wb_adr<9>>.
    Found 1-bit register for signal <o_wb_adr<8>>.
    Found 1-bit register for signal <o_wb_adr<7>>.
    Found 1-bit register for signal <o_wb_adr<6>>.
    Found 1-bit register for signal <o_wb_adr<5>>.
    Found 1-bit register for signal <o_wb_adr<4>>.
    Found 1-bit register for signal <o_wb_adr<3>>.
    Found 1-bit register for signal <o_wb_adr<2>>.
    Found 1-bit register for signal <o_wb_adr<1>>.
    Found 1-bit register for signal <o_wb_adr<0>>.
    Found 4-bit register for signal <o_wb_sel>.
    Found 1-bit register for signal <exclusive_access>.
    Found 32-bit register for signal <wbuf_addr_r>.
    Found finite state machine <FSM_1> for signal <wishbone_st>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <o_wb_adr[3]_GND_8_o_add_34_OUT> created at line 267.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <a23_wishbone> synthesized.

Synthesizing Unit <a23_decode>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_decode.v".
WARNING:Xst:647 - Input <i_execute_status_bits<25:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <o_read_data_alignment>.
    Found 32-bit register for signal <abt_address_reg>.
    Found 1-bit register for signal <iabt_reg>.
    Found 1-bit register for signal <adex_reg>.
    Found 8-bit register for signal <abt_status_reg>.
    Found 2-bit register for signal <o_status_bits_mode>.
    Found 32-bit register for signal <o_imm32>.
    Found 5-bit register for signal <o_imm_shift_amount>.
    Found 1-bit register for signal <o_shift_imm_zero>.
    Found 4-bit register for signal <o_condition>.
    Found 1-bit register for signal <o_exclusive_exec>.
    Found 1-bit register for signal <o_data_access_exec>.
    Found 4-bit register for signal <o_rm_sel>.
    Found 4-bit register for signal <o_rds_sel>.
    Found 4-bit register for signal <o_rn_sel>.
    Found 2-bit register for signal <o_barrel_shift_amount_sel>.
    Found 2-bit register for signal <o_barrel_shift_data_sel>.
    Found 2-bit register for signal <o_barrel_shift_function>.
    Found 9-bit register for signal <o_alu_function>.
    Found 2-bit register for signal <o_multiply_function>.
    Found 3-bit register for signal <o_interrupt_vector_sel>.
    Found 4-bit register for signal <o_address_sel>.
    Found 2-bit register for signal <o_pc_sel>.
    Found 2-bit register for signal <o_byte_enable_sel>.
    Found 3-bit register for signal <o_status_bits_sel>.
    Found 3-bit register for signal <o_reg_write_sel>.
    Found 1-bit register for signal <o_user_mode_regs_load>.
    Found 1-bit register for signal <o_firq_not_user_mode>.
    Found 1-bit register for signal <o_write_data_wen>.
    Found 1-bit register for signal <o_base_address_wen>.
    Found 1-bit register for signal <o_pc_wen>.
    Found 4-bit register for signal <o_reg_bank_wsel>.
    Found 15-bit register for signal <o_reg_bank_wen>.
    Found 1-bit register for signal <o_status_bits_flags_wen>.
    Found 1-bit register for signal <o_status_bits_mode_wen>.
    Found 1-bit register for signal <o_status_bits_irq_mask_wen>.
    Found 1-bit register for signal <o_status_bits_firq_mask_wen>.
    Found 3-bit register for signal <o_copro_opcode1>.
    Found 3-bit register for signal <o_copro_opcode2>.
    Found 4-bit register for signal <o_copro_crn>.
    Found 4-bit register for signal <o_copro_crm>.
    Found 4-bit register for signal <o_copro_num>.
    Found 2-bit register for signal <o_copro_operation>.
    Found 1-bit register for signal <o_copro_write_data_wen>.
    Found 1-bit register for signal <mtrans_r15>.
    Found 1-bit register for signal <restore_base_address>.
    Found 5-bit register for signal <control_state>.
    Found 4-bit register for signal <mtrans_reg_d1>.
    Found 4-bit register for signal <mtrans_reg_d2>.
    Found 32-bit register for signal <saved_current_instruction>.
    Found 1-bit register for signal <saved_current_instruction_iabt>.
    Found 1-bit register for signal <saved_current_instruction_adex>.
    Found 32-bit register for signal <saved_current_instruction_address>.
    Found 8-bit register for signal <saved_current_instruction_iabt_status>.
    Found 32-bit register for signal <pre_fetch_instruction>.
    Found 1-bit register for signal <pre_fetch_instruction_iabt>.
    Found 1-bit register for signal <pre_fetch_instruction_adex>.
    Found 32-bit register for signal <pre_fetch_instruction_address>.
    Found 8-bit register for signal <pre_fetch_instruction_iabt_status>.
    Found 1-bit register for signal <irq>.
    Found 1-bit register for signal <firq>.
    Found 1-bit register for signal <dabt>.
    Found 1-bit register for signal <dabt_reg_d1>.
    Found 32-bit register for signal <o_read_data>.
    Found finite state machine <FSM_2> for signal <control_state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 4526                                           |
    | Inputs             | 22                                             |
    | Outputs            | 23                                             |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <n1405[1:0]> created at line 515.
    Found 3-bit adder for signal <n1408[2:0]> created at line 515.
    Found 4-bit adder for signal <n1411[3:0]> created at line 515.
    Found 5-bit adder for signal <_n1919> created at line 269.
    Found 5-bit adder for signal <_n1920> created at line 269.
    Found 5-bit adder for signal <_n1921> created at line 269.
    Found 5-bit adder for signal <_n1922> created at line 269.
    Found 5-bit adder for signal <_n1923> created at line 269.
    Found 5-bit adder for signal <_n1924> created at line 269.
    Found 5-bit adder for signal <_n1925> created at line 269.
    Found 5-bit adder for signal <_n1926> created at line 269.
    Found 5-bit adder for signal <_n1927> created at line 269.
    Found 5-bit adder for signal <_n1928> created at line 269.
    Found 5-bit adder for signal <_n1929> created at line 269.
    Found 5-bit adder for signal <mtrans_num_registers> created at line 269.
    Found 16-bit shifter logical left for signal <GND_9_o_instruction[19]_shift_left_285_OUT> created at line 830
    Found 16x15-bit Read Only RAM for signal <reg_bank_wsel_nxt[3]_GND_9_o_wide_mux_571_OUT>
    Found 32-bit 16-to-1 multiplexer for signal <GND_9_o_GND_9_o_mux_112_OUT> created at line 434.
    Found 32-bit 7-to-1 multiplexer for signal <_n1943> created at line 194.
    Found 2-bit 3-to-1 multiplexer for signal <_n1956> created at line 883.
    Found 1-bit comparator equal for signal <i_execute_status_bits[31]_i_execute_status_bits[28]_equal_485_o> created at line 149
    Summary:
	inferred   1 RAM(s).
	inferred  15 Adder/Subtractor(s).
	inferred 382 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 312 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <a23_decode> synthesized.

Synthesizing Unit <a23_execute>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_execute.v".
WARNING:Xst:647 - Input <i_rm_sel_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rds_sel_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rn_sel_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_reg_bank_wsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_firq_not_user_mode_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <o_exclusive>.
    Found 1-bit register for signal <o_data_access>.
    Found 1-bit register for signal <o_write_enable>.
    Found 32-bit register for signal <o_write_data>.
    Found 32-bit register for signal <o_address>.
    Found 1-bit register for signal <o_adex>.
    Found 1-bit register for signal <o_address_valid>.
    Found 4-bit register for signal <o_byte_enable>.
    Found 32-bit register for signal <o_copro_write_data>.
    Found 32-bit register for signal <base_address>.
    Found 4-bit register for signal <status_bits_flags>.
    Found 2-bit register for signal <status_bits_mode>.
    Found 4-bit register for signal <status_bits_mode_rds_oh>.
    Found 1-bit register for signal <status_bits_irq_mask>.
    Found 1-bit register for signal <status_bits_firq_mask>.
    Found 1-bit register for signal <o_priviledged>.
    Found 32-bit subtractor for signal <pc_minus4> created at line 256.
    Found 32-bit adder for signal <pc_plus4> created at line 255.
    Found 32-bit adder for signal <address_plus4> created at line 257.
    Found 32-bit adder for signal <alu_plus4> created at line 258.
    Found 32-bit adder for signal <rn_plus4> created at line 259.
    Found 4x4-bit Read Only RAM for signal <status_bits_mode_rds_oh_nxt>
    Found 4-bit 4-to-1 multiplexer for signal <_n0400> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <shift_amount> created at line 148.
    Found 32-bit 8-to-1 multiplexer for signal <_n0416> created at line 310.
    Found 32-bit 8-to-1 multiplexer for signal <reg_write_nxt> created at line 172.
    Found 4-bit 4-to-1 multiplexer for signal <byte_enable_nxt> created at line 132.
    Found 1-bit comparator equal for signal <status_bits_flags[3]_status_bits_flags[0]_equal_116_o> created at line 149
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <a23_execute> synthesized.

Synthesizing Unit <a23_barrel_shift>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_barrel_shift.v".
    Found 33-bit 38-to-1 multiplexer for signal <_n0944> created at line 72.
    Found 33-bit 38-to-1 multiplexer for signal <_n0947> created at line 116.
    Found 1-bit 32-to-1 multiplexer for signal <_n0950> created at line 163.
    Found 1-bit 32-to-1 multiplexer for signal <_n0953> created at line 163.
    Found 1-bit 31-to-1 multiplexer for signal <_n0956> created at line 163.
    Found 1-bit 31-to-1 multiplexer for signal <_n0959> created at line 163.
    Found 1-bit 29-to-1 multiplexer for signal <_n0962> created at line 163.
    Found 1-bit 29-to-1 multiplexer for signal <_n0965> created at line 163.
    Found 1-bit 28-to-1 multiplexer for signal <_n0968> created at line 163.
    Found 1-bit 28-to-1 multiplexer for signal <_n0971> created at line 163.
    Found 1-bit 25-to-1 multiplexer for signal <_n0974> created at line 163.
    Found 1-bit 25-to-1 multiplexer for signal <_n0977> created at line 163.
    Found 1-bit 24-to-1 multiplexer for signal <_n0980> created at line 163.
    Found 1-bit 24-to-1 multiplexer for signal <_n0983> created at line 163.
    Found 1-bit 22-to-1 multiplexer for signal <_n0986> created at line 163.
    Found 1-bit 22-to-1 multiplexer for signal <_n0989> created at line 163.
    Found 1-bit 21-to-1 multiplexer for signal <_n0992> created at line 163.
    Found 1-bit 21-to-1 multiplexer for signal <_n0995> created at line 163.
    Found 1-bit 16-to-1 multiplexer for signal <_n0998> created at line 163.
    Found 1-bit 16-to-1 multiplexer for signal <_n1001> created at line 163.
    Found 1-bit 15-to-1 multiplexer for signal <_n1004> created at line 163.
    Found 1-bit 15-to-1 multiplexer for signal <_n1007> created at line 163.
    Found 1-bit 13-to-1 multiplexer for signal <_n1010> created at line 163.
    Found 1-bit 13-to-1 multiplexer for signal <_n1013> created at line 163.
    Found 1-bit 12-to-1 multiplexer for signal <_n1016> created at line 163.
    Found 1-bit 12-to-1 multiplexer for signal <_n1019> created at line 163.
    Found 1-bit 8-to-1 multiplexer for signal <_n1022> created at line 163.
    Found 1-bit 8-to-1 multiplexer for signal <_n1025> created at line 163.
    Found 1-bit 7-to-1 multiplexer for signal <_n1028> created at line 163.
    Found 1-bit 7-to-1 multiplexer for signal <_n1031> created at line 163.
    Found 1-bit 4-to-1 multiplexer for signal <_n1034> created at line 163.
    Found 1-bit 4-to-1 multiplexer for signal <_n1037> created at line 163.
    Found 33-bit 32-to-1 multiplexer for signal <i_in[30]_i_in[31]_mux_228_OUT> created at line 206.
    Found 33-bit 4-to-1 multiplexer for signal <n0735> created at line 244.
    Summary:
	inferred  72 Multiplexer(s).
Unit <a23_barrel_shift> synthesized.

Synthesizing Unit <a23_alu>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_alu.v".
    Found 33-bit adder for signal <n0086> created at line 140.
    Found 33-bit adder for signal <fadder_out> created at line 140.
    Found 32-bit 8-to-1 multiplexer for signal <_n0131> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <a23_alu> synthesized.

Synthesizing Unit <a23_multiply>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_multiply.v".
    Found 68-bit register for signal <product>.
    Found 1-bit register for signal <o_done>.
    Found 6-bit register for signal <count>.
    Found 34-bit adder for signal <multiplier_bar> created at line 90.
    Found 34-bit adder for signal <sum> created at line 141.
    Found 32-bit adder for signal <sum_acc1<31:0>> created at line 146.
    Found 6-bit adder for signal <count[5]_GND_13_o_add_19_OUT> created at line 182.
    Found 34-bit 4-to-1 multiplexer for signal <sum34_b> created at line 76.
    Found 6-bit comparator lessequal for signal <n0013> created at line 166
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <a23_multiply> synthesized.

Synthesizing Unit <a23_register_bank>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_register_bank.v".
    Found 32-bit register for signal <r1>.
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <r3>.
    Found 32-bit register for signal <r4>.
    Found 32-bit register for signal <r5>.
    Found 32-bit register for signal <r6>.
    Found 32-bit register for signal <r7>.
    Found 32-bit register for signal <r8>.
    Found 32-bit register for signal <r9>.
    Found 32-bit register for signal <r10>.
    Found 32-bit register for signal <r11>.
    Found 32-bit register for signal <r12>.
    Found 32-bit register for signal <r8_firq>.
    Found 32-bit register for signal <r9_firq>.
    Found 32-bit register for signal <r10_firq>.
    Found 32-bit register for signal <r11_firq>.
    Found 32-bit register for signal <r12_firq>.
    Found 32-bit register for signal <r13>.
    Found 32-bit register for signal <r14>.
    Found 32-bit register for signal <r13_svc>.
    Found 32-bit register for signal <r14_svc>.
    Found 32-bit register for signal <r13_irq>.
    Found 32-bit register for signal <r14_irq>.
    Found 32-bit register for signal <r13_firq>.
    Found 32-bit register for signal <r14_firq>.
    Found 24-bit register for signal <r15>.
    Found 32-bit register for signal <r0>.
    Found 32-bit 16-to-1 multiplexer for signal <o_rs> created at line 306.
    Found 32-bit 16-to-1 multiplexer for signal <o_rd> created at line 331.
    Found 32-bit 4-to-1 multiplexer for signal <r13_out> created at line 114.
    Found 32-bit 4-to-1 multiplexer for signal <r14_out> created at line 115.
    Found 32-bit 16-to-1 multiplexer for signal <o_rm> created at line 71.
    Found 32-bit 16-to-1 multiplexer for signal <o_rn> created at line 74.
    Summary:
	inferred 856 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <a23_register_bank> synthesized.

Synthesizing Unit <a23_coprocessor>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/a23_coprocessor.v".
WARNING:Xst:647 - Input <i_copro_opcode1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_copro_opcode2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_copro_crm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_copro_num> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <fault_address>.
    Found 3-bit register for signal <cache_control>.
    Found 32-bit register for signal <cacheable_area>.
    Found 32-bit register for signal <updateable_area>.
    Found 32-bit register for signal <disruptive_area>.
    Found 32-bit register for signal <o_copro_read_data>.
    Found 8-bit register for signal <fault_status>.
    Found 32-bit 8-to-1 multiplexer for signal <_n0102> created at line 140.
    Summary:
	inferred 171 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <a23_coprocessor> synthesized.

Synthesizing Unit <boot_mem32>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/boot_mem32.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
        MADDR_WIDTH = 11
WARNING:Xst:647 - Input <i_wb_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_adr<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start_read_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <boot_mem32> synthesized.

Synthesizing Unit <xs6_sram_2048x32_byte_en>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/xs6_sram_2048x32_byte_en.v".
        SRAM0_INIT_0 = 256'b1110001111100001000110101110001011100100111000111110001111100101111010101110010011100100000010101110000111100101111001011110010111101011111001011110111011100011111011101110001111100001111000111110101011101010111010101110101011101010111010101110101011101010
        SRAM0_INIT_1 = 256'b0111100000100000011100000011100000100000000000000011000001100100111100000000000011101000111010001110101111100010111001011110101111100001111001010001101000010010111000111110101111100100111000011110010111100001111000011110001111101001111010011110000111100011
        SRAM0_INIT_2 = 256'b1110000111100001111010010000000000000000000000000000001100000000000000000000000000000000000000000000001001010100000000000000000000000000000000000101010000000000000000000000001001010100000000000000000000000000000000000101010000000000000000000000000000000000
        SRAM0_INIT_3 = 256'b1110010111100001000000000000000000000000000000001110101011101000111001011110101011100001111000101110001111101011111000011110010110101010111000011110001011011010111000111110001011101011111001001110010110101010111000011110000111100011111010111110000111100101
        SRAM0_INIT_4 = 256'b1110101111100101111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110100100000000111010001110101011100010111010111110010100001010111000111110000111101001000000001110101011100101
        SRAM0_INIT_5 = 256'b1110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011111010111110010111101011111001011110101111100011
        SRAM0_INIT_6 = 256'b0000000000000000000000000000000000000000111010101001011111100011111000101110000111101001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010101110100011100101
        SRAM0_INIT_7 = 256'b1110010111101010111000111110101111100101111010111110001111101011111000111110010111101010111010111110001111101011111010111110101011101000111000011110001111101011111001011000101010000001100001011110001111100001111010111110001111100011111010111110010111100101
        SRAM0_INIT_8 = 256'b0000000000000000111010101110100011101011111000011110101111100101111010111110001111101011111001011110101011101000111001011001100011100011111000011110101111100011111000011110101111100101111001011110101011100011111010111110010111101011111000111110101111100011
        SRAM0_INIT_9 = 256'b1001000110010101111000111110001011101010111000111110010111100000111001111110001011100101111000011110010110001010111000111110001010011010100100101001010110010001100101011110001111100010111001111110000111100101111000111110100100000000000000000000000000000000
        SRAM0_INIT_10 = 256'b1110001011100101111000010000101011100011111010111110001011100001111000111110000111100001111000011110100111101000110000111101001111100001111000100000101011100011111000101011001110110101101100111110000111100010111000111110010111100000100110101001001010010101
        SRAM0_INIT_11 = 256'b1110101111100011111010111110101011100011111000111110101011101011000110101110001100001010111000110000101011100011111001010001101011100011000010101110001111100101111010111110001111100101111000101110000111100010111010011110100011100010111010111110001011100001
        SRAM0_INIT_12 = 256'b1110001111100001111010101110101111101000000010101110001111101011111000101110000111100001111010100001101011100011000010101110001100001010111000111110101000001010111000110000101011100011100010100000101011100011111001010001101011100011111010101110101111100101
        SRAM0_INIT_13 = 256'b0000101100000101111000111110101111100001000010101110001100101010111000111110010100011010111000111110010111100101111000101110010111100101111000110000101011100011111010111110001011100001111000111110000111101010000010100001001111100011111010111110001011100001
        SRAM0_INIT_14 = 256'b1110001111101011111000101110000111100001111010101110101111100101111000110000101011100011111010111110001011100001111000111110000111101010000010101110001111101011111000101110000111100011111000011110101011100101111000101110010111100101111001011110001011100101
        SRAM0_INIT_15 = 256'b1110001011100001111000011110000011100001111001011110011111100000111000001110011111100101101010101110000111100001111000111110000111101001000000000000000000000000111010001110001011101011111000101110010111101010111010111110010111100101111001011110010100001010
        SRAM0_INIT_16 = 256'b0000101011100011110010100000101011100011101110101110001111101011111000110001101100010001111000111110001111100001111000111110001111100011111000111110000111100001111000101110001011101001111010001010101011100011111010111110001111101001000000001110100011101010
        SRAM0_INIT_17 = 256'b1110101111100011111010111110001111101011111000111110101100001010000000111110001100011010111000101110101011100011111010111110001111101011000110101110001111101011111000111110101011100001111010111110101111100011111010100000101011100011000010101110001111101010
        SRAM0_INIT_18 = 256'b1110000111100010000010101110000100011010111000011110001011100001111001011110010111101010111001111110000111100010101110101110001111100010111010111110001110111010111000011110001011100000111000111110010100000011111000111110001111101010111000111110101011100011
        SRAM0_INIT_19 = 256'b1110001111101011000010101110000111100101111000001110001010111010111000011110000011100010111000101110000011100101111010100001101011100001111000011110000011100101111001011110000011100010111010111110000111100010000010100000000100000001111000101110001100011010
        SRAM0_INIT_20 = 256'b1110101111100011111010111110001111101011111000111110101111001010111000111110001011100011111000101110001011100101111000001110101111100101111000011110001011100000111000011101101011100011110010101110000111100000000110101110000111100101111010101110001111101011
        SRAM0_INIT_21 = 256'b1110010100101010111000011110000111100001111001011110010111101000111000111110101111100101000010101110001111100001111001011110010100011010000101011110001111101011111000111110010111100010111000011110100111101000111000101110001011101010111000111110101011100011
        SRAM0_INIT_22 = 256'b1110011111100001111001011110000111100111111000011110000111100101111001011110000011100101111000001110010100101010111000011110010100001010000100111110001111100101111010100001101011100011111001010000101011100011111001011110000011100000111001011110000111100101
        SRAM0_INIT_23 = 256'b1110000111100001111001011110010111100010000010101110001111100101111000010000000000000000000000001110100011101010111000101110101011100010111001111110001111100000111001010010101011100001111000001110010111100101000010100001010111100011111001011110101011100010
        SRAM0_INIT_24 = 256'b1110000111100011111010101110000011100001111010101110001011101011111000011101101011100011000110100000000111100011111000111110101000000011000100111110001110100001101100001110000100011010000100101110001111100111110110101100001111100010111000011110100111101010
        SRAM0_INIT_25 = 256'b0000101011100011111001011110001111100101111000101110010111100010111010011110100111101000101100101010000011100011111010101110001011101011111000011101101011100011111000011110101011100010111010111110011100001011000000111110001100001010111000111110011111100000
        SRAM0_INIT_26 = 256'b1110001011100101000110101110001110011010100100001001001111100011111000101110001011100010111001011110000111100011000010100000001111100011111001011110001011100001000100110000001100000010111000110000101011100011000010101110001111100101111000100001101011100011
        SRAM0_INIT_27 = 256'b1110000111101011111000111110000111100101111000101110000011100011111010111110001100001010111000101110001011100101111000111011101110110011101100101110001111100101111001011110001011100101000110101110001111101010000000011110000111100101111000111110010111100101
        SRAM0_INIT_28 = 256'b1110001111100101111001011110001011100101000110101110001111101010111000011110010111100010110000101110001111100010000010101110001111100010111001011110001111100101111001011110001011100101000110101110001111101010111000001110101111100001111000011110000111101010
        SRAM0_INIT_29 = 256'b1110000111101011111000111110000111100101111000101110000011100011111010111110001100001010111000101110001011100101111000111110010111100101111000101110010100011010111000111110101011100001111001011110001011000010111000111110001000001010111000111110001011100101
        SRAM0_INIT_30 = 256'b1110010111101010111001011110010100000000111000011110001011101000111000101110000111101010111000101110001011101011111001010000101100000011111000111110010111100001111010101110001011100101111000111110010111100101111001011110001011100101000110101110001111101010
        SRAM0_INIT_31 = 256'b0001000111100011000100100001000111100011111000001110001011100010111010011110000111100011000110101110001000000001000001011110001011100101111000001110000111100101111001010001101000000001000001011110001111100010111001011110010111100101111010101110010111100011
        SRAM0_INIT_32 = 256'b0001001111100011111010000001101011100011111000011110000111101001111010000001001000010001111000110011101000110001111000010010000000100000111000011001101010010001100100011110000100001010000000111110001111100011111000110000101011100011111000011110000100010010
        SRAM0_INIT_33 = 256'b1110000100001000111000101110010011100001000010001110001011100100111001000001101000000010000101000001001100010011000100110001001100000010000101000001001100010011000100110001001100000010000101000001001100010011000100110001001100000010000101000001001100010011
        SRAM0_INIT_34 = 256'b1110000111101000111010000001101011100011111000011110100111101010000010001110001111100100111001000000100011100011111001001110010000001000111000111110010011100100000010001110001111100100111001001110101000001000111000101110010011100001000010001110001011100100
        SRAM0_INIT_35 = 256'b0001101011100000000010101110001111100100111001000001101011100000111001001110010011100010111000100000100000000011000110100001001100010011000100110001001100010011000100110001001100010011000100110001001100010011111000110001101000000001000110100000000100011010
        SRAM0_INIT_36 = 256'b0001101011100000000010101110001111100100111001000001101011100000111001001110010011100010111000100000101000010011000100110001001111100011000110100000101011100011000110101110000000001010111000111110010011100100000110101110000000001010111000111110010011100100
        SRAM0_INIT_37 = 256'b1110010011100100000110101110000011100100111001001110001011100010000010100001001100010011000100110001001100010011000100110001001111100011000110100000101011100011000110101110000000001010111000111110010011100100000110101110000000001010111000111110010011100100
        SRAM0_INIT_38 = 256'b1110100111100001111001011110001011100101111001011110000111100101111001011110100011100000000010000000001100011010000010101110001100011010111000000000101011100011111001001110010000011010111000000000101011100011111001001110010000011010111000000000101011100011
        SRAM0_INIT_39 = 256'b1000101010000001111000111110100100010110000101101111000000000111111010001110101000001010000000111110000100011010000100011110000011100100111001001110001011100011000010100000001111100011111010011110100000011010111000011110010011100100111000000000101011100011
        SRAM0_INIT_40 = 256'b1110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000100000000000000000000000000000000000000000000000000000000011101010100101111110001111100010
        SRAM0_INIT_41 = 256'b0000101011100011000010101110001100001010111000011110001111100010000110100001010000010100111000111110000011100000111010001110010111100101111000011110101011100010111001011110010111100010111000011110101011100010111001011110010111100010111000011110101011100010
        SRAM0_INIT_42 = 256'b1110000011100001111010101110001011100010111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001010011101011100010111000011110000111100001111000010001101000010010000101000001010011100011
        SRAM0_INIT_43 = 256'b1110010111100001111000011110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111000101110011111100111000110101110001100001010111000111110001011100000
        SRAM0_INIT_44 = 256'b1110000111101010111000101110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101
        SRAM0_INIT_45 = 256'b1110000111100001111001010011101011100010111000011110000111100001111000011110101011100010111001001110000111100100111000010000101011100011111001011110001011100011111000111110101011100101111000100001101011100011000010101110001111100010111000101110000011100000
        SRAM0_INIT_46 = 256'b1110101011100010111000101110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101
        SRAM0_INIT_47 = 256'b1110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111001111110010111100010000110101110001100001010111000111110001011100010111000001110000011100001
        SRAM0_INIT_48 = 256'b1110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001
        SRAM0_INIT_49 = 256'b1110001111100101111001011110001111100011111000101110100111101000111001011110010111100010111000101110010111100101111000101110000111100111111001011110101000011000111000110000101011100011000010101110001111100010111000101110000011100000111000011110101011100010
        SRAM0_INIT_50 = 256'b1110101011100010111010111110001110101010111000010001101000010001111000110001101011100011000010100000001100000011000100110000001111100011000010100000001111100011101110101110001011101011111000111110001111100001111000111110101111100101111010111110101111100101
        SRAM0_INIT_51 = 256'b1110011111100010111001111110001111011010111000110000101011100011110000111110001111100000111000101110001011100001111000100000101011100011110100111110001111100000111000101110001011101011111010101110001011101011111001111110011111100010101010101110000111100011
        SRAM0_INIT_52 = 256'b1101000110110001100100010111000001010000001100000001000000000000000000000000000000000000000000001110101011100010111001011110000011100010111010101110101111100101111010111110000111101011111001011110010111100011111000001110001011100010000110101110001111100010
        SRAM0_INIT_53 = 256'b1001100111111001110110010011100000011000011110000101100011000111111001111000011110100111010001100110011000000110001001101101010111110101100101011011010101010100011101000001010000110100111000111100001110100011100000110110001001000010001000100000001011110001
        SRAM0_INIT_54 = 256'b0100000000100000000000001110000111000001101000011000000110001111101011111100111111101111000011100010111001001110011011101001110110111101110111011111110100011100001111000101110001111100101010111000101111101011110010110010101000001010011010100100101010111001
        SRAM0_INIT_55 = 256'b0000100001101000010010001010100110001001111010011100100101010110011101100001011000110110110101111111011110010111101101110100010001100100000001000010010011000101111001011000010110100101011100100101001000110010000100101111001111010011101100111001001101100000
        SRAM0_INIT_56 = 256'b0111100000100000001001010110110100111010001001010101100000011110001111100101111001111110100111111011111111011111111111110000110000101100010011000110110010001101101011011100110111101101001110100001101001111010010110101011101110011011111110111101101100101000
        SRAM0_INIT_57 = 256'b0111001000000000011011010111000000100000011100110110001001101110011100110110010001110100011100110000000001110011011001000110111101101100011110010110100101100001001110100111001101100100011000100110110001100110011001000010000000000000011011100110111101111000
        SRAM0_INIT_58 = 256'b0111001101100100011100100010000001101001011010010010000000100000011100110110111000100000011100110110010000100000001111100111001000111100001000000111000000100000011001010110010000100000011000110010000001110011011001000010000001100101011100110111000000100000
        SRAM0_INIT_59 = 256'b0110100101101100011100100110010101100100000000000111011101101100011101000010000001101111010010110111011101101001011011100000101000001010001000000111001000000000011011000010000001100101011000010000000001110100001000000100001101110011011001010110000100111010
        SRAM0_INIT_60 = 256'b0100110001100001010011100100111100000000000000000111100101010010001110000011000100110011000000000011110001110011011100100110111101101111011100100100000100111110000000000110110100100000011000010000000000110000001000000111010001110011011001010010000000110000
        SRAM0_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000000000011110010110111101100011001000000111001000100000011101000111001001110100011001010010000000100000010100100000101001101001
        SRAM0_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM0_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM1_INIT_0 = 256'b1000010010100000111111110101010010000010101000001010000010011111111111111000000110010010000000000101001010011111100111111001111100000000100111110000001010100000000000111110000000111111101000000000000000000000000000000000000000000000000000000000000000000000
        SRAM1_INIT_1 = 256'b0011100000100000000000000011000000100000000010100010010100110010000000000000000011111101101111010000000001000110100111110000000010100000100111111111111110000100010101000000000010010101101000001001111110100000101000001010000000101101001011011010000010100000
        SRAM1_INIT_2 = 256'b1010000010100000001011010000000000000000000000001111000000000111000000000000000000000000000000111000000001000001000000001000000000000000000000000100000100000000000000000000000001000001000000000000000000000000000000000100000100000000000000000000000000000000
        SRAM1_INIT_3 = 256'b1001111110100000000000000000000000000000000000000000000010111101100111111111111110100000100001001010000000000000101000001001111100000000010101000100011100000000010101011000010100000000100101101001111100000000010101001010000010100000000000001010000010011111
        SRAM1_INIT_4 = 256'b0000000010011111000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111110010110100000000101111011111111101000100000000001001111100000000010101001010000000101101000000000000000010010001
        SRAM1_INIT_5 = 256'b1111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000000000001001111100000000100111111111111110100000
        SRAM1_INIT_6 = 256'b0000000000000000000000000000000000000000000000001001111101010000010000001010000000101101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110110011111
        SRAM1_INIT_7 = 256'b1001111100000000101000000000000010011111111111111010000000000000101000001001111100000000111111111010000011111111111111110000000010111101101000001010000000000000100111110000000010100000100111110101000010100000000000001010000010100000000000001001111110011111
        SRAM1_INIT_8 = 256'b0000000000000000000000001011110111111111101000000000000010011111111111111010000000000000100111110000000010111101100111111011110101010000101000000000000010100000101000000000000010011111100111110000000010100000000000001001111111111111101000000000000010100000
        SRAM1_INIT_9 = 256'b1010000010010010010101000100010000000000101000001000001010000100110100000100010010000010101000001001001000000000010101010100010000000000010001001000001010100000100100100101010101000100110100001010000010000010101000000010110100000000000000000000000000000000
        SRAM1_INIT_10 = 256'b1000000110011101101000000000000001010000111111111000110110100000101000001010000010100000101000000010110110111101101000001010000001011100100000011111111101010100100011001010000010000011101000000101010110000001101000001000001101100001111111110100010010000010
        SRAM1_INIT_11 = 256'b1111111110100000111111110000000010100000101000000000000011111111000000000101001100000000010100110000000001010011110101000000000001010011000000000101001111010100000000001010000010011111100011011010000001001101001011011011110110001101111111111000110110100000
        SRAM1_INIT_12 = 256'b1010000010100000000000001111111110011101000000000101000011111111100011011010000010100000000000000000000001010011000000000101001100000000010100110000000000000000010100110000000001010011000000000000000001010011110101000000000001010011000000000000000010011111
        SRAM1_INIT_13 = 256'b0000000010011111010101000000000010100000000000000101010000000000010100111001110100000000000101001101001110001101100000111001110110001101101000000000000001010000111111111000110110100000101000001010000000000000000000001010000001010000111111111000110110100000
        SRAM1_INIT_14 = 256'b0101000011111111100011011010000010100000000000001111111110011101101000000000000001010000111111111000110110100000101000001010000000000000000000000101000011111111100011011010000010100000101000001111111110001101100000111001110111010011100011011000001110011101
        SRAM1_INIT_15 = 256'b1000001110100000101000000010001010000010110101011101001010000010001011001101010010011111000000000101001110100000101000001010000000101101000000000000000000000000101111011000110100000000100011011001111100000000111111111001110110000011100111011001110100000000
        SRAM1_INIT_16 = 256'b0000000001010000000000000000000001010000000000000101000000000000101000000000000010100000010101011010000010100000101000001010000010100000101000001010000010100000010011010100110100101101101111011111111101010000000000001010000000101101000000001011110111111111
        SRAM1_INIT_17 = 256'b0000000010100000000000001010000000000000101000001111111111111111101000000101010111111111010101000000000011100000000000001010000011111111000000000101000000000000101000000000000010100000111111110000000010100000000000000000000001010000000000000101000000000000
        SRAM1_INIT_18 = 256'b0101001101001000000000000101001100000000010100110000001011100000110111011101110111111111110000101010000010000101000000000101000010000101000000001010000000000000010100111000001110000100101000001100110110100000010101011010000000000000101000000000000011100000
        SRAM1_INIT_19 = 256'b1010000011111111000000000101001101010011100000011000110111111111010100010110010110000011000000101000001011010011000000000000000001010000101000001000001001010011010100111000000110001101111111111010000010000101000000001010000010100000100011010101011100000000
        SRAM1_INIT_20 = 256'b0000000010100000000000001010000000000000101000001111111100000000010110010100100110100000000010001000110010011101100001100000000010001101101000001000010110001010101000000000000001010011000000000101001101100110000000000101110011011101111111111010000000000000
        SRAM1_INIT_21 = 256'b1101010000000000010100011010000010000011110101001101010010111101101000000000000010011111000000000101001110000011110101001101010000000000100111110101000000000000101000001001111110000000101000000010110110111101100011011000110111111111101000000000000011100000
        SRAM1_INIT_22 = 256'b1000001010000101110111001000100111010100100010011010000011011100110111001000010010010011100000101001001111111111010100101001001111111111101000000101001010010011000000000000000001010010100100110000000001010010100100111000010000100011100101001000001111010100
        SRAM1_INIT_23 = 256'b1010000010100000110000111000001010000011000000000101001110010000101000000000000000000000000000001011110111111111100000011111111110000010100011001010000001101100100100110000000001010010100011001001001110010011000000001001001101010010100100111111111110000010
        SRAM1_INIT_24 = 256'b1010000010100000000000000110011011000100111111110100010100000000101000000000000001010101000000001010000000010011101000000000000010100000101000000001001110100000011000100101001011111111100000100101000111011000000000001010000001010010101000000010110100000000
        SRAM1_INIT_25 = 256'b0000000001010011110101011010000010001101100011011001110101001101001011010010110110111101100001011000010101010100111111110100011000000000101000000000000001010110101000001111111110000101000000001101100100000000101000000101001100000000010100111101100101100110
        SRAM1_INIT_26 = 256'b1000001110011101000000000101001111111111001010001010000001010000000000100100001110000001110100011010000010100000111111111000011001010010110100011000001110100000101000001010000010000101010100100000000001010010000000000101001011010101100001010000000001010011
        SRAM1_INIT_27 = 256'b1010000000000000101000001010000001101001100000000010000011100000000000001010000000000000010101111000110111001101101000000000000010100000011001110101011110010011100011011000001110011101000000000101001100000000101000000101000110011111101000001001001110001101
        SRAM1_INIT_28 = 256'b1010000010010011100011011000001110011101000000000101001111111111101000000110000110000011100000110101001100000000111111110101000010001101110011011010000010010011100011011000001110011101000000000101001100000000100001001111111110100000101000001010000011111111
        SRAM1_INIT_29 = 256'b1010000000000000101000001010000001101001100000000010000011100000000000001010000011111111010101111000110111001101101000001001001110001101100000111001110100000000010100111111111110100000011000011000001110000011010100110000000011111111010100001000110111001101
        SRAM1_INIT_30 = 256'b1001111111111111100010111001111100000000101000001000110110111101100011011010000011111111100001011000010000000000110101010000000010100000010100111101010110100000111111111000110111001101101000001100110110010011100011011000001110011101000000000101001111111111
        SRAM1_INIT_31 = 256'b1110000000010001100000001110000000010000001000100000000100000000001011011011000011100000111111110101000110100000110100100001000010010011100000011010000010011111100111111111111110110000110000010101001000000010100100111001111110011111111111111000101110100000
        SRAM1_INIT_32 = 256'b0001001000010010101100010000000000010010100001101010000000101101111111011000000011100000000101001111111110100000101100001000000001000001010100011111111110100000101000000101001000000000101000000101001110100000101000000000000001010010101000001010000010000001
        SRAM1_INIT_33 = 256'b1010000011111101000100111100011010100000111111010001001111000110100100011111111101000001100001100001010100010101000101010001010101000001100001100001010000010100000101000001010001000001100001100001001100010011000100110001001101000001100001100001001000010010
        SRAM1_INIT_34 = 256'b0101001010110001101100000000000000010010100000000010110111111111111111010101001111000110110100011111110101010011110001101101000111111101010100111100011011010001111111010101001111000110110100011111111111111101000100111100011010100000111111010001001111000110
        SRAM1_INIT_35 = 256'b0000000000110101000000000101001011010001110100000000000000110010110100011101000001000001010000001111110110100000111111110001010000010100000101000001010000010011000100110001001100010011000100100001001000010010000100100000000001010100000000000101001100000000
        SRAM1_INIT_36 = 256'b0000000000110101000000000101001011010001110100000000000000110010110100011101000001000001010000000000000000010010000100100001001000010010111111110000000001010101000000000011010100000000010100101101000111010000000000000011001000000000010101011101000111010000
        SRAM1_INIT_37 = 256'b1101000111010000000000000011001011010001110100000100000101000000000000000001001100010011000100110001001100010010000100100001001000010010111111110000000001010101000000000011010100000000010100101101000111010000000000000011001000000000010101011101000111010000
        SRAM1_INIT_38 = 256'b0010110110100000100000011000000010010001100111111010000010000001100111111111110101000101111111011010000011111111000000000101010100000000001101010000000001010010110100011101000000000000001100100000000001010101110100011101000000000000001101010000000001010010
        SRAM1_INIT_39 = 256'b0000000010100000010100100010110100000000000000000000000000000000111111011111111100000000101000000101001100000000101000000101010011010001110100001000001110100000000000001010000001010010001011011111110111111111010100001100000011010001100000000000000001010010
        SRAM1_INIT_40 = 256'b1100001111010001100000111010000000000000100000011100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100000011010001100000000000000000000000000000000000000000000000000000000000000000000000100111110101001001000010
        SRAM1_INIT_41 = 256'b0000000001010010000000000101001000000000101000000101001000000001111111111100001111010001000100110110001110000000101111011100001011010001101000000000000010000001110000111101000110000011101000000000000010000001110000101101000110000010101000000000000010000001
        SRAM1_INIT_42 = 256'b1000010110100000111111111000000110000011100000111001000110000011100100011000001110010001100000111001000110000011100100011000001110010001100000111001000110000011100100010000000001010010101000001010000010100000101000001111111101000100100000111001000100010100
        SRAM1_INIT_43 = 256'b1000001110001001101000001001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000100000101100010111010110000000000101110000000000010111000000110010000110
        SRAM1_INIT_44 = 256'b1010000011111111100000101000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010
        SRAM1_INIT_45 = 256'b1000100110100000100100100000000001010101101000001010000010100000101000001111111101000100100000111000010110010010101000000000000000010100100100011000000111000001110000110000000001010001010000010000000001011100000000000101110000001100010000011000100010000110
        SRAM1_INIT_46 = 256'b1111111110000010100000111000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011
        SRAM1_INIT_47 = 256'b1001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000110001100101000101000001000000000101110000000000010111000000110001000001100010001000011010100000
        SRAM1_INIT_48 = 256'b1000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000
        SRAM1_INIT_49 = 256'b1010000010011111100000111010000010100000010011010010110110111101110000111101001010000011100000101100001111010010100000111010000011000110010100010000000010111101010111000000000001011100000000000101110000001100010000011000100010000110101000001111111110000010
        SRAM1_INIT_50 = 256'b1111111110001000111111111010000000000000010110001111111110100000010101100000000001010101000000001010000010100000101000000101010101010110000000001010000001010110111111110101000011111111101000001010000010100000101000001111111110011111111111111111111110011111
        SRAM1_INIT_51 = 256'b1100001110001101110111011010000000000000010101001111111101010110100001100101010010110110011100100101011010100000010001000000000001010101101000000101010010110101011100110101011011111111111111111000010011111111110011011101010010001101111111110101010010100000
        SRAM1_INIT_52 = 256'b1010110101101011001010011110011110100101011000110010000100000000000000000000000000000000000000001111111110000100010000111000001010001101111111111111111110011111111111111010000011111111100111110100001110100000100000101000110101000100111111110101001110000011
        SRAM1_INIT_53 = 256'b0110100110101111111011010010001101100001101001111110010110111100111111100011100001111010101101001111011000110000011100101000110111001111000010010100101110000101110001110000000101000011110111101001110001011010000110001101011010010100010100100001000011101111
        SRAM1_INIT_54 = 256'b0010010111100011101000010110111100101101111010111010100101111000001110101111110010111110011100000011001011110100101101100100100100001011110011011000111101000001000000111100010110000111000110100101100010011110110111000001001001010000100101101101010000101011
        SRAM1_INIT_55 = 256'b1110000100100111011001011010101111101001001011110110110100110100011101101011000011110010001111000111111010111000111110100000010101000111100000011100001100001101010011111000100111001011010101100001010011010010100100000101111000011100110110101001100001100111
        SRAM1_INIT_56 = 256'b0011000001111000011110000110010101011000000010100011100011110000101100100111010000110110111110001011101001111100001111101100000110000011010001010000011111001001100010110100110100001111100100101101000000010110010101001001101011011000000111100101110010100011
        SRAM1_INIT_57 = 256'b0101000001101000011001010110110100111010011001010010000000111100011100110110010001110010001111000000101001100101011000010111010001101001011100100110001001101111000000000110010101100001000000000110100101101100011000010011101000001010011000010100001100111000
        SRAM1_INIT_58 = 256'b0110010101100001000000000111010001100110011101000110110101101001011000010110100100111010011100110110010001110000011100110110010000100000011001110110110100101100001000000110000101100101011001010011101001110011011001000110101001100111011001010110110001110100
        SRAM1_INIT_59 = 256'b0111001101101001011011110010000001101111001011100110111101101111011011110110110101101101001100010010000001100110011001010111001101101101011001010101011100111110011000010011111001110010001111000000101001100001011001010010000000000000011011010110010100000000
        SRAM1_INIT_60 = 256'b0100010100100000001000000101001001000110001000000110010000000000001100100011000100110001000010100011110000100101011001010100110001101111011001010010000001100011011001000110110101100100011101100000101000100101011010100110100100100000000010100111100000100000
        SRAM1_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010100001010011101000111001101101111011101000111001001100111011101000110000101101111011011000100011000111010010100100010111001100110
        SRAM1_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM1_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM2_INIT_0 = 256'b0100001101000000111111110100000000110000010000000011000000100000111111110100000001000000000000000000000000110000001000000001000100000110110100000000111100000000000011110000000011110000000000000000001100000011000000110000001100000011000000110000001100000000
        SRAM2_INIT_1 = 256'b0011000000100000000010100010010101110000011110000010000000100101000000000001111110000000000111110000001100010000000000000000001100010000000000001111111101000000000000000000001100100000000100000000000001100000010100000100000000011111010000001111000000000000
        SRAM2_INIT_2 = 256'b0111000101100000010000000000000000000000000000000001000011000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000010000000100000000
        SRAM2_INIT_3 = 256'b0000000000010000000111100001110000011100000111000000001001000000000000001111111101010000010000000011000000000010000100000000000000000000000000000010000000000000000000000011000000000010000100000000000000000000000000000100000001010000000000100001000000000000
        SRAM2_INIT_4 = 256'b0000001000000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000000100000000011110100000001111111101000000000000100000000000000000000000000100000001000000000111000000001000100000
        SRAM2_INIT_5 = 256'b1111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000000000100000000000000010000000001111111100000000
        SRAM2_INIT_6 = 256'b0000010000000011000000110000001100000011000000001111000100000000000000000100000001000000000111010001110100011101000111010001110100011101000111010001110100011101000111010001110000011100000111000001110000011100000111000001110000011100000000100100000000000000
        SRAM2_INIT_7 = 256'b0000000000000000000001110000001000000000111111110000000000000010000101110000000000000000111111110000000011111111111111110000000101000000000100000000010000000010000000000000000000010000000000000000010101000000000000010001010100000100000000100001000000000000
        SRAM2_INIT_8 = 256'b0001110100011101000000100100000011111110000000000000001000000000111111110000000000000010000000000000001001000000000000001000000000000101000100000000000000010101000000000000001000010000000000000000000000001001000000100000000011111111000000000000001000011001
        SRAM2_INIT_9 = 256'b0100001001000000000000000100000000000000010000000100000001000000010100000100000001000000010000100100000000000000000000000101000000000000010000000100000001000010010000000000000001010000010000001100000011000000110000000100000000011110000111100001111000011101
        SRAM2_INIT_10 = 256'b0001000000010000000000000000000000000000111111110011000000100000000100000100000000110000010100000100000010000000000000000000000000000000000000001111111100000000110000000100000001000000010000000000000001010000010000000100000001000000111111110100000001000000
        SRAM2_INIT_11 = 256'b1111111100000000111111100000000000010000000000000000000011111111000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000110000000000110010000000010010000000000100000011010000010000001000000011010000111111110011000000100000
        SRAM2_INIT_12 = 256'b0001000000000000000000001111111000000000000000000000000011111111001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000100000001
        SRAM2_INIT_13 = 256'b0000000100000000000000000000001000000000000000000000000000000000000010100011000000000000000000000100000000100000001000000011000000110000001100000000000000000000111111110011000000100000000100000000000000000000000000000000000000000000111111110011000000100000
        SRAM2_INIT_14 = 256'b0000000011111111001000000001000000000000000000001111111000010000000000000000000000000000111111110011000000100000000100000000000000000000000000000000000011111111001100000010000000010000000000001111111100110000001100000011000001000000001000000010000000110000
        SRAM2_INIT_15 = 256'b0011000000001000000010000000010000100100110000000010000001010000110001001100000000100000000000000000000000110000000000000100000001000000000111010001111000011110100000001101000000000001000100000000000000000000111111100000000000100000001000000011000000000000
        SRAM2_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000001000011110000000100000000000000000100000001110000010100001000000001100000100100001011000010100000110100001101111001001111100000001111111100000000000000010000111101000000000110101000000011111111
        SRAM2_INIT_17 = 256'b0000000100000000000000010000000000000001000000001111111111111111010100000000000011111111010000000000000000000000000000010000000011111111000000000000000000000001000011110000000000000000111111110000000100000000000000000000000000000000000000000000000000000000
        SRAM2_INIT_18 = 256'b0000000000100000000000000000000000000000000000000010000000100000001000000011000011111111000000000001000000100000000000000000000001010000000000010000111100000000000000000011000000110000010100000000000001110000000000000100101100000000010000000000000000000000
        SRAM2_INIT_19 = 256'b0000000011111111000000000000000000110100001100000001111011111111000000000001000000110000001000000010000000010000000000000000000000001000001110000011010000110100001001000011000000011110111111110001000000000000000000000010000000110000010100000000000000000000
        SRAM2_INIT_20 = 256'b0000000100000000000000010000000000000001000000001111111100000000000000001001000010010000100000001000000011000000011000000000001011000000001000000001000000000000010000000000000000000000000000000000000000110000000000000000000011000000111111110101000000000001
        SRAM2_INIT_21 = 256'b0011000000000000000000000001000001100100011000000011000010000011000000000000000000000000000000000000000000110100001000000011000000000000000000010000000000000010001000000001000100000000010000000100001110001111110100001101111011111111000000000000000000000000
        SRAM2_INIT_22 = 256'b1100000011000100110000000101000010000000100111001001100010010000100000001100000001110000010100000101000011111111000000001100000011111111001000000000000000100000000000000000000000000000001000000000000000000000001000000011000000100011001000000011010000100000
        SRAM2_INIT_23 = 256'b0000000011110000000100000000000000000000000000000000000000110000001000000001111000011110000111101000001111111111000100001111111100100000010100000101000011000000010100000000000000000000010100000101000011000000000000000010000000000000001000001111111100100000
        SRAM2_INIT_24 = 256'b0101000001100000000000000100000001101111111111110101000000000000000000000000000000000000000000000101000000000000011100000000000001110000011100000000000001000000010000000000000011111111001000000000000000010000000000000010000001000000100000000100001100000000
        SRAM2_INIT_25 = 256'b0000000000000000001100000100000000110000001100000101000011010000010000110000000010000011000000000000000000000000111111110110000000000000000000000000000000000000011000001111111101010000000000000000000000000000000000000000000000000000000000000011000010010000
        SRAM2_INIT_26 = 256'b0010000000110000000000000000000011111111001010000011000000000000000000000010000000010000001100000101000010000000111111110110000000000000001000000011000000010000011000000110000000110000000000000000000000000000000000000000000000100000001100000000000000000000
        SRAM2_INIT_27 = 256'b0111000000000000000100000000000000110000001100000111000000110000000000000001000000000000000000001001000000110000001100000000000000000000011100000000000001110000001000000010000000110000000000000000000000000000000100000000000000110001000000000001000000100000
        SRAM2_INIT_28 = 256'b0011000000000000001000000010000000110000000000000000000011111111000000100011000000110000001100000000000000110000111111110000000000010000001100000011000000000000001000000010000000110000000000000000000000000000010000001111111100110000001000000001000011111111
        SRAM2_INIT_29 = 256'b0111000000000000000100000000000000110000001100000111000000110000000000000001000011111111000000001001000000110000001100000111000000100000001000000011000000000000000000001111111100000010001100000011000000110000000000000011000011111111000000000001000000110000
        SRAM2_INIT_30 = 256'b1011010011111111000000001011010000011110111100001101000001000011110100000000000011111111010100000100000000000000000000000000000000000000000000000011000001010000111111110001000000000000000000000011000000110000001000000010000000110000000000000000000011111111
        SRAM2_INIT_31 = 256'b0001000000000001000000000000000000000001010000000011000100100001010000001111000000000000111111110001000011110000000000000000000000000000000101000001010100110100001001001111111111110000000000000000000000100000001000000011010000010100111111111010000010100000
        SRAM2_INIT_32 = 256'b0000110000000000000000000000000000000000001000000110000001000000100000000000000000000000000000011111111100100000001100000000000000010000000000001111111100110000001000000000000000000000001100100000000000110000000000000000000000000000000100000010000000010000
        SRAM2_INIT_33 = 256'b0011010010000000010000000011000000110100100000000100000000110000001100001111111100010000010100000000010000001000000011000000000000010000010000000000010000001000000011000000000000010000001100000000010000001000000011000000000000010000001000000000010000001000
        SRAM2_INIT_34 = 256'b0000000000000000000000000000000000000000001000000100000111111111100000000000000000110000001100001000000000000000001100000011000010000000000000000011000000110000100000000000000000110000001100001111111110000000010000000011000000110100100000000100000000110000
        SRAM2_INIT_35 = 256'b0000000001110000000000000000000001100000010100000000000001000000001100000010000000010000000000001000000100000000111111110000010000001000000011000000000000000100000010000000110000000000000001000000100000001100000000000000000000000000000000000000000000000000
        SRAM2_INIT_36 = 256'b0000000001110000000000000000000001100000010100000000000001000000001100000010000000010000000000000000000000000100000010000000110000000000111111110000000000000000000000000111000000000000000000000110000001010000000000000100000000000000000000000011000000100000
        SRAM2_INIT_37 = 256'b0110000001010000000000000100000000110000001000000001000000000000000000000000010000001000000011000000000000000100000010000000110000000000111111110000000000000000000000000111000000000000000000000110000001010000000000000100000000000000000000000011000000100000
        SRAM2_INIT_38 = 256'b0100000011110000000000000000100000000000000100001111000000010000000100001000000100000000100000010000000011111111000000000000000000000000011100000000000000000000011000000101000000000000010000000000000000000000001100000010000000000000011100000000000000000000
        SRAM2_INIT_39 = 256'b0000000000110000000000000100001100000000000000000000000000000000100000001111111100000000000000000000000000000000000000000110000001010000010000000011000000110000000000000000000000000000010000001000000011111111000000000011000000110000010000000000000000000000
        SRAM2_INIT_40 = 256'b1100000011000000001000000011000000000000000100001100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100000010000000100000001100000001010000010100000101000001010000010100000101000001010000000001111100010000000000100000
        SRAM2_INIT_41 = 256'b0000000000000000000000000000000000000000010000010000000000100000111111111100000011000000000000001100000011000000100000110011000000110000001000000000000000010000110000001100000000100000001100000000000000010000110000001100000000110000001000000000000000010000
        SRAM2_INIT_42 = 256'b0011000000100010111111110001000000110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000000000000100000001000000100000101010000011000001111111101000000001000000010000000000000
        SRAM2_INIT_43 = 256'b0001000000010100100111000111000000000000010100000101000001000001011000001000000011111111010000000101000001011100000100000101010000000000000000000001000000100000000100000011000000000000001000000001001000010010000000000000000000000000000000001100000000100000
        SRAM2_INIT_44 = 256'b0010001011111111001000000011000001110000011101001001110000010000000100000001010010011100011100000111000001110100100111000001000000010000000101001001110001110000011100000111010010011100000100000001000000010100100111000111000001110000011101001001110000010000
        SRAM2_INIT_45 = 256'b0001100010011000011100000000000001010000010100000100000101100000100000001111111101000000010100000101100000010000010110000000000000000000000100000010000000010000001100000000000000010000001000000000000000000000000000000000000011000000001000000001000000110000
        SRAM2_INIT_46 = 256'b1111111100100000001100000111000001111000100110000001000000010000000110001001100001110000011100000111100010011000000100000001000000011000100110000111000001110000011110001001100000010000000100000001100010011000011100000111000001111000100110000001000000010000
        SRAM2_INIT_47 = 256'b0111000000000000010100000101000001000001011000001000000011111111010000000101000001010100000100000101110000000000000000000001000000100000000100000011000000000000000100100001000000100000000000000000000000000000000000001100000000100000000100000011000000100010
        SRAM2_INIT_48 = 256'b0011000001110000011111001001010000010000000100000001110010010100011100000111000001111100100101000001000000010000000111001001010001110000011100000111110010010100000100000001000000011100100101000111000001110000011111001001010000010000000100000001110010010100
        SRAM2_INIT_49 = 256'b0001000000000001001000000011010000100000110100000100000110000011001000000010000000110000001000000001000000010000001100000010000000100010001000000000000010000011000000000000000000000000000000000000000011000000001000000001000000110000001000101111111100100000
        SRAM2_INIT_50 = 256'b1111111110000000111111010000000000000000000000001111111101010000000000000000000000000000000000000101000010000000100000000000000000000000000000000101000000000000111111110110000011111101000011110101000001000000011100001111110000000001111110101111110000100001
        SRAM2_INIT_51 = 256'b0001000000100000000100000011000000000000000000001111111100000000011000000000000001100000011000000010000001010000010000000000000000000000010100000000000001010000010100000011000011111101111111110100000011111101000000000000000000110000111111110000000001000000
        SRAM2_INIT_52 = 256'b1100000110100001100000010110000001000000001000000000000000011110000111100001111000011110000111101111111101000000011000000011000000100000111111111111110000000000111110100000000011111100000000000100000001000000001100000010000001110000111111110000000000110000
        SRAM2_INIT_53 = 256'b1000100111101001110010010010100000001000011010000100100011010111111101111001011110110111010101100111011000010110001101101100010111100101100001011010010101000100011001000000010000100100111100111101001110110011100100110111001001010010001100100001001011100001
        SRAM2_INIT_54 = 256'b0101000000110000000100001111000111010001101100011001000110011111101111111101111111111111000111100011111001011110011111101000110110101101110011011110110100001100001011000100110001101100101110111001101111111011110110110011101000011010011110100101101010101001
        SRAM2_INIT_55 = 256'b0001100001111000010110001011100110011001111110011101100101000110011001100000011000100110110001111110011110000111101001110101010001110100000101000011010011010101111101011001010110110101011000100100001000100010000000101110001111000011101000111000001101110000
        SRAM2_INIT_56 = 256'b0010000000111000001100000110110100111000000000000011000000001110001011100100111001101110100011111010111111001111111011110001110000111100010111000111110010011101101111011101110111111101001010100000101001101010010010101010101110001011111010111100101100111000
        SRAM2_INIT_57 = 256'b0010000000000000011011010111010100100000011101000110110100100000011001010110000101100001001000000011111001110010001111000010000001100110011000010010000001001100001111100111001000111100000010100110011001100101011011110000000001110011011011010000000000110000
        SRAM2_INIT_58 = 256'b0111001000111100000010100111001100100000011011100110010101101001001000000111001000000000011001010110000100000000011100110110010001101111011011100111010101100110011001000110111101110100011110000000000001100101011000010000000001100001011011010110010101101110
        SRAM2_INIT_59 = 256'b0010000001100110011100100110110101101101001011100110111001100011011100100110010101011000001000000110010100100000010100110010010101100101011101000010000001100101011101100111001101100100001000000111001101110100011100100011101000001010001000000101001000111110
        SRAM2_INIT_60 = 256'b0010000001110100001110100101001001001100001111100110000100111001001101000011010100110000000010100011110001110110011001000010000001000010011000100011111000100101011011100110111101101001011011100111100001111000000000000110110001100110000000000010010101100101
        SRAM2_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010010110111001100101001000000111001101110010011000110110111101101110011001010111010001101110011010010100110001010010010001010110010100100000
        SRAM2_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM2_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM3_INIT_0 = 256'b1100001100000000111111000000000100000100001010000000000011111100111110100000010000000100000000100000001110111000101110000001100000101000100110000001000000000001000100000000000000000000000000111101001111010100110101011101011011010111110110001101100100000110
        SRAM3_INIT_1 = 256'b0010010101100011011110000010000001110011001110000010000001110010001000000110000000000000111111110000000100000100101001000000010000001101101011001111100000000001000011010000101000000100000001001100010000001110000011010000000011111111000000000000010000000000
        SRAM3_INIT_2 = 256'b0100000100000000111110001111011111101100111000000000000000000000000000000000000000000000000000000000000000000101000001000000000011010000000000010000010000000101000000000000000000000010000001000000000000000000000000010000000100000101010111000000110000001010
        SRAM3_INIT_3 = 256'b0000010000000000010100010110101001100100011010111011101111111000000100001110110100000011000000010000000011000010000001100010100000000011000000100000000100000110000001100000000111001011000001000100100000001111000001110000010100000000110100100000011001100000
        SRAM3_INIT_4 = 256'b1001010110100100100101111010100010011001101011001110100000010011100111011011100010011111101111001110111000011101101000111100100010100101110011000000100001101010000100001111100100000001101011000000110000000011000000000000000000010000011100011011001100000000
        SRAM3_INIT_5 = 256'b1100001000001011011101110101010001111001010110001100100000011101011111010110010001111111011010001100111000010011100000110111010010000101011110001101010000010011100010011000010010001011100010001101101000010011100011111001010010010001100110001110000000011101
        SRAM3_INIT_6 = 256'b0010000011111100110110001100010010000000001110000000000000000100000000010000000100010000101101001010000010010001100011111000001101110111010101100100101000011110000100101111110011111010110100001010111110100011100100101001000010000110011100100000100001001000
        SRAM3_INIT_7 = 256'b1000010000011011000000100011100010011000100001110001000000111100000000101010100000100101100011010001000000101110100110101011010100010000000001000000000101001000110100000010011000000100110110000000001000000000001000100000001000000001010100101111000011110000
        SRAM3_INIT_8 = 256'b1100010111000001110000000001000011110011000001000001101100100100011010100001000000011111001100000010000100010000001101000001000000000010000000001111101000000010000001000010101001010000010100000001001000000010001011110111010001111110000100000011001100000010
        SRAM3_INIT_9 = 256'b0000010000000000000001010110000100001001000000000000000000000101000011000011011100000000000001000000000000001000000001010100000100000110001100000000000000000100000000000000100100110000000011000000000100000000000000000011000001010010000101100000101011101100
        SRAM3_INIT_10 = 256'b0000001100000100000001010000010100000000110010000000010000000011000000100000001000000001000000000011011100110000000000010000000000000000000000011101100100000000000000010000000100000000000010000000110000000111000000010000000000001100111100110101011100000000
        SRAM3_INIT_11 = 256'b0000001000010000101000110101101100000000000000010110111100010011011011100110100000000110011100110000010101101100000000000001000100001101011110100000000000000001100011110001000000000100000010000000000000011000000100000011000000001100110000000000010000000100
        SRAM3_INIT_12 = 256'b0000001000000100010010111011111100000011010011100000000010111001000001000000110100000100000100010101001001110000010010000111011100110111011100100101100000000111011001000100010001100010000001000001010101101010000000000110000100100000011001101011001110101100
        SRAM3_INIT_13 = 256'b0111010110110100000011010010010100000100000001000000000000110000000000010000010000110011100000000000000000000000000000010000000000000100000000000011101100000000011101110000010000001101000000100000010000110000010000110000000000000000100000000000010000001101
        SRAM3_INIT_14 = 256'b0000000001110011000001000000110100000100000011101111101000000000000001010001001000000000010011100000010000001101000000100000010000010011000110100000000001010110000001000000110100000010000001001110101100000100000000010000010000000000000000000000000100000000
        SRAM3_INIT_15 = 256'b0000000100100000000000000000000000001100000000011000110010001100001000000000001100101100000010110000000100000000000000000000000000110000110000010101001000100000000100000001100001001011000010000001010000000010100101110000000000000000000001000000000000001000
        SRAM3_INIT_16 = 256'b0010000100000001000000100010011000000010000110000000000011010001111110101100101100000101000000000101000000000110010000110000000100000000000110010000000100000000000001000100000111110000000010001111101100000000111001000100101100001000011001000011000011110001
        SRAM3_INIT_17 = 256'b1010001000011000101001000001100010100110000110001100100011011001000101010100001111011101000000010110111100000000101100000000011011010010000001000001100010111101111110100111100000000110110110011011101000000110000011010000010100011000000000100000010000010010
        SRAM3_INIT_18 = 256'b0000001000000001000000100000100000100001000000101111111100000010000010100000100111110010000000010000110100001000001010110000000000000001100110111111101000001000000001010000001000000111000000000000100000000001010000110000000100000000100000000110000100000001
        SRAM3_INIT_19 = 256'b0001010110000011000001000000001000000101000001000100000111111000000001000000001100000001111111110000000100000011000100000000110000100011000000110000001100000101000001000000010001000001100001010000010000000011000010110000011100000101000010000000000000011100
        SRAM3_INIT_20 = 256'b0100001000011000010001000001100001000110000110000110100000001000000000000000000100011010111111110000000100000100000001000110101000000100000001000000001100000110000000110000011100000000000000100000010000001011000011110000100000001001100011110000000001100001
        SRAM3_INIT_21 = 256'b0010111000110011000001100000000000000110001100010011000011111000000000010111111011111100000000110010100000000010000100110001001000000101000101000000000000111010000000110010000000000001000000001111100011110000000001000100000111011011000001100000000100000010
        SRAM3_INIT_22 = 256'b0000011100001100000000010000100000000101000010000000100100000010000000110000010100001100000001010001000011110100000011000001010011110111000000000000000000010100000101010010010100001000000001000000001100000001000001000000001110010001001000000000001000101111
        SRAM3_INIT_23 = 256'b0000000100001110000000000000000000000001000000110000000000000000000000001000100101110000011011001111100011001001000000011111010000000100000000100000000000000101000011000000010100000101000001010001010000010000000010100001000000000000000101001110110100000100
        SRAM3_INIT_24 = 256'b0000011000000000000000000000010011000100111110010000000111001001000001110000001100000000000010000000010000000001001000000000000000100000001100000000001000000001000001000000010011111011000000010000000000000010000010100000000000000000000000011111100011100001
        SRAM3_INIT_25 = 256'b1001010100000000000000000000000000000100001111000011100000011100111100000000111111111000000000000000010000000000111110010000000110110010000001110000001100000000000001001111010000000001101110010000010110111011000011010000101000000110000000000000010100001000
        SRAM3_INIT_26 = 256'b0000010000000100000010000111001111110110100100110000101000001001111111110011000000000001000000000000000100000000111110010000001000110000000000000000000100000011000000000000000100000010001011011000001100100101100011110000000000000001000000011000101000100101
        SRAM3_INIT_27 = 256'b0000000001110111000010100000011100000001001100001001001100001001011111100000101000001010000000000001011100010111000000000111000100101101000000000000000000000000000001000000010000000100000111010110010000011010000000110000000011011000000000000000000000000100
        SRAM3_INIT_28 = 256'b0000000000000000000001000000010000000100000011110101100011110110001000000000000100110000001001110000100100001111111011110000000000010111000101110000000000000000000001000000010000000100000011110111100001001100000000000111101100000110000010000000100111110010
        SRAM3_INIT_29 = 256'b0000000000110111000010100000011100000001001100001001001100001001001111100000101011001010000000000001011100010111000000000000000000000100000001000000010000010011011101011111011000100000000000010011000000000111000010010000111111011101000000000001011100010111
        SRAM3_INIT_30 = 256'b0110000011111100000000000110110011000000000011100001000011110000000111000000010001100110000000010000000100001111000000000001000100001101000010100000000000000011101101010000100000001001000000000000100000000000000001000000010000000100000100000110001111110010
        SRAM3_INIT_31 = 256'b0000000100000010000000010000000000000010000000110000001000000010000100000000111000000000111110010000000100001110000000000001000000000000100000001000000000110100001101001111100100001110000000000000000000100000000000000101010001010100111110110000000000010001
        SRAM3_INIT_32 = 256'b1111111111111111001111000010101000000011000000010000000001110000000100000000000100000000000000101111100110100010101000110000001100000010000000101111100010000011100000100000000100000011000000010000000000000001000000000001000100000000000000000000000100000001
        SRAM3_INIT_33 = 256'b0010001101110000111111110000000100100011011100001111111100000001000001001110010100000100000001001111111111111111111111111111111100000100000001001111111111111111111111111111111100000100000001001111111111111111111111111111111100000100000001001111111111111111
        SRAM3_INIT_34 = 256'b0000010111100000000111000001100000000011000000011111000011101110011100000000000000000001000000010111000000000000000000010000000101110000000000000000000100000001011100000000000000000001000000011110111001110000111111110000000100100011011100001111111100000001
        SRAM3_INIT_35 = 256'b0101010000000110010101000000000000000001000000010101101000000011000000010000000100001100000011001111000000000000111010101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100100100000111001010110000011000010010
        SRAM3_INIT_36 = 256'b0011010000000110001101000000000000000001000000010011101000000011000000010000000100001000000010000011111011111111111111111111111111111111111001100100010000000000010010000000011001001000000000000000000100000001010011100000001101001110000000000000000100000001
        SRAM3_INIT_37 = 256'b0000000100000001000101100000001100000001000000010000010000000100000110101111111111111111111111111111111111111111111111111111111111111111110001100010010000000000001010000000011000101000000000000000000100000001001011100000001100101110000000000000000100000001
        SRAM3_INIT_38 = 256'b0001000000001110000000000000000100000000011100000000111000000000011111001111000000000110111100000000000010100010000000000000000000000100000001100000010000000000000000010000000100001010000000110000101000000000000000010000000100010000000001100001000000000000
        SRAM3_INIT_39 = 256'b0011000100000000000001111111000000011000000000000000000000000000011100001111010100000000000000000000001000000011000001100000010100000001000000010000000100000000000010100000000100000000011100000001000011111011000001000000000100000001000000100000010000000000
        SRAM3_INIT_40 = 256'b0000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010010110001000000010110000111000010001000101000001011100000110011000000100000011000000001
        SRAM3_INIT_41 = 256'b0010100100000001101011100000001101101110001011000000001000000011111110010000000100000001000000110000110000000010111100000000000000000000000000000000000000000001000000000000000000000001000000000000000000000001000000000000000000000001000000000000000000000001
        SRAM3_INIT_42 = 256'b0000001010000100111010100010000000100000000111000001110000011000000110000001010000010100000100000001000000001100000011000000100000001000000001000000010000000000000000000001001000000001000001001010010000000011000000011111101000000001000001000000010000000111
        SRAM3_INIT_43 = 256'b0000000000100001000001110000000000100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001111000110000000011000010010000100110001000000001111001101000000100000001100000010
        SRAM3_INIT_44 = 256'b1000010011011010001000000010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001000001110000100000000100001001110000000100000100
        SRAM3_INIT_45 = 256'b0010000100000111000000000010001000000001000001001010010000000011000000101111011100000001000001000000000100000100001000010000010100000111000000000000010000000011000000110011111100000011000000101000001000000011100010110000001000000011000000110000001000000010
        SRAM3_INIT_46 = 256'b1101101000100000001000000001110000100111000000010001110000011000001000010000011100011000000101000010011100000001000101000001000000100001000001110001000000001100001001110000000100001100000010000010000100000111000010000000010000100111000000010000010000000000
        SRAM3_INIT_47 = 256'b0000000000100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001101000011100001000000001000000001010000010000001101001010000000100000001100000010000000100000001010000100
        SRAM3_INIT_48 = 256'b0010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001000001110000100000000100001001110000000100000100000000000010000100000111
        SRAM3_INIT_49 = 256'b0000110001010000000010000001011000010000001010001111000011110000000000000000000000000001000000010000000000000000000000010000000110000100000000010000011111110000000000010000001000000011000010000000001000000011000000010000001000000010100001001101101000100000
        SRAM3_INIT_50 = 256'b1111100100000001100001000000100000000011000001001110110100001000010000010001000100000010000111010000001000000001000000000000000101011011001000110000000100011011111110110000000010100000111110100000000000000111000000001111000001000100010010011111001101001100
        SRAM3_INIT_51 = 256'b0000001000010100000000110000000000000111000000011100110100000000000000010001001000000010000000000000110100001000000000010001110100000000000000000000000000000011000000000000100001111000111101110000000101111011000001000000001100010100111000100000011100000000
        SRAM3_INIT_52 = 256'b1000110001001010000010001100011010000100010000100000000001101001010100100110001101010100001100001101111000000001001010000000010000101000101110001010011100101000110110000000110110101011001101000010100000000000000001000010100000000001111110010001010000000001
        SRAM3_INIT_53 = 256'b0100100010001110110011000000001001000000100001101100010010011101110111110001100101011011100101011101011100010001010100111010110011101110001010000110101010100100111001100010000001100010111111111011110101111011001110011111011110110101011100110011000111001110
        SRAM3_INIT_54 = 256'b0000010011000010100000000100111000001100110010101000100001011001000110111101110110011111010100010001001111010101100101110110100000101010111011001010111001100000001000101110010010100110001110110111100110111111111111010011001101110001101101111111010100001010
        SRAM3_INIT_55 = 256'b1100000000000110010001001000101011001000000011100100110000010101010101111001000111010011000111010101111110011001110110110010010001100110101000001110001000101100011011101010100011101010011101110011010111110011101100010111111100111101111110111011100101000110
        SRAM3_INIT_56 = 256'b0011110100110000001000000000000000110000001000000010010111010001100100110101010100010111110110011001101101011101000111111110000010100010011001000010011011101000101010100110110000101110101100111111000100110111011101011011101111111001001111110111110110000010
        SRAM3_INIT_57 = 256'b0011101000001010001000000100010000111110011110010111010100111110011100100010000001110100011001000111001101100100001000000110010100100000011011100110010000100000011100110110010000100000011001010010000000100000010011000110110001100100011011010000101000100101
        SRAM3_INIT_58 = 256'b0110010000100000001100000111001001101100011101010110110101100011011101000101000000111110011100100011110000001010011001010110000101110100011010010110101001101100011001010110110001110101010001010011111001110010001111000000101001110011001000000110100001101001
        SRAM3_INIT_59 = 256'b0110010100100000011100100110010101011000001011100010000001101111011100000110010000100000001011110110110001100100000000000000000001101101011010010011101001110101001111000111001101100100011101110111010101110011011011110000000001101101011001000010000001110011
        SRAM3_INIT_60 = 256'b0110111001101111010100100100010101000101000010100110010100110000001100010011000000110010000010100010000000100000011000010111010000100000011011010011111000001010011000010110001101101100010010010011100000110000000010100111000001101100000010100111100001111010
        SRAM3_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000010100001110000011100100110010101110000011001010110001101101001011001110010000000100000011001100100010101001111000000000110110001000110
        SRAM3_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM3_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        UNUSED = 1'b0
    Summary:
	no macro.
Unit <xs6_sram_2048x32_byte_en> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/uart.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_adr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rx_fifo<0><7>>.
    Found 1-bit register for signal <rx_fifo<0><6>>.
    Found 1-bit register for signal <rx_fifo<0><5>>.
    Found 1-bit register for signal <rx_fifo<0><4>>.
    Found 1-bit register for signal <rx_fifo<0><3>>.
    Found 1-bit register for signal <rx_fifo<0><2>>.
    Found 1-bit register for signal <rx_fifo<0><1>>.
    Found 1-bit register for signal <rx_fifo<0><0>>.
    Found 1-bit register for signal <rx_fifo<1><7>>.
    Found 1-bit register for signal <rx_fifo<1><6>>.
    Found 1-bit register for signal <rx_fifo<1><5>>.
    Found 1-bit register for signal <rx_fifo<1><4>>.
    Found 1-bit register for signal <rx_fifo<1><3>>.
    Found 1-bit register for signal <rx_fifo<1><2>>.
    Found 1-bit register for signal <rx_fifo<1><1>>.
    Found 1-bit register for signal <rx_fifo<1><0>>.
    Found 1-bit register for signal <rx_fifo<2><7>>.
    Found 1-bit register for signal <rx_fifo<2><6>>.
    Found 1-bit register for signal <rx_fifo<2><5>>.
    Found 1-bit register for signal <rx_fifo<2><4>>.
    Found 1-bit register for signal <rx_fifo<2><3>>.
    Found 1-bit register for signal <rx_fifo<2><2>>.
    Found 1-bit register for signal <rx_fifo<2><1>>.
    Found 1-bit register for signal <rx_fifo<2><0>>.
    Found 1-bit register for signal <rx_fifo<3><7>>.
    Found 1-bit register for signal <rx_fifo<3><6>>.
    Found 1-bit register for signal <rx_fifo<3><5>>.
    Found 1-bit register for signal <rx_fifo<3><4>>.
    Found 1-bit register for signal <rx_fifo<3><3>>.
    Found 1-bit register for signal <rx_fifo<3><2>>.
    Found 1-bit register for signal <rx_fifo<3><1>>.
    Found 1-bit register for signal <rx_fifo<3><0>>.
    Found 1-bit register for signal <rx_fifo<4><7>>.
    Found 1-bit register for signal <rx_fifo<4><6>>.
    Found 1-bit register for signal <rx_fifo<4><5>>.
    Found 1-bit register for signal <rx_fifo<4><4>>.
    Found 1-bit register for signal <rx_fifo<4><3>>.
    Found 1-bit register for signal <rx_fifo<4><2>>.
    Found 1-bit register for signal <rx_fifo<4><1>>.
    Found 1-bit register for signal <rx_fifo<4><0>>.
    Found 1-bit register for signal <rx_fifo<5><7>>.
    Found 1-bit register for signal <rx_fifo<5><6>>.
    Found 1-bit register for signal <rx_fifo<5><5>>.
    Found 1-bit register for signal <rx_fifo<5><4>>.
    Found 1-bit register for signal <rx_fifo<5><3>>.
    Found 1-bit register for signal <rx_fifo<5><2>>.
    Found 1-bit register for signal <rx_fifo<5><1>>.
    Found 1-bit register for signal <rx_fifo<5><0>>.
    Found 1-bit register for signal <rx_fifo<6><7>>.
    Found 1-bit register for signal <rx_fifo<6><6>>.
    Found 1-bit register for signal <rx_fifo<6><5>>.
    Found 1-bit register for signal <rx_fifo<6><4>>.
    Found 1-bit register for signal <rx_fifo<6><3>>.
    Found 1-bit register for signal <rx_fifo<6><2>>.
    Found 1-bit register for signal <rx_fifo<6><1>>.
    Found 1-bit register for signal <rx_fifo<6><0>>.
    Found 1-bit register for signal <rx_fifo<7><7>>.
    Found 1-bit register for signal <rx_fifo<7><6>>.
    Found 1-bit register for signal <rx_fifo<7><5>>.
    Found 1-bit register for signal <rx_fifo<7><4>>.
    Found 1-bit register for signal <rx_fifo<7><3>>.
    Found 1-bit register for signal <rx_fifo<7><2>>.
    Found 1-bit register for signal <rx_fifo<7><1>>.
    Found 1-bit register for signal <rx_fifo<7><0>>.
    Found 1-bit register for signal <rx_fifo<8><7>>.
    Found 1-bit register for signal <rx_fifo<8><6>>.
    Found 1-bit register for signal <rx_fifo<8><5>>.
    Found 1-bit register for signal <rx_fifo<8><4>>.
    Found 1-bit register for signal <rx_fifo<8><3>>.
    Found 1-bit register for signal <rx_fifo<8><2>>.
    Found 1-bit register for signal <rx_fifo<8><1>>.
    Found 1-bit register for signal <rx_fifo<8><0>>.
    Found 1-bit register for signal <rx_fifo<9><7>>.
    Found 1-bit register for signal <rx_fifo<9><6>>.
    Found 1-bit register for signal <rx_fifo<9><5>>.
    Found 1-bit register for signal <rx_fifo<9><4>>.
    Found 1-bit register for signal <rx_fifo<9><3>>.
    Found 1-bit register for signal <rx_fifo<9><2>>.
    Found 1-bit register for signal <rx_fifo<9><1>>.
    Found 1-bit register for signal <rx_fifo<9><0>>.
    Found 1-bit register for signal <rx_fifo<10><7>>.
    Found 1-bit register for signal <rx_fifo<10><6>>.
    Found 1-bit register for signal <rx_fifo<10><5>>.
    Found 1-bit register for signal <rx_fifo<10><4>>.
    Found 1-bit register for signal <rx_fifo<10><3>>.
    Found 1-bit register for signal <rx_fifo<10><2>>.
    Found 1-bit register for signal <rx_fifo<10><1>>.
    Found 1-bit register for signal <rx_fifo<10><0>>.
    Found 1-bit register for signal <rx_fifo<11><7>>.
    Found 1-bit register for signal <rx_fifo<11><6>>.
    Found 1-bit register for signal <rx_fifo<11><5>>.
    Found 1-bit register for signal <rx_fifo<11><4>>.
    Found 1-bit register for signal <rx_fifo<11><3>>.
    Found 1-bit register for signal <rx_fifo<11><2>>.
    Found 1-bit register for signal <rx_fifo<11><1>>.
    Found 1-bit register for signal <rx_fifo<11><0>>.
    Found 1-bit register for signal <rx_fifo<12><7>>.
    Found 1-bit register for signal <rx_fifo<12><6>>.
    Found 1-bit register for signal <rx_fifo<12><5>>.
    Found 1-bit register for signal <rx_fifo<12><4>>.
    Found 1-bit register for signal <rx_fifo<12><3>>.
    Found 1-bit register for signal <rx_fifo<12><2>>.
    Found 1-bit register for signal <rx_fifo<12><1>>.
    Found 1-bit register for signal <rx_fifo<12><0>>.
    Found 1-bit register for signal <rx_fifo<13><7>>.
    Found 1-bit register for signal <rx_fifo<13><6>>.
    Found 1-bit register for signal <rx_fifo<13><5>>.
    Found 1-bit register for signal <rx_fifo<13><4>>.
    Found 1-bit register for signal <rx_fifo<13><3>>.
    Found 1-bit register for signal <rx_fifo<13><2>>.
    Found 1-bit register for signal <rx_fifo<13><1>>.
    Found 1-bit register for signal <rx_fifo<13><0>>.
    Found 1-bit register for signal <rx_fifo<14><7>>.
    Found 1-bit register for signal <rx_fifo<14><6>>.
    Found 1-bit register for signal <rx_fifo<14><5>>.
    Found 1-bit register for signal <rx_fifo<14><4>>.
    Found 1-bit register for signal <rx_fifo<14><3>>.
    Found 1-bit register for signal <rx_fifo<14><2>>.
    Found 1-bit register for signal <rx_fifo<14><1>>.
    Found 1-bit register for signal <rx_fifo<14><0>>.
    Found 1-bit register for signal <rx_fifo<15><7>>.
    Found 1-bit register for signal <rx_fifo<15><6>>.
    Found 1-bit register for signal <rx_fifo<15><5>>.
    Found 1-bit register for signal <rx_fifo<15><4>>.
    Found 1-bit register for signal <rx_fifo<15><3>>.
    Found 1-bit register for signal <rx_fifo<15><2>>.
    Found 1-bit register for signal <rx_fifo<15><1>>.
    Found 1-bit register for signal <rx_fifo<15><0>>.
    Found 5-bit register for signal <rx_fifo_wp>.
    Found 5-bit register for signal <rx_fifo_rp>.
    Found 5-bit register for signal <rx_fifo_count>.
    Found 1-bit register for signal <rx_fifo_full>.
    Found 1-bit register for signal <rx_fifo_empty>.
    Found 24-bit register for signal <rx_int_timer>.
    Found 1-bit register for signal <tx_interrupt>.
    Found 1-bit register for signal <rx_interrupt>.
    Found 1-bit register for signal <tx_fifo<0><7>>.
    Found 1-bit register for signal <tx_fifo<0><6>>.
    Found 1-bit register for signal <tx_fifo<0><5>>.
    Found 1-bit register for signal <tx_fifo<0><4>>.
    Found 1-bit register for signal <tx_fifo<0><3>>.
    Found 1-bit register for signal <tx_fifo<0><2>>.
    Found 1-bit register for signal <tx_fifo<0><1>>.
    Found 1-bit register for signal <tx_fifo<0><0>>.
    Found 1-bit register for signal <tx_fifo<1><7>>.
    Found 1-bit register for signal <tx_fifo<1><6>>.
    Found 1-bit register for signal <tx_fifo<1><5>>.
    Found 1-bit register for signal <tx_fifo<1><4>>.
    Found 1-bit register for signal <tx_fifo<1><3>>.
    Found 1-bit register for signal <tx_fifo<1><2>>.
    Found 1-bit register for signal <tx_fifo<1><1>>.
    Found 1-bit register for signal <tx_fifo<1><0>>.
    Found 1-bit register for signal <tx_fifo<2><7>>.
    Found 1-bit register for signal <tx_fifo<2><6>>.
    Found 1-bit register for signal <tx_fifo<2><5>>.
    Found 1-bit register for signal <tx_fifo<2><4>>.
    Found 1-bit register for signal <tx_fifo<2><3>>.
    Found 1-bit register for signal <tx_fifo<2><2>>.
    Found 1-bit register for signal <tx_fifo<2><1>>.
    Found 1-bit register for signal <tx_fifo<2><0>>.
    Found 1-bit register for signal <tx_fifo<3><7>>.
    Found 1-bit register for signal <tx_fifo<3><6>>.
    Found 1-bit register for signal <tx_fifo<3><5>>.
    Found 1-bit register for signal <tx_fifo<3><4>>.
    Found 1-bit register for signal <tx_fifo<3><3>>.
    Found 1-bit register for signal <tx_fifo<3><2>>.
    Found 1-bit register for signal <tx_fifo<3><1>>.
    Found 1-bit register for signal <tx_fifo<3><0>>.
    Found 1-bit register for signal <tx_fifo<4><7>>.
    Found 1-bit register for signal <tx_fifo<4><6>>.
    Found 1-bit register for signal <tx_fifo<4><5>>.
    Found 1-bit register for signal <tx_fifo<4><4>>.
    Found 1-bit register for signal <tx_fifo<4><3>>.
    Found 1-bit register for signal <tx_fifo<4><2>>.
    Found 1-bit register for signal <tx_fifo<4><1>>.
    Found 1-bit register for signal <tx_fifo<4><0>>.
    Found 1-bit register for signal <tx_fifo<5><7>>.
    Found 1-bit register for signal <tx_fifo<5><6>>.
    Found 1-bit register for signal <tx_fifo<5><5>>.
    Found 1-bit register for signal <tx_fifo<5><4>>.
    Found 1-bit register for signal <tx_fifo<5><3>>.
    Found 1-bit register for signal <tx_fifo<5><2>>.
    Found 1-bit register for signal <tx_fifo<5><1>>.
    Found 1-bit register for signal <tx_fifo<5><0>>.
    Found 1-bit register for signal <tx_fifo<6><7>>.
    Found 1-bit register for signal <tx_fifo<6><6>>.
    Found 1-bit register for signal <tx_fifo<6><5>>.
    Found 1-bit register for signal <tx_fifo<6><4>>.
    Found 1-bit register for signal <tx_fifo<6><3>>.
    Found 1-bit register for signal <tx_fifo<6><2>>.
    Found 1-bit register for signal <tx_fifo<6><1>>.
    Found 1-bit register for signal <tx_fifo<6><0>>.
    Found 1-bit register for signal <tx_fifo<7><7>>.
    Found 1-bit register for signal <tx_fifo<7><6>>.
    Found 1-bit register for signal <tx_fifo<7><5>>.
    Found 1-bit register for signal <tx_fifo<7><4>>.
    Found 1-bit register for signal <tx_fifo<7><3>>.
    Found 1-bit register for signal <tx_fifo<7><2>>.
    Found 1-bit register for signal <tx_fifo<7><1>>.
    Found 1-bit register for signal <tx_fifo<7><0>>.
    Found 1-bit register for signal <tx_fifo<8><7>>.
    Found 1-bit register for signal <tx_fifo<8><6>>.
    Found 1-bit register for signal <tx_fifo<8><5>>.
    Found 1-bit register for signal <tx_fifo<8><4>>.
    Found 1-bit register for signal <tx_fifo<8><3>>.
    Found 1-bit register for signal <tx_fifo<8><2>>.
    Found 1-bit register for signal <tx_fifo<8><1>>.
    Found 1-bit register for signal <tx_fifo<8><0>>.
    Found 1-bit register for signal <tx_fifo<9><7>>.
    Found 1-bit register for signal <tx_fifo<9><6>>.
    Found 1-bit register for signal <tx_fifo<9><5>>.
    Found 1-bit register for signal <tx_fifo<9><4>>.
    Found 1-bit register for signal <tx_fifo<9><3>>.
    Found 1-bit register for signal <tx_fifo<9><2>>.
    Found 1-bit register for signal <tx_fifo<9><1>>.
    Found 1-bit register for signal <tx_fifo<9><0>>.
    Found 1-bit register for signal <tx_fifo<10><7>>.
    Found 1-bit register for signal <tx_fifo<10><6>>.
    Found 1-bit register for signal <tx_fifo<10><5>>.
    Found 1-bit register for signal <tx_fifo<10><4>>.
    Found 1-bit register for signal <tx_fifo<10><3>>.
    Found 1-bit register for signal <tx_fifo<10><2>>.
    Found 1-bit register for signal <tx_fifo<10><1>>.
    Found 1-bit register for signal <tx_fifo<10><0>>.
    Found 1-bit register for signal <tx_fifo<11><7>>.
    Found 1-bit register for signal <tx_fifo<11><6>>.
    Found 1-bit register for signal <tx_fifo<11><5>>.
    Found 1-bit register for signal <tx_fifo<11><4>>.
    Found 1-bit register for signal <tx_fifo<11><3>>.
    Found 1-bit register for signal <tx_fifo<11><2>>.
    Found 1-bit register for signal <tx_fifo<11><1>>.
    Found 1-bit register for signal <tx_fifo<11><0>>.
    Found 1-bit register for signal <tx_fifo<12><7>>.
    Found 1-bit register for signal <tx_fifo<12><6>>.
    Found 1-bit register for signal <tx_fifo<12><5>>.
    Found 1-bit register for signal <tx_fifo<12><4>>.
    Found 1-bit register for signal <tx_fifo<12><3>>.
    Found 1-bit register for signal <tx_fifo<12><2>>.
    Found 1-bit register for signal <tx_fifo<12><1>>.
    Found 1-bit register for signal <tx_fifo<12><0>>.
    Found 1-bit register for signal <tx_fifo<13><7>>.
    Found 1-bit register for signal <tx_fifo<13><6>>.
    Found 1-bit register for signal <tx_fifo<13><5>>.
    Found 1-bit register for signal <tx_fifo<13><4>>.
    Found 1-bit register for signal <tx_fifo<13><3>>.
    Found 1-bit register for signal <tx_fifo<13><2>>.
    Found 1-bit register for signal <tx_fifo<13><1>>.
    Found 1-bit register for signal <tx_fifo<13><0>>.
    Found 1-bit register for signal <tx_fifo<14><7>>.
    Found 1-bit register for signal <tx_fifo<14><6>>.
    Found 1-bit register for signal <tx_fifo<14><5>>.
    Found 1-bit register for signal <tx_fifo<14><4>>.
    Found 1-bit register for signal <tx_fifo<14><3>>.
    Found 1-bit register for signal <tx_fifo<14><2>>.
    Found 1-bit register for signal <tx_fifo<14><1>>.
    Found 1-bit register for signal <tx_fifo<14><0>>.
    Found 1-bit register for signal <tx_fifo<15><7>>.
    Found 1-bit register for signal <tx_fifo<15><6>>.
    Found 1-bit register for signal <tx_fifo<15><5>>.
    Found 1-bit register for signal <tx_fifo<15><4>>.
    Found 1-bit register for signal <tx_fifo<15><3>>.
    Found 1-bit register for signal <tx_fifo<15><2>>.
    Found 1-bit register for signal <tx_fifo<15><1>>.
    Found 1-bit register for signal <tx_fifo<15><0>>.
    Found 5-bit register for signal <tx_fifo_wp>.
    Found 5-bit register for signal <tx_fifo_rp>.
    Found 5-bit register for signal <tx_fifo_count>.
    Found 1-bit register for signal <tx_fifo_full_flag>.
    Found 4-bit register for signal <uart0_cts_n_d>.
    Found 10-bit register for signal <tx_bit_pulse_count>.
    Found 1-bit register for signal <tx_bit_pulse>.
    Found 1-bit register for signal <txd>.
    Found 4-bit register for signal <txd_state>.
    Found 10-bit register for signal <rx_bit_pulse_count>.
    Found 5-bit register for signal <rxd_d>.
    Found 4-bit register for signal <rxd_state>.
    Found 1-bit register for signal <restart_rx_bit_count>.
    Found 1-bit register for signal <rx_byte<7>>.
    Found 1-bit register for signal <rx_byte<6>>.
    Found 1-bit register for signal <rx_byte<5>>.
    Found 1-bit register for signal <rx_byte<4>>.
    Found 1-bit register for signal <rx_byte<3>>.
    Found 1-bit register for signal <rx_byte<2>>.
    Found 1-bit register for signal <rx_byte<1>>.
    Found 1-bit register for signal <rx_byte<0>>.
    Found 1-bit register for signal <rxen>.
    Found 8-bit register for signal <uart_rsr_reg>.
    Found 8-bit register for signal <uart_lcrh_reg>.
    Found 8-bit register for signal <uart_lcrm_reg>.
    Found 8-bit register for signal <uart_lcrl_reg>.
    Found 8-bit register for signal <uart_cr_reg>.
    Found 32-bit register for signal <wb_rdata32>.
    Found 1-bit register for signal <wb_start_read_d1>.
    Found finite state machine <FSM_3> for signal <txd_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 28                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <rxd_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <rx_fifo_count[4]_GND_22_o_sub_30_OUT> created at line 285.
    Found 5-bit subtractor for signal <tx_fifo_count[4]_GND_22_o_sub_84_OUT> created at line 398.
    Found 5-bit adder for signal <rx_fifo_wp[4]_GND_22_o_add_23_OUT> created at line 274.
    Found 5-bit adder for signal <rx_fifo_rp[4]_GND_22_o_add_26_OUT> created at line 279.
    Found 5-bit adder for signal <rx_fifo_count[4]_GND_22_o_add_28_OUT> created at line 283.
    Found 24-bit adder for signal <rx_int_timer[23]_GND_22_o_add_35_OUT> created at line 293.
    Found 5-bit adder for signal <tx_fifo_wp[4]_GND_22_o_add_77_OUT> created at line 384.
    Found 5-bit adder for signal <tx_fifo_rp[4]_GND_22_o_add_80_OUT> created at line 390.
    Found 5-bit adder for signal <tx_fifo_count[4]_GND_22_o_add_82_OUT> created at line 394.
    Found 10-bit adder for signal <tx_bit_pulse_count[9]_GND_22_o_add_100_OUT> created at line 442.
    Found 10-bit adder for signal <rx_bit_pulse_count[9]_GND_22_o_add_113_OUT> created at line 568.
    Found 1-bit 12-to-1 multiplexer for signal <txd_state[3]_PWR_23_o_Mux_106_o> created at line 460.
    Found 8-bit 16-to-1 multiplexer for signal <rx_fifo_rp[3]_rx_fifo[15][7]_wide_mux_172_OUT> created at line 757.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[7]> created at line 367.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[6]> created at line 367.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[5]> created at line 367.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[4]> created at line 367.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[3]> created at line 367.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[2]> created at line 367.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[1]> created at line 367.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[0]> created at line 367.
    Found 5-bit comparator lessequal for signal <n0019> created at line 263
    Found 5-bit comparator equal for signal <rx_fifo_wp[4]_rx_fifo_rp[4]_equal_33_o> created at line 287
    Found 5-bit comparator equal for signal <rx_fifo_wp[4]_rx_fifo_rp[4]_equal_34_o> created at line 288
    Found 5-bit comparator lessequal for signal <n0229> created at line 364
    Found 5-bit comparator lessequal for signal <n0235> created at line 366
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 429 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  36 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <uart> synthesized.

Synthesizing Unit <timer_module>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/timer_module.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_adr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_dat<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <timer0_ctrl_reg>.
    Found 8-bit register for signal <timer1_ctrl_reg>.
    Found 8-bit register for signal <timer2_ctrl_reg>.
    Found 24-bit register for signal <timer0_value_reg>.
    Found 16-bit register for signal <timer0_load_reg>.
    Found 24-bit register for signal <timer1_value_reg>.
    Found 16-bit register for signal <timer1_load_reg>.
    Found 24-bit register for signal <timer2_value_reg>.
    Found 16-bit register for signal <timer2_load_reg>.
    Found 1-bit register for signal <timer0_int_reg>.
    Found 1-bit register for signal <timer1_int_reg>.
    Found 1-bit register for signal <timer2_int_reg>.
    Found 32-bit register for signal <wb_rdata32>.
    Found 1-bit register for signal <wb_start_read_d1>.
    Found 24-bit subtractor for signal <timer0_value_reg[23]_GND_23_o_sub_20_OUT> created at line 161.
    Found 24-bit subtractor for signal <timer0_value_reg[23]_GND_23_o_sub_22_OUT> created at line 162.
    Found 24-bit subtractor for signal <timer0_value_reg[23]_GND_23_o_sub_23_OUT> created at line 163.
    Found 24-bit subtractor for signal <timer1_value_reg[23]_GND_23_o_sub_33_OUT> created at line 195.
    Found 24-bit subtractor for signal <timer1_value_reg[23]_GND_23_o_sub_35_OUT> created at line 196.
    Found 24-bit subtractor for signal <timer1_value_reg[23]_GND_23_o_sub_36_OUT> created at line 197.
    Found 24-bit subtractor for signal <timer2_value_reg[23]_GND_23_o_sub_46_OUT> created at line 230.
    Found 24-bit subtractor for signal <timer2_value_reg[23]_GND_23_o_sub_48_OUT> created at line 231.
    Found 24-bit subtractor for signal <timer2_value_reg[23]_GND_23_o_sub_49_OUT> created at line 232.
    Found 32-bit 13-to-1 multiplexer for signal <_n0230> created at line 274.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <timer_module> synthesized.

Synthesizing Unit <interrupt_controller>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/interrupt_controller.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_adr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <irq0_enable_reg>.
    Found 32-bit register for signal <firq0_enable_reg>.
    Found 1-bit register for signal <softint_0_reg>.
    Found 32-bit register for signal <irq1_enable_reg>.
    Found 32-bit register for signal <firq1_enable_reg>.
    Found 1-bit register for signal <softint_1_reg>.
    Found 32-bit register for signal <wb_rdata32>.
    Found 1-bit register for signal <wb_start_read_d1>.
    Summary:
	inferred 163 D-type flip-flop(s).
Unit <interrupt_controller> synthesized.

Synthesizing Unit <wishbone_arbiter>.
    Related source file is "/home/martin/git-work/MyAmberOnMiniSpartan6/wishbone_arbiter.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 7-to-1 multiplexer for signal <_n0132> created at line 172.
    Found 1-bit 8-to-1 multiplexer for signal <_n0134> created at line 173.
    Found 1-bit 8-to-1 multiplexer for signal <_n0136> created at line 174.
    Found 32-bit comparator greater for signal <master_adr[31]_GND_25_o_LessThan_5_o> created at line 90
    Found 32-bit comparator greater for signal <master_adr[31]_GND_25_o_LessThan_6_o> created at line 65
    Summary:
	inferred   2 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <wishbone_arbiter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x15-bit single-port Read Only RAM                   : 1
 256x21-bit single-port RAM                            : 4
 4x4-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 40
 10-bit adder                                          : 2
 2-bit adder                                           : 2
 24-bit adder                                          : 1
 24-bit subtractor                                     : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 16
 5-bit addsub                                          : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 378
 1-bit register                                        : 227
 10-bit register                                       : 2
 128-bit register                                      : 1
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 10
 21-bit register                                       : 4
 24-bit register                                       : 5
 3-bit register                                        : 6
 32-bit register                                       : 54
 4-bit register                                        : 22
 5-bit register                                        : 9
 6-bit register                                        : 1
 68-bit register                                       : 1
 8-bit register                                        : 30
 9-bit register                                        : 2
# Comparators                                          : 19
 1-bit comparator equal                                : 2
 20-bit comparator equal                               : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 5-bit comparator equal                                : 2
 5-bit comparator lessequal                            : 3
 6-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 867
 1-bit 12-to-1 multiplexer                             : 3
 1-bit 13-to-1 multiplexer                             : 2
 1-bit 15-to-1 multiplexer                             : 2
 1-bit 16-to-1 multiplexer                             : 10
 1-bit 2-to-1 multiplexer                              : 502
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 128-bit 2-to-1 multiplexer                            : 6
 128-bit 4-to-1 multiplexer                            : 1
 2-bit 2-to-1 multiplexer                              : 71
 2-bit 3-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 19
 3-bit 2-to-1 multiplexer                              : 22
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 5
 32-bit 2-to-1 multiplexer                             : 53
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 32-to-1 multiplexer                            : 1
 33-bit 38-to-1 multiplexer                            : 2
 33-bit 4-to-1 multiplexer                             : 1
 34-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 110
 4-bit 4-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
 68-bit 2-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 9
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <o_read_data_alignment_0> in Unit <u_decode> is equivalent to the following 2 FFs/Latches, which will be removed : <o_read_data_alignment_1> <o_read_data_alignment_2> 
INFO:Xst:2261 - The FF/Latch <o_status_bits_irq_mask_wen> in Unit <u_decode> is equivalent to the following FF/Latch, which will be removed : <o_status_bits_mode_wen> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_0> in Unit <u_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_3> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_1> in Unit <u_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_4> 
WARNING:Xst:1426 - The value init of the FF/Latch uart0_cts_n_d_0 hinder the constant cleaning in the block u_uart0.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <o_read_data_alignment_0> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dabt_reg> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_7> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_6> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_5> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_4> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_3> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_2> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_1> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_0> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <iabt_reg> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_0> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_1> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_2> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_3> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_4> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_5> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_6> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_7> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <miss_address_0> of sequential type is unconnected in block <u_cache>.
WARNING:Xst:2677 - Node <miss_address_1> of sequential type is unconnected in block <u_cache>.
WARNING:Xst:2677 - Node <wbuf_addr_r_0> of sequential type is unconnected in block <u_wishbone>.
WARNING:Xst:2677 - Node <wbuf_addr_r_1> of sequential type is unconnected in block <u_wishbone>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_0> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_1> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_4> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_5> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_0> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_1> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_4> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_5> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_0> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_1> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_4> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_5> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:1710 - FF/Latch <dabt_reg_d1> (without init value) has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <a23_cache>.
The following registers are absorbed into counter <init_count>: 1 register on signal <init_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_random_num[3]_GND_4_o_wide_mux_139_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <random_num<3:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <a23_cache> synthesized (advanced).

Synthesizing (advanced) Unit <a23_decode>.
	The following adders/subtractors are grouped into adder tree <Madd_mtrans_num_registers_Madd1> :
 	<Madd__n1919> in block <a23_decode>, 	<Madd__n1921_Madd> in block <a23_decode>, 	<Madd__n1922> in block <a23_decode>, 	<Madd__n1924_Madd> in block <a23_decode>, 	<Madd__n1925> in block <a23_decode>, 	<Madd__n1927_Madd> in block <a23_decode>, 	<Madd_n1408[2:0]_Madd> in block <a23_decode>, 	<Madd_mtrans_num_registers_Madd> in block <a23_decode>.
INFO:Xst:3231 - The small RAM <Mram_reg_bank_wsel_nxt[3]_GND_9_o_wide_mux_571_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <reg_bank_wsel_nxt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <a23_decode> synthesized (advanced).

Synthesizing (advanced) Unit <a23_execute>.
INFO:Xst:3231 - The small RAM <Mram_status_bits_mode_rds_oh_nxt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <status_bits_mode_rds_nxt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <status_bits_mode_rds_oh_nxt> |          |
    -----------------------------------------------------------------------
Unit <a23_execute> synthesized (advanced).

Synthesizing (advanced) Unit <a23_multiply>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <a23_multiply> synthesized (advanced).

Synthesizing (advanced) Unit <generic_sram_line_en>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <o_read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_write_enable> | high     |
    |     addrA          | connected to signal <i_address>     |          |
    |     diA            | connected to signal <i_write_data>  |          |
    |     doA            | connected to signal <o_read_data>   |          |
    |     dorstA         | connected to signal <i_write_enable> | high     |
    | reset value        | 000000000000000000000                          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_sram_line_en> synthesized (advanced).

Synthesizing (advanced) Unit <system>.
The following registers are absorbed into counter <reset_dly_cnt>: 1 register on signal <reset_dly_cnt>.
Unit <system> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <tx_bit_pulse_count>: 1 register on signal <tx_bit_pulse_count>.
The following registers are absorbed into counter <rx_bit_pulse_count>: 1 register on signal <rx_bit_pulse_count>.
The following registers are absorbed into counter <rx_fifo_wp>: 1 register on signal <rx_fifo_wp>.
The following registers are absorbed into counter <rx_fifo_count>: 1 register on signal <rx_fifo_count>.
The following registers are absorbed into counter <rx_fifo_rp>: 1 register on signal <rx_fifo_rp>.
The following registers are absorbed into counter <rx_int_timer>: 1 register on signal <rx_int_timer>.
The following registers are absorbed into counter <tx_fifo_wp>: 1 register on signal <tx_fifo_wp>.
The following registers are absorbed into counter <tx_fifo_count>: 1 register on signal <tx_fifo_count>.
The following registers are absorbed into counter <tx_fifo_rp>: 1 register on signal <tx_fifo_rp>.
Unit <uart> synthesized (advanced).
WARNING:Xst:2677 - Node <miss_address_0> of sequential type is unconnected in block <a23_cache>.
WARNING:Xst:2677 - Node <miss_address_1> of sequential type is unconnected in block <a23_cache>.
WARNING:Xst:2677 - Node <wbuf_addr_r_0> of sequential type is unconnected in block <a23_wishbone>.
WARNING:Xst:2677 - Node <wbuf_addr_r_1> of sequential type is unconnected in block <a23_wishbone>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_0> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_1> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_4> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_5> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_0> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_1> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_4> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_5> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_0> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_1> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_4> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_5> of sequential type is unconnected in block <timer_module>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x15-bit single-port distributed Read Only RAM       : 1
 256x21-bit single-port block RAM                      : 4
 4x4-bit single-port distributed Read Only RAM         : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 24-bit subtractor                                     : 3
 26-bit subtractor                                     : 1
 32-bit adder                                          : 4
 33-bit adder carry in                                 : 1
 34-bit adder                                          : 2
# Adder Trees                                          : 1
 5-bit / 11-inputs adder tree                          : 1
# Counters                                             : 12
 10-bit up counter                                     : 2
 24-bit up counter                                     : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 2676
 Flip-Flops                                            : 2676
# Comparators                                          : 19
 1-bit comparator equal                                : 2
 20-bit comparator equal                               : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 5-bit comparator equal                                : 2
 5-bit comparator lessequal                            : 3
 6-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 1542
 1-bit 12-to-1 multiplexer                             : 3
 1-bit 13-to-1 multiplexer                             : 2
 1-bit 15-to-1 multiplexer                             : 2
 1-bit 16-to-1 multiplexer                             : 18
 1-bit 2-to-1 multiplexer                              : 1132
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 66
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 128-bit 2-to-1 multiplexer                            : 6
 128-bit 4-to-1 multiplexer                            : 1
 2-bit 2-to-1 multiplexer                              : 71
 2-bit 3-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 15
 3-bit 2-to-1 multiplexer                              : 22
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 5
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 32-to-1 multiplexer                            : 1
 33-bit 38-to-1 multiplexer                            : 2
 33-bit 4-to-1 multiplexer                             : 1
 34-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 110
 4-bit 4-to-1 multiplexer                              : 2
 68-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dabt_reg> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_read_data_alignment_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_read_data_alignment_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_read_data_alignment_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iabt_reg> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dabt_reg_d1> (without init value) has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch uart0_cts_n_d_0 hinder the constant cleaning in the block uart.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <o_rm_sel_0> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_0> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_3> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_2> 
INFO:Xst:2261 - The FF/Latch <o_rm_sel_1> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_1> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_4> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_3> 
INFO:Xst:2261 - The FF/Latch <o_rm_sel_2> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_2> 
INFO:Xst:2261 - The FF/Latch <o_rm_sel_3> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_3> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_0> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_opcode2_2> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_1> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_0> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_2> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_1> 
INFO:Xst:2261 - The FF/Latch <o_status_bits_mode_wen> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_status_bits_irq_mask_wen> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_0> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_3> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_1> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_amber/u_fetch/u_cache/FSM_0> on signal <c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0111  | 0111
 1000  | 1000
 0010  | 0010
 1001  | 1001
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_amber/u_fetch/u_wishbone/FSM_1> on signal <wishbone_st[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 010   | 010
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_amber/u_decode/FSM_2> on signal <control_state[1:24]> with one-hot encoding.
-----------------------------------
 State | Encoding
-----------------------------------
 00000 | 000000000000000000000001
 10100 | 000000000000000000000010
 10001 | 000000000000000000000100
 10000 | 000000000000000000001000
 01110 | 000000000000000000010000
 01101 | 000000000000000000100000
 01100 | 000000000000000001000000
 01011 | 000000000000000010000000
 01010 | 000000000000000100000000
 00001 | 000000000000001000000000
 00100 | 000000000000010000000000
 00011 | 000000000000100000000000
 00111 | 000000000001000000000000
 01001 | 000000000010000000000000
 00101 | 000000000100000000000000
 10111 | 000000001000000000000000
 11000 | 000000010000000000000000
 01000 | 000000100000000000000000
 01111 | 000001000000000000000000
 10011 | 000010000000000000000000
 00110 | 000100000000000000000000
 10110 | 001000000000000000000000
 11001 | 010000000000000000000000
 00010 | 100000000000000000000000
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_uart0/FSM_4> on signal <rxd_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0100  | 0100
 0010  | 0010
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_uart0/FSM_3> on signal <txd_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
WARNING:Xst:1293 - FF/Latch <o_byte_enable_sel_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_state_FSM_FFd6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <o_address_sel_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <restore_base_address> of sequential type is unconnected in block <a23_decode>.
WARNING:Xst:1293 - FF/Latch <wb_rdata32_16> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_17> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_18> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_19> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_20> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_21> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_24> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_25> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_26> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_27> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_28> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_29> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_30> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_31> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tx_fifo_wp_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_fifo_rp_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:1293 - FF/Latch <wb_rdata32_19> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_23> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_24> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_27> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_28> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_31> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wb_rdata32_8> in Unit <uart> is equivalent to the following 9 FFs/Latches, which will be removed : <wb_rdata32_9> <wb_rdata32_10> <wb_rdata32_11> <wb_rdata32_12> <wb_rdata32_13> <wb_rdata32_14> <wb_rdata32_15> <wb_rdata32_22> <wb_rdata32_23> 
INFO:Xst:2261 - The FF/Latch <wb_rdata32_16> in Unit <timer_module> is equivalent to the following 9 FFs/Latches, which will be removed : <wb_rdata32_17> <wb_rdata32_18> <wb_rdata32_20> <wb_rdata32_21> <wb_rdata32_22> <wb_rdata32_25> <wb_rdata32_26> <wb_rdata32_29> <wb_rdata32_30> 

Optimizing unit <system> ...

Optimizing unit <a23_fetch> ...

Optimizing unit <a23_cache> ...

Optimizing unit <a23_wishbone> ...

Optimizing unit <a23_decode> ...
WARNING:Xst:1293 - FF/Latch <saved_current_instruction_iabt> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_current_instruction_iabt_status_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <a23_execute> ...

Optimizing unit <a23_register_bank> ...

Optimizing unit <a23_barrel_shift> ...

Optimizing unit <a23_alu> ...

Optimizing unit <a23_multiply> ...

Optimizing unit <a23_coprocessor> ...

Optimizing unit <xs6_sram_2048x32_byte_en> ...

Optimizing unit <uart> ...

Optimizing unit <timer_module> ...

Optimizing unit <interrupt_controller> ...

Optimizing unit <wishbone_arbiter> ...
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_7> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_status_6> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_status_5> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_status_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_status_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_status_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_status_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_status_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_amber/u_fetch/u_wishbone/o_wb_cyc> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_fetch/u_wishbone/exclusive_access> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode2_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode2_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode1_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode1_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode1_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_execute/o_priviledged> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_execute/o_data_access> of sequential type is unconnected in block <system>.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_14> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_13> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_12> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_11> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_10> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_9> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_8> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_7> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_6> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_5> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart0/rx_int_timer_23> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart0/rx_int_timer_22> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_decode/saved_current_instruction_iabt> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_31> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_30> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_29> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_28> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_27> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_26> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_25> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_24> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_23> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_22> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_21> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_20> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_19> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_18> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_17> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_16> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_amber/u_coprocessor/fault_address_15> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_2> of sequential type is unconnected in block <system>.
INFO:Xst:2261 - The FF/Latch <u_amber/u_decode/control_state_FSM_FFd3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <u_amber/u_decode/o_exclusive_exec> 
INFO:Xst:2261 - The FF/Latch <u_amber/u_execute/u_multiply/product_67> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <u_amber/u_execute/u_multiply/product_66> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 128.
Optimizing block <system> to meet ratio 100 (+ 5) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <system>, final ratio is 123.
FlipFlop u_amber/u_decode/o_condition_1 has been replicated 1 time(s)
FlipFlop u_amber/u_decode/o_rds_sel_0 has been replicated 3 time(s)
FlipFlop u_amber/u_decode/o_rds_sel_1 has been replicated 3 time(s)
FlipFlop u_amber/u_decode/o_rm_sel_0 has been replicated 6 time(s)
FlipFlop u_amber/u_decode/o_rm_sel_1 has been replicated 5 time(s)
FlipFlop u_amber/u_execute/status_bits_mode_0 has been replicated 12 time(s)
FlipFlop u_amber/u_execute/status_bits_mode_1 has been replicated 12 time(s)
FlipFlop u_amber/u_execute/status_bits_mode_rds_oh_0 has been replicated 2 time(s)
FlipFlop u_amber/u_execute/status_bits_mode_rds_oh_1 has been replicated 2 time(s)
FlipFlop u_amber/u_execute/status_bits_mode_rds_oh_2 has been replicated 3 time(s)
FlipFlop u_amber/u_execute/status_bits_mode_rds_oh_3 has been replicated 2 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_2 has been replicated 1 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_27 has been replicated 1 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_3 has been replicated 1 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_4 has been replicated 1 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_5 has been replicated 1 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_6 has been replicated 1 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_8 has been replicated 1 time(s)
FlipFlop u_amber/u_fetch/u_wishbone/o_wb_adr_9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system> :
	Found 2-bit shift register for signal <u_uart0/rxd_d_3>.
	Found 2-bit shift register for signal <u_uart0/uart0_cts_n_d_1>.
Unit <system> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2628
 Flip-Flops                                            : 2628
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7977
#      GND                         : 1
#      INV                         : 124
#      LUT1                        : 108
#      LUT2                        : 137
#      LUT3                        : 1336
#      LUT4                        : 533
#      LUT5                        : 1671
#      LUT6                        : 2796
#      MUXCY                       : 415
#      MUXF7                       : 355
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 372
# FlipFlops/Latches                : 2630
#      FD                          : 153
#      FDE                         : 2310
#      FDR                         : 23
#      FDRE                        : 70
#      FDSE                        : 74
# RAMS                             : 24
#      RAMB16BWER                  : 8
#      RAMB8BWER                   : 16
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2630  out of  11440    22%  
 Number of Slice LUTs:                 6707  out of   5720   117% (*) 
    Number used as Logic:              6705  out of   5720   117% (*) 
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7260
   Number with an unused Flip Flop:    4630  out of   7260    63%  
   Number with an unused LUT:           553  out of   7260     7%  
   Number of fully used LUT-FF pairs:  2077  out of   7260    28%  
   Number of unique control sets:       119

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    186     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
brd_clk                            | BUFGP                                    | 2656  |
u_amber/decode_fault_status<0>     | NONE(boot_mem32.u_boot_mem/u_mem/u_sram3)| 4     |
-----------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.010ns (Maximum Frequency: 62.462MHz)
   Minimum input arrival time before clock: 3.276ns
   Maximum output required time after clock: 6.784ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'brd_clk'
  Clock period: 16.010ns (frequency: 62.462MHz)
  Total number of paths / destination ports: 1031446458 / 6341
-------------------------------------------------------------------------
Delay:               16.010ns (Levels of Logic = 18)
  Source:            u_amber/u_execute/u_register_bank/r13_svc_2 (FF)
  Destination:       u_amber/u_fetch/u_cache/rams[0].u_data/u_gen[0].u_ramb8bwer (RAM)
  Source Clock:      brd_clk rising
  Destination Clock: brd_clk rising

  Data Path: u_amber/u_execute/u_register_bank/r13_svc_2 to u_amber/u_fetch/u_cache/rams[0].u_data/u_gen[0].u_ramb8bwer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.995  u_amber/u_execute/u_register_bank/r13_svc_2 (u_amber/u_execute/u_register_bank/r13_svc_2)
     LUT5:I0->O            1   0.203   0.580  u_amber/u_execute/u_register_bank/mux37411 (u_amber/u_execute/u_register_bank/mux3741)
     LUT3:I2->O            2   0.205   0.721  u_amber/u_execute/u_register_bank/mux37412 (u_amber/u_execute/u_register_bank/r13_rds<2>)
     LUT6:I4->O            1   0.203   0.000  u_amber/u_execute/u_register_bank/Mmux_o_rs_422 (u_amber/u_execute/u_register_bank/Mmux_o_rs_422)
     MUXF7:I1->O           1   0.140   0.000  u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_21 (u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f722)
     MUXF8:I1->O          50   0.152   1.548  u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_21 (u_amber/u_execute/rs<2>)
     LUT4:I3->O            8   0.205   0.803  u_amber/u_execute/Mmux_shift_amount31_1 (u_amber/u_execute/Mmux_shift_amount31)
     LUT6:I5->O           10   0.205   0.857  u_amber/u_execute/u_barrel_shift/i_shift_amount[7]_GND_11_o_equal_135_o<7>1_1 (u_amber/u_execute/u_barrel_shift/i_shift_amount[7]_GND_11_o_equal_135_o<7>1)
     LUT4:I3->O            8   0.205   0.803  u_amber/u_execute/u_barrel_shift/Mmux_n07352211 (u_amber/u_execute/u_barrel_shift/Mmux_n0735221)
     LUT6:I5->O            4   0.205   0.684  u_amber/u_execute/u_barrel_shift/Mmux_n0735604 (u_amber/u_execute/u_barrel_shift/Mmux_n0735604)
     LUT6:I5->O            1   0.205   0.684  u_amber/u_execute/u_alu/Mmux_b_not301_SW0 (N1365)
     LUT6:I4->O           11   0.203   0.883  u_amber/u_execute/u_alu/o_out<10>31 (u_amber/u_execute/u_alu/o_out<10>3)
     LUT6:I5->O            1   0.205   0.808  u_amber/u_execute/u_alu/o_out<9>4_SW1 (N1628)
     LUT6:I3->O            1   0.205   0.000  u_amber/u_execute/Mmux__n04167_A323 (u_amber/u_execute/Mmux__n04167_rs_A<9>)
     MUXCY:S->O            1   0.172   0.000  u_amber/u_execute/Mmux__n04167_rs_cy<9> (u_amber/u_execute/Mmux__n04167_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u_amber/u_execute/Mmux__n04167_rs_cy<10> (u_amber/u_execute/Mmux__n04167_rs_cy<10>)
     XORCY:CI->O           2   0.180   0.617  u_amber/u_execute/Mmux__n04167_rs_xor<11> (u_amber/u_execute/Mmux__n04167_split<11>)
     LUT5:I4->O            2   0.205   0.617  u_amber/u_fetch/u_cache/source_sel<1>711 (u_amber/u_fetch/u_cache/source_sel<1>71)
     LUT6:I5->O           32   0.205   1.291  u_amber/u_fetch/u_cache/Mmux_data_address81 (u_amber/u_fetch/u_cache/data_address<7>)
     RAMB8BWER:ADDRAWRADDR12        0.350          u_amber/u_fetch/u_cache/rams[0].u_data/u_gen[0].u_ramb8bwer
    ----------------------------------------
    Total                     16.010ns (4.119ns logic, 11.891ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'brd_clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.276ns (Levels of Logic = 2)
  Source:            brd_rst (PAD)
  Destination:       reset_dly_cnt_0 (FF)
  Destination Clock: brd_clk rising

  Data Path: brd_rst to reset_dly_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  brd_rst_IBUF (brd_rst_IBUF)
     LUT2:I1->O            8   0.205   0.802  _n00551 (_n0055)
     FDRE:R                    0.430          reset_dly_cnt_0
    ----------------------------------------
    Total                      3.276ns (1.857ns logic, 1.419ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'brd_clk'
  Total number of paths / destination ports: 43 / 13
-------------------------------------------------------------------------
Offset:              6.784ns (Levels of Logic = 3)
  Source:            u_amber/u_fetch/u_wishbone/o_wb_adr_9 (FF)
  Destination:       GP_OUTPUT_O<1> (PAD)
  Source Clock:      brd_clk rising

  Data Path: u_amber/u_fetch/u_wishbone/o_wb_adr_9 to GP_OUTPUT_O<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             59   0.447   1.835  u_amber/u_fetch/u_wishbone/o_wb_adr_9 (u_amber/u_fetch/u_wishbone/o_wb_adr_9)
     LUT6:I3->O            1   0.205   0.944  GP_OUTPUT_O<1><15>2 (GP_OUTPUT_O<1><15>1)
     LUT6:I0->O            1   0.203   0.579  GP_OUTPUT_O<1><15>3 (GP_OUTPUT_O_1_OBUF)
     OBUF:I->O                 2.571          GP_OUTPUT_O_1_OBUF (GP_OUTPUT_O<1>)
    ----------------------------------------
    Total                      6.784ns (3.426ns logic, 3.358ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock brd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk        |   16.010|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 54.00 secs
Total CPU time to Xst completion: 53.19 secs
 
--> 


Total memory usage is 454092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  340 (   0 filtered)
Number of infos    :   50 (   0 filtered)

