library ieee;
use ieee.std_logic_1164.all;

entity dflip
	port(d : in std_logic;
		  enable : in std_logic;
		  q : out std_logic;)
end dflip;

architecture arch of dflip is
begin
process(d, enable)
begin
	if enable = '1' then
		q <= d;
	end if;
end process
end arch;