// Seed: 2813369044
module module_0;
  wire id_1;
  final $unsigned(87);
  ;
  parameter id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    input supply0 id_0,
    input supply0 _id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    output wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8
);
  logic [7:0] id_10 = id_7;
  assign id_5 = id_8;
  logic ["" : 1 'b0] id_11;
  ;
  logic [-1 : id_1] id_12;
  ;
  assign id_10[1] = id_1;
  tri0 id_13 = -1;
  logic [1 : -1] id_14;
  ;
  module_0 modCall_1 ();
endmodule
