/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire [36:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z ? celloutsig_0_2z[2] : celloutsig_0_3z[3];
  assign celloutsig_0_6z = in_data[9] ? celloutsig_0_1z[6] : celloutsig_0_3z[2];
  assign celloutsig_0_9z = celloutsig_0_0z ? in_data[89] : celloutsig_0_6z;
  assign celloutsig_0_15z = celloutsig_0_8z ? celloutsig_0_11z : celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_11z ? celloutsig_0_9z : celloutsig_0_12z;
  assign celloutsig_0_20z = celloutsig_0_4z ? celloutsig_0_6z : celloutsig_0_15z;
  assign celloutsig_0_19z = ~(in_data[77] & celloutsig_0_2z[4]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_1z[4]) & in_data[90]);
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_1z[9]) & celloutsig_0_3z[3]);
  assign celloutsig_1_1z = ~((in_data[190] | celloutsig_1_0z) & in_data[98]);
  assign celloutsig_1_9z = celloutsig_1_0z | celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_7z[3] | _00_;
  assign celloutsig_1_2z = celloutsig_1_1z ^ celloutsig_1_0z;
  reg [15:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 16'h0000;
    else _16_ <= { celloutsig_1_13z[4:3], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z };
  assign { _01_[15:5], _00_, _01_[3:0] } = _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_3z[2:1], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } == { celloutsig_0_1z[6:2], celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[80:79], celloutsig_0_4z } >= celloutsig_0_2z[3:1];
  assign celloutsig_1_5z = ! { in_data[125:120], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = ! { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_27z = ! { out_data[38:35], celloutsig_0_5z };
  assign celloutsig_1_0z = ! in_data[137:113];
  assign celloutsig_1_10z = celloutsig_1_7z[5:3] || { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_1z[9:1], celloutsig_0_2z, celloutsig_0_0z } || { in_data[27:15], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign { celloutsig_0_26z[36:34], out_data[63:54], out_data[39:32], celloutsig_0_26z[1:0] } = celloutsig_0_17z[0] ? { celloutsig_0_15z, celloutsig_0_15z, _02_, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_20z } : { celloutsig_0_24z[13:7], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_1_12z = ~ celloutsig_1_3z[5:3];
  assign celloutsig_1_19z = ~ { celloutsig_1_7z[3], celloutsig_1_1z, celloutsig_1_5z, _01_[15:5], _00_, _01_[3:0], celloutsig_1_11z };
  assign celloutsig_0_23z = ~ { celloutsig_0_17z[3:2], celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } | { in_data[147:143], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_7z[5:2], celloutsig_1_12z } | { celloutsig_1_3z[3:2], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_0z = & in_data[9:7];
  assign celloutsig_1_8z = & celloutsig_1_7z[8:6];
  assign celloutsig_0_8z = & { _02_, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z[1], in_data[9:7] };
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_1z[6:3], _02_, celloutsig_0_19z } - { celloutsig_0_17z[2], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_1_7z = in_data[191:183] ~^ { in_data[181:175], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[43:36], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[25:16];
  assign celloutsig_0_17z = { in_data[4], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z } ~^ celloutsig_0_2z[3:0];
  assign celloutsig_0_2z = in_data[52:47] ~^ { in_data[6:3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_21z } ~^ in_data[75:62];
  assign celloutsig_0_3z = celloutsig_0_2z[5:1] ~^ { celloutsig_0_2z[4:1], celloutsig_0_0z };
  assign _01_[4] = _00_;
  assign celloutsig_0_26z[33:2] = { out_data[63:54], celloutsig_0_24z, out_data[39:32] };
  assign { out_data[128], out_data[115:96], out_data[53:40], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_27z };
endmodule
