<?xml version="1.0" encoding="UTF-8"?>
<!--
    This file is protected by Copyright.
    Please refer to the COPYRIGHT file distributed with this source distribution.

    This file is part of REDHAWK IDE.

    All rights reserved.  This program and the accompanying materials are made available under
    the terms of the Eclipse Public License v1.0 which accompanies this distribution, and is available at
    http://www.eclipse.org/legal/epl-v10.html.
-->
<!DOCTYPE softwareassembly PUBLIC "-//JTRS//DTD SCA V2.2.2 SAD//EN" "softwareassembly.dtd">
<softwareassembly id="DCE:370781bb-3a2f-4546-98bf-7f7bd7dee7c0" name="SigGenToHardLimitExtPortsPropsWF">
  <description>Test Waveform with overridden values, external Ports and Properties in SAD. Contains SigGen to HardLimit.</description>
  <componentfiles>
    <componentfile id="SigGen_26706ce2-9117-432a-aa1b-01f138f313dd" type="SPD">
      <localfile name="/components/SigGen/SigGen.spd.xml"/>
    </componentfile>
    <componentfile id="HardLimit_e3eae791-9761-4a88-89de-5cf8ba5b3aa1" type="SPD">
      <localfile name="/components/HardLimit/HardLimit.spd.xml"/>
    </componentfile>
  </componentfiles>
  <partitioning>
    <componentplacement>
      <componentfileref refid="SigGen_26706ce2-9117-432a-aa1b-01f138f313dd"/>
      <componentinstantiation id="SigGen_1">
        <usagename>SigGen_1</usagename>
        <componentproperties>
          <simpleref refid="frequency" value="400.0"/>
          <simpleref refid="stream_id" value="SigGenStreamFromWF"/>
          <simpleref refid="magnitude" value="120.0"/>
        </componentproperties>
        <findcomponent>
          <namingservice name="SigGen_1"/>
        </findcomponent>
      </componentinstantiation>
    </componentplacement>
    <componentplacement>
      <componentfileref refid="HardLimit_e3eae791-9761-4a88-89de-5cf8ba5b3aa1"/>
      <componentinstantiation id="HardLimit_1" startorder="1">
        <usagename>HardLimit_1</usagename>
        <componentproperties>
          <structref refid="limits">
            <simpleref refid="limits::upper_limit" value="90.0"/>
            <simpleref refid="limits::lower_limit" value="-30.0"/>
          </structref>
        </componentproperties>
        <findcomponent>
          <namingservice name="HardLimit_1"/>
        </findcomponent>
      </componentinstantiation>
    </componentplacement>
  </partitioning>
  <assemblycontroller>
    <componentinstantiationref refid="SigGen_1"/>
  </assemblycontroller>
  <connections>
    <connectinterface id="connection_1">
      <usesport>
        <usesidentifier>dataFloat_out</usesidentifier>
        <componentinstantiationref refid="SigGen_1"/>
      </usesport>
      <providesport>
        <providesidentifier>dataFloat_in</providesidentifier>
        <componentinstantiationref refid="HardLimit_1"/>
      </providesport>
    </connectinterface>
  </connections>
  <externalports>
    <port>
      <description>HardLimit's dataFloat output Port</description>
      <usesidentifier>dataFloat_out</usesidentifier>
      <componentinstantiationref refid="HardLimit_1"/>
    </port>
    <port>
      <description>SigGen's dataShort output Port</description>
      <usesidentifier>dataShort_out</usesidentifier>
      <componentinstantiationref refid="SigGen_1"/>
    </port>
    <port externalname="dataFloat_sg_out">
      <description>SigGen's dataFloat output Port</description>
      <usesidentifier>dataFloat_out</usesidentifier>
      <componentinstantiationref refid="SigGen_1"/>
    </port>
  </externalports>
  <externalproperties>
    <property comprefid="HardLimit_1" propid="limits" externalpropid="external_limits"/>
    <property comprefid="SigGen_1" propid="sri_blocking" externalpropid="external_sri_blocking"/>
    <property comprefid="SigGen_1" propid="frequency" externalpropid="external_frequency"/>
  </externalproperties>
</softwareassembly>
