{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 21:48:54 2022 " "Info: Processing started: Sat Feb 05 21:48:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off REG8withlpm -c REG8withlpm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off REG8withlpm -c REG8withlpm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 272 240 408 288 "clk" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REG_AR8:inst\|ramdata~67 sel\[2\] clk 6.164 ns register " "Info: tsu for register \"REG_AR8:inst\|ramdata~67\" (data pin = \"sel\[2\]\", clock pin = \"clk\") is 6.164 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.876 ns + Longest pin register " "Info: + Longest pin to register delay is 8.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns sel\[2\] 1 PIN PIN_C2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C2; Fanout = 24; PIN Node = 'sel\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 248 240 408 264 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.832 ns) + CELL(0.371 ns) 7.075 ns REG_AR8:inst\|ramdata~232 2 COMB LCCOMB_X38_Y32_N0 16 " "Info: 2: + IC(5.832 ns) + CELL(0.371 ns) = 7.075 ns; Loc. = LCCOMB_X38_Y32_N0; Fanout = 16; COMB Node = 'REG_AR8:inst\|ramdata~232'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.203 ns" { sel[2] REG_AR8:inst|ramdata~232 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.660 ns) 8.876 ns REG_AR8:inst\|ramdata~67 3 REG LCFF_X38_Y34_N1 1 " "Info: 3: + IC(1.141 ns) + CELL(0.660 ns) = 8.876 ns; Loc. = LCFF_X38_Y34_N1; Fanout = 1; REG Node = 'REG_AR8:inst\|ramdata~67'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.801 ns" { REG_AR8:inst|ramdata~232 REG_AR8:inst|ramdata~67 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 21.44 % ) " "Info: Total cell delay = 1.903 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.973 ns ( 78.56 % ) " "Info: Total interconnect delay = 6.973 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.876 ns" { sel[2] REG_AR8:inst|ramdata~232 REG_AR8:inst|ramdata~67 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.876 ns" { sel[2] {} sel[2]~combout {} REG_AR8:inst|ramdata~232 {} REG_AR8:inst|ramdata~67 {} } { 0.000ns 0.000ns 5.832ns 1.141ns } { 0.000ns 0.872ns 0.371ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.676 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 272 240 408 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 272 240 408 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns REG_AR8:inst\|ramdata~67 3 REG LCFF_X38_Y34_N1 1 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X38_Y34_N1; Fanout = 1; REG Node = 'REG_AR8:inst\|ramdata~67'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl REG_AR8:inst|ramdata~67 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl REG_AR8:inst|ramdata~67 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} REG_AR8:inst|ramdata~67 {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.876 ns" { sel[2] REG_AR8:inst|ramdata~232 REG_AR8:inst|ramdata~67 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.876 ns" { sel[2] {} sel[2]~combout {} REG_AR8:inst|ramdata~232 {} REG_AR8:inst|ramdata~67 {} } { 0.000ns 0.000ns 5.832ns 1.141ns } { 0.000ns 0.872ns 0.371ns 0.660ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl REG_AR8:inst|ramdata~67 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} REG_AR8:inst|ramdata~67 {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[3\] REG_AR8:inst\|ramdata~87 11.501 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[3\]\" through register \"REG_AR8:inst\|ramdata~87\" is 11.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 272 240 408 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 272 240 408 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns REG_AR8:inst\|ramdata~87 3 REG LCFF_X42_Y33_N27 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y33_N27; Fanout = 1; REG Node = 'REG_AR8:inst\|ramdata~87'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl REG_AR8:inst|ramdata~87 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl REG_AR8:inst|ramdata~87 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} REG_AR8:inst|ramdata~87 {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.571 ns + Longest register pin " "Info: + Longest register to pin delay is 8.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_AR8:inst\|ramdata~87 1 REG LCFF_X42_Y33_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y33_N27; Fanout = 1; REG Node = 'REG_AR8:inst\|ramdata~87'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_AR8:inst|ramdata~87 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns REG_AR8:inst\|ramdata~208 2 COMB LCCOMB_X42_Y33_N8 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X42_Y33_N8; Fanout = 1; COMB Node = 'REG_AR8:inst\|ramdata~208'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.453 ns" { REG_AR8:inst|ramdata~87 REG_AR8:inst|ramdata~208 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.438 ns) 1.586 ns REG_AR8:inst\|ramdata~209 3 COMB LCCOMB_X38_Y33_N12 1 " "Info: 3: + IC(0.695 ns) + CELL(0.438 ns) = 1.586 ns; Loc. = LCCOMB_X38_Y33_N12; Fanout = 1; COMB Node = 'REG_AR8:inst\|ramdata~209'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.133 ns" { REG_AR8:inst|ramdata~208 REG_AR8:inst|ramdata~209 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.437 ns) 2.701 ns REG_AR8:inst\|ramdata~212 4 COMB LCCOMB_X41_Y33_N0 1 " "Info: 4: + IC(0.678 ns) + CELL(0.437 ns) = 2.701 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 1; COMB Node = 'REG_AR8:inst\|ramdata~212'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.115 ns" { REG_AR8:inst|ramdata~209 REG_AR8:inst|ramdata~212 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(2.788 ns) 8.571 ns output\[3\] 5 PIN PIN_AE16 0 " "Info: 5: + IC(3.082 ns) + CELL(2.788 ns) = 8.571 ns; Loc. = PIN_AE16; Fanout = 0; PIN Node = 'output\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.870 ns" { REG_AR8:inst|ramdata~212 output[3] } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 224 832 1008 240 "output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.813 ns ( 44.49 % ) " "Info: Total cell delay = 3.813 ns ( 44.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.758 ns ( 55.51 % ) " "Info: Total interconnect delay = 4.758 ns ( 55.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.571 ns" { REG_AR8:inst|ramdata~87 REG_AR8:inst|ramdata~208 REG_AR8:inst|ramdata~209 REG_AR8:inst|ramdata~212 output[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.571 ns" { REG_AR8:inst|ramdata~87 {} REG_AR8:inst|ramdata~208 {} REG_AR8:inst|ramdata~209 {} REG_AR8:inst|ramdata~212 {} output[3] {} } { 0.000ns 0.303ns 0.695ns 0.678ns 3.082ns } { 0.000ns 0.150ns 0.438ns 0.437ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl REG_AR8:inst|ramdata~87 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} REG_AR8:inst|ramdata~87 {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.571 ns" { REG_AR8:inst|ramdata~87 REG_AR8:inst|ramdata~208 REG_AR8:inst|ramdata~209 REG_AR8:inst|ramdata~212 output[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.571 ns" { REG_AR8:inst|ramdata~87 {} REG_AR8:inst|ramdata~208 {} REG_AR8:inst|ramdata~209 {} REG_AR8:inst|ramdata~212 {} output[3] {} } { 0.000ns 0.303ns 0.695ns 0.678ns 3.082ns } { 0.000ns 0.150ns 0.438ns 0.437ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[2\] output\[7\] 12.958 ns Longest " "Info: Longest tpd from source pin \"sel\[2\]\" to destination pin \"output\[7\]\" is 12.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns sel\[2\] 1 PIN PIN_C2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C2; Fanout = 24; PIN Node = 'sel\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 248 240 408 264 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.690 ns) + CELL(0.275 ns) 6.837 ns REG_AR8:inst\|ramdata~192 2 COMB LCCOMB_X38_Y34_N22 1 " "Info: 2: + IC(5.690 ns) + CELL(0.275 ns) = 6.837 ns; Loc. = LCCOMB_X38_Y34_N22; Fanout = 1; COMB Node = 'REG_AR8:inst\|ramdata~192'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.965 ns" { sel[2] REG_AR8:inst|ramdata~192 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.333 ns) + CELL(2.788 ns) 12.958 ns output\[7\] 3 PIN PIN_AE15 0 " "Info: 3: + IC(3.333 ns) + CELL(2.788 ns) = 12.958 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.121 ns" { REG_AR8:inst|ramdata~192 output[7] } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 224 832 1008 240 "output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.935 ns ( 30.37 % ) " "Info: Total cell delay = 3.935 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.023 ns ( 69.63 % ) " "Info: Total interconnect delay = 9.023 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "12.958 ns" { sel[2] REG_AR8:inst|ramdata~192 output[7] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "12.958 ns" { sel[2] {} sel[2]~combout {} REG_AR8:inst|ramdata~192 {} output[7] {} } { 0.000ns 0.000ns 5.690ns 3.333ns } { 0.000ns 0.872ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG_AR8:inst\|ramdata~99 sel\[1\] clk -0.378 ns register " "Info: th for register \"REG_AR8:inst\|ramdata~99\" (data pin = \"sel\[1\]\", clock pin = \"clk\") is -0.378 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 272 240 408 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 272 240 408 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns REG_AR8:inst\|ramdata~99 3 REG LCFF_X38_Y32_N27 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X38_Y32_N27; Fanout = 1; REG Node = 'REG_AR8:inst\|ramdata~99'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.554 ns" { clk~clkctrl REG_AR8:inst|ramdata~99 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl REG_AR8:inst|ramdata~99 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} REG_AR8:inst|ramdata~99 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.315 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns sel\[1\] 1 PIN PIN_D13 56 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 56; PIN Node = 'sel\[1\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "REG8withlpm.bdf" "" { Schematic "D:/Documents/Thesis/test_ok/REG8withlpm/REG8withlpm.bdf" { { 248 240 408 264 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.150 ns) 2.416 ns REG_AR8:inst\|ramdata~230 2 COMB LCCOMB_X38_Y32_N28 16 " "Info: 2: + IC(1.287 ns) + CELL(0.150 ns) = 2.416 ns; Loc. = LCCOMB_X38_Y32_N28; Fanout = 16; COMB Node = 'REG_AR8:inst\|ramdata~230'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.437 ns" { sel[1] REG_AR8:inst|ramdata~230 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.660 ns) 3.315 ns REG_AR8:inst\|ramdata~99 3 REG LCFF_X38_Y32_N27 1 " "Info: 3: + IC(0.239 ns) + CELL(0.660 ns) = 3.315 ns; Loc. = LCFF_X38_Y32_N27; Fanout = 1; REG Node = 'REG_AR8:inst\|ramdata~99'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.899 ns" { REG_AR8:inst|ramdata~230 REG_AR8:inst|ramdata~99 } "NODE_NAME" } } { "REG_AR8.vhd" "" { Text "D:/Documents/Thesis/test_ok/REG8withlpm/REG_AR8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 53.97 % ) " "Info: Total cell delay = 1.789 ns ( 53.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.526 ns ( 46.03 % ) " "Info: Total interconnect delay = 1.526 ns ( 46.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.315 ns" { sel[1] REG_AR8:inst|ramdata~230 REG_AR8:inst|ramdata~99 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.315 ns" { sel[1] {} sel[1]~combout {} REG_AR8:inst|ramdata~230 {} REG_AR8:inst|ramdata~99 {} } { 0.000ns 0.000ns 1.287ns 0.239ns } { 0.000ns 0.979ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl REG_AR8:inst|ramdata~99 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} REG_AR8:inst|ramdata~99 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.315 ns" { sel[1] REG_AR8:inst|ramdata~230 REG_AR8:inst|ramdata~99 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.315 ns" { sel[1] {} sel[1]~combout {} REG_AR8:inst|ramdata~230 {} REG_AR8:inst|ramdata~99 {} } { 0.000ns 0.000ns 1.287ns 0.239ns } { 0.000ns 0.979ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4366 " "Info: Peak virtual memory: 4366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 21:48:55 2022 " "Info: Processing ended: Sat Feb 05 21:48:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
