// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2023 PHYTEC Messtechnik GmbH
 * Author: Wadim Egorov <w.egorov@phytec.de>, Christoph Stoidner <c.stoidner@phytec.de>
 */

/*
 * Contents of this file are copied from the linux-phytec-imx downstream and
 * can be removed once mainlined.
 */

/ {
	reg_vcc_1v8_audio: regulator-vcc1v8-audio {
		compatible = "regulator-fixed";
		regulator-max-microvolt = <1800000>;
		regulator-min-microvolt = <1800000>;
		regulator-name = "VCC1V8_AUDIO";
	};
	reg_vcc_3v3: regulator-vcc-3v3 {
		compatible = "regulator-fixed";
		regulator-max-microvolt = <3300000>;
		regulator-min-microvolt = <3300000>;
		regulator-name = "VCC3V3";
	};
};

&reg_usdhc2_vmmc {
	compatible = "regulator-fixed";
	gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
	enable-active-high;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
	regulator-max-microvolt = <3300000>;
	regulator-min-microvolt = <3300000>;
	regulator-name = "VCC_SD";
};

/* I2C3 */
&lpi2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c3>;
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio4>;
		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "VDD_SOC";
				regulator-min-microvolt = <610000>;
				regulator-max-microvolt = <950000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "VDDQ_0V6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <600000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck4: BUCK4 {
				regulator-name = "VDD_3V3_BUCK";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5 {
				regulator-name = "VDD_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "VDD_1V1";
				regulator-min-microvolt = <1100000>;
				regulator-max-microvolt = <1100000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "PMIC_SNVS_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "VDD_0V8";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "NVCC_SD2";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

	eeprom@50 {
		compatible = "atmel,24c32";
		reg = <0x50>;
		pagesize = <32>;
		vcc-supply = <&buck4>;
	};

	eepromid@58 {
		compatible = "atmel,24c32";
		pagesize = <32>;
		reg = <0x58>;
		size = <32>;
		vcc-supply = <&buck4>;
	};
};

/* Ethernet */
&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rmii";
	phy-handle = <&ethphy2>;
	assigned-clocks = <&clk IMX93_CLK_ENET_TIMER2>,
			  <&clk IMX93_CLK_ENET>;
	assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>,
				 <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>;
	assigned-clock-rates = <100000000>, <50000000>;
	status = "okay";
};

/* ENET2 MDIO */
&mdio {
	ethphy2: ethernet-phy@2 {
		reg = <2>;
		micrel,led-mode = <1>;
		compatible = "ethernet-phy-id0022.1561";

		/*
		 * HACK:
		 * IMX93_CLK_ENET is the ref clock and should be running at 50Mhz.
		 * Using it here to tell the PHY we are running at 50MHz is not working.
		 * Let us simply use another clock here.
		 */
		/* clocks = <&clk IMX93_CLK_ENET>; */
		clocks = <&clk IMX93_CLK_ENET_REF_PHY>;
		clock-names = "rmii-ref";
	};
};

/* USB  */
&usbotg1 {
	disable-over-current;
	dr_mode = "otg";
	status = "okay";
};

&usbotg2 {
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};

/* SD-Card */
&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2_default>, <&pinctrl_usdhc2_cd>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_cd>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_cd>;
	cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	bus-width = <4>;
	disable-wp;
	no-sdio;
	no-mmc;
	status = "okay";
};

/* need to config the SION for data and cmd pad, refer to ERR052021 */
&pinctrl_usdhc2_default {
	fsl,pins = <
		MX93_PAD_SD2_CLK__USDHC2_CLK		0x159e
		MX93_PAD_SD2_CMD__USDHC2_CMD		0x4000139e
		MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x4000138e
		MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x4000138e
		MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x4000138e
		MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x4000139e
		MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
	>;
};

/* need to config the SION for data and cmd pad, refer to ERR052021 */
&pinctrl_usdhc2_100mhz {
	fsl,pins = <
		MX93_PAD_SD2_CLK__USDHC2_CLK            0x159e
		MX93_PAD_SD2_CMD__USDHC2_CMD            0x4000139e
		MX93_PAD_SD2_DATA0__USDHC2_DATA0        0x4000138e
		MX93_PAD_SD2_DATA1__USDHC2_DATA1        0x4000138e
		MX93_PAD_SD2_DATA2__USDHC2_DATA2        0x4000139e
		MX93_PAD_SD2_DATA3__USDHC2_DATA3        0x4000139e
		MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
	>;
};

/* need to config the SION for data and cmd pad, refer to ERR052021 */
&pinctrl_usdhc2_200mhz {
	fsl,pins = <
		MX93_PAD_SD2_CLK__USDHC2_CLK            0x158e
		MX93_PAD_SD2_CMD__USDHC2_CMD            0x4000139e
		MX93_PAD_SD2_DATA0__USDHC2_DATA0        0x4000139e
		MX93_PAD_SD2_DATA1__USDHC2_DATA1        0x4000139e
		MX93_PAD_SD2_DATA2__USDHC2_DATA2        0x4000139e
		MX93_PAD_SD2_DATA3__USDHC2_DATA3        0x4000139e
		MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
	>;
};


&iomuxc {
	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX93_PAD_ENET1_TD2__CCM_ENET_QOS_CLOCK_GENERATE_REF_CLK 0x4000050e
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x50e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x50e
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x50e
			MX93_PAD_ENET1_RXC__ENET_QOS_RX_ER			0x57e
		>;
	};
	pinctrl_lpi2c3: lpi2c3grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO28__LPI2C3_SDA			0x40000b9e
			MX93_PAD_GPIO_IO29__LPI2C3_SCL			0x40000b9e
		>;
	};
	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX93_PAD_ENET2_RD3__GPIO4_IO27			0x31e
		>;
	};
	pinctrl_rtc: rtcgrp {
		fsl,pins = <
			MX93_PAD_ENET2_RD2__GPIO4_IO26		0x31e
		>;
	};
};
