// Seed: 3507646357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_6 = id_6;
  wire id_7;
  always @(posedge 1 or negedge 1'b0) deassign id_2;
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_2 = 1;
  wire id_11;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    input  wire id_2
);
  supply1 id_4, id_5;
  assign id_5 = 1;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
