
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version Q-2019.12-SP5-5 for linux64 - Mar 21, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# run this file with: dc_shell-xg-t -f dcopt.tcl | tee dcopt.out
#KashifInayatScript-INU
#DesignCompiler-Synopsys
set search_path [list .]
.
set edk_home /soc/vlsi/PDK/SAED32_EDK_01132015/
/soc/vlsi/PDK/SAED32_EDK_01132015/
set io_dir $edk_home/lib/io_std
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std
set pll_dir $edk_home/lib/pll
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll
set stdcell_dir $edk_home/lib/stdcell_hvt
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt
## Setup DB
set io_db_dir $io_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm
set pll_db_dir $pll_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm
set stdcell_db_dir $stdcell_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library "*  $stdcell_db_dir/saed32hvt_ss0p95v125c.db   $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db  $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db     $synthetic_library"
*  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db     dw_foundation.sldb
set target_library "  $stdcell_db_dir/saed32hvt_ss0p95v125c.db  $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db   $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db  "
  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db  
## Setup DB Done
#aet bitwidth 8
read_file -f verilog ../v_file/top.v
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/usr/local/packages/synopsys/dc/syn/Q-2019.12-SP5-5/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/packages/synopsys/dc/syn/Q-2019.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys/dc/syn/Q-2019.12-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Loading verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/top.v

Inferred memory devices in process
	in routine top line 19 in file
		'/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| multiplicand_r_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  multiplier_r_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| final_result_r_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/top.db:top'
Loaded 1 design.
Current design is 'top'.
top
read_file -f verilog ../v_file/adder_3M.v
Loading verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/adder_3M.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/adder_3M.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/adder3M.db:adder3M'
Loaded 1 design.
Current design is 'adder3M'.
adder3M
read_file -f verilog ../v_file/booth.v
Loading verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/booth.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/booth.v
Presto compilation completed successfully.
Current design is now '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/booth.db:booth'
Loaded 1 design.
Current design is 'booth'.
booth
read_file -f verilog ../v_file/cra.v
Loading verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/cra.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/cra.v
Presto compilation completed successfully.
Current design is now '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/cra.db:cra'
Loaded 1 design.
Current design is 'cra'.
cra
read_file -f verilog ../v_file/full_adder.v
Loading verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/full_adder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/full_adder.v
Presto compilation completed successfully.
Current design is now '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/full_adder.db:full_adder'
Loaded 1 design.
Current design is 'full_adder'.
full_adder
read_file -f verilog ../v_file/half_adder.v
Loading verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/half_adder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/half_adder.v
Presto compilation completed successfully.
Current design is now '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/half_adder.db:half_adder'
Loaded 1 design.
Current design is 'half_adder'.
half_adder
read_file -f verilog ../v_file/partial_product.v
Loading verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v
Warning:  /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v:16: the undeclared symbol 'M1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v:17: the undeclared symbol 'M2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v:18: the undeclared symbol 'M3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v:19: the undeclared symbol 'M4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v:21: the undeclared symbol 'N' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.v:22: the undeclared symbol 'N_Z' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/titan/thkim/work/booth3_mult_signed_8x8/v_file/partial_product.db:partial_product'
Loaded 1 design.
Current design is 'partial_product'.
partial_product
#read_file -f verilog ./topdelay2s.v
set reports_dir reports
reports
set final_reports_dir final_reports
final_reports
if { ! [ file exists $reports_dir ] } {
         file mkdir $reports_dir
}
if { ! [ file exists $final_reports_dir ] } { 
         file mkdir $final_reports_dir 
} 
if { ! [ file exists designs] } {
         file mkdir designs
}
#set_dont_retime [get_cell s1*]
#set_dont_retime [get_cell d1*]
#set_dont_retime [get_cell t1*]
#set_dont_retime [get_cell q1*]
#set_dont_retime [get_cell n1*]
#set_dont_retime [get_cell my1*]
#set_dont_retime [get_cell tmy1*]
#set_dont_retime [get_cell product1*]
#set_register_type -exact [get_cells s1*] -flip_flop DFFX1_HVT
#set_register_type -exact [get_cells d1*] -flip_flop DFFX1_HVT
#set_register_type -exact [get_cells t1*] -flip_flop DFFX1_HVT
#set_register_type -exact [get_cells q1*] -flip_flop DFFX1_HVT
#set_register_type -exact [get_cells n1*] -flip_flop DFFX1_HVT
#set_register_type -exact [get_cells my1*] -flip_flop DFFX1_HVT
#set_register_type -exact [get_cells tmy1*] -flip_flop DFFX1_HVT
#set_register_type -exact [get_cells product1*] -flip_flop DFFX1_HVT
set current_design booth
booth
ungroup -all -flatten
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'cra' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'partial_product' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'partial_product' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'partial_product' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'full_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'half_adder' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'adder3M' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating graph... (UID-83)
Information: Timing loop detected. (OPT-150)
	adder3M/f7/C8/B adder3M/f7/C8/Z 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'adder3M/f7/C8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'adder3M/f7/C8'
         to break a timing loop. (OPT-314)
1
set current_design top
top
set target_clock_period 2.44
2.44
create_clock CLK -period $target_clock_period
1
set_input_delay 0 -clock CLK [all_inputs]
1
remove_input_delay [get_ports "CLK RST"]
1
set_output_delay 0 -clock CLK [all_outputs]
1
#set compile_disable_hierarchical_inverter_opt true
#optimize_registers
compile_ultra -gate_clock -no_autoungroup 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.5 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)

  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32pll_ss0p95v125c_2p25v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32io_fc_ss0p95v125c_2p25v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'booth'
  Processing 'top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	booth0/U263/A2 booth0/U263/Y 
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'booth0/U263'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'booth0/U263'
         to break a timing loop. (OPT-314)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design booth, since there are no registers. (PWR-806)
Information: Performing clock-gating on design top. (PWR-730)
Information: Timing loop detected. (OPT-150)
	booth0/U263/A2 booth0/U263/Y 
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'booth0/U263'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'booth0/U263'
         to break a timing loop. (OPT-314)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'booth'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    1466.7      0.53       2.2       2.1                           29551748.0000
    0:00:10    1466.7      0.53       2.2       2.1                           29551748.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:10    1429.6      0.77       3.5       0.0                           22895644.0000
    0:00:12    1517.0      0.36       1.4       0.4                           25437780.0000
    0:00:12    1517.0      0.36       1.4       0.4                           25437780.0000
    0:00:12    1518.3      0.36       1.4       0.4                           25491980.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%
    0:00:12    1508.6      0.36       1.3       0.0                           25271842.0000
    0:00:13    1504.8      0.39       1.5       0.0                           25228312.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:13    1461.1      0.39       1.4       0.0                           23976424.0000
    0:00:13    1460.8      0.39       1.4       0.0                           23948276.0000
    0:00:13    1460.8      0.39       1.4       0.0                           23948276.0000
    0:00:13    1450.7      0.39       1.3       0.0                           23574024.0000
    0:00:13    1450.7      0.39       1.3       0.0                           23574024.0000
    0:00:17    1527.4      0.28       0.9       0.0                           25871130.0000
    0:00:18    1527.4      0.28       0.9       0.0                           25871130.0000
    0:00:18    1528.2      0.27       0.8       0.0                           25985500.0000
    0:00:18    1528.2      0.27       0.8       0.0                           25985500.0000
    0:00:25    1616.1      0.21       0.5       2.5                           29142176.0000
    0:00:25    1616.1      0.21       0.5       2.5                           29142176.0000
    0:00:28    1617.9      0.19       0.4       1.7                           29220866.0000
    0:00:28    1617.9      0.19       0.4       1.7                           29220866.0000
    0:00:31    1614.1      0.18       0.4       1.7                           29079018.0000
    0:00:31    1614.1      0.18       0.4       1.7                           29079018.0000
    0:00:33    1618.6      0.17       0.4       1.7                           29190990.0000
    0:00:33    1618.6      0.17       0.4       1.7                           29190990.0000
    0:00:35    1625.0      0.17       0.4       1.7                           29439076.0000
    0:00:35    1625.0      0.17       0.4       1.7                           29439076.0000
    0:00:36    1629.1      0.15       0.3       1.7                           29367022.0000
    0:00:36    1629.1      0.15       0.3       1.7                           29367022.0000
    0:00:38    1634.7      0.15       0.3       1.7                           29469478.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:38    1634.7      0.15       0.3       1.7                           29469478.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:39    1649.1      0.11       0.2       0.0 final_result_r_reg[14]/D  29448432.0000
    0:00:39    1648.9      0.11       0.2       0.0                           29384528.0000
    0:00:40    1647.9      0.11       0.2       0.0                           29408686.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:40    1647.9      0.11       0.2       0.0                           29408686.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:42    1545.7      0.10       0.2       0.0                           25604896.0000
    0:00:46    1583.8      0.09       0.2       0.0                           27272182.0000
    0:00:46    1583.8      0.09       0.2       0.0                           27272182.0000
    0:00:46    1572.9      0.09       0.2       0.0                           26463994.0000
    0:00:46    1572.9      0.09       0.2       0.0                           26463994.0000
    0:01:13    1573.9      0.09       0.2       0.0                           26637532.0000
    0:01:13    1573.9      0.09       0.2       0.0                           26637532.0000
    0:01:13    1573.7      0.09       0.2       0.0                           26622612.0000
    0:01:13    1573.7      0.09       0.2       0.0                           26622612.0000
    0:01:39    1573.7      0.09       0.2       0.0                           26622612.0000
    0:01:39    1573.7      0.09       0.2       0.0                           26622612.0000
    0:01:39    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:39    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:41    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:41    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:41    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:41    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:42    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:42    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:42    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:42    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:44    1572.6      0.09       0.2       0.0                           26557350.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:44    1572.6      0.09       0.2       0.0                           26557350.0000
    0:01:44    1510.9      0.15       0.3       0.0                           23533846.0000
    0:01:44    1516.0      0.10       0.2       0.0                           23928254.0000
    0:01:44    1516.0      0.10       0.2       0.0                           23928254.0000
    0:01:44    1515.5      0.10       0.2       0.0                           24217178.0000
    0:01:45    1517.2      0.06       0.1       0.0                           23920912.0000
    0:01:46    1529.2      0.05       0.1       0.0                           24424974.0000
    0:01:46    1529.2      0.05       0.1       0.0                           24424974.0000
    0:01:46    1529.2      0.05       0.1       0.0                           24424974.0000
    0:01:46    1529.2      0.05       0.1       0.0                           24424974.0000
    0:01:46    1529.2      0.05       0.1       0.0                           24424974.0000
    0:01:46    1521.1      0.05       0.1       0.0                           23450866.0000
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_qor > $reports_dir/qor_report.txt
report_constraint -all_violators > $reports_dir/violator_report.txt
report_register -level_sensitive > $reports_dir/latch_report.txt
report_clock_gating > $reports_dir/clock_gating.txt
report_area
 
****************************************
Report : area
Design : top
Version: Q-2019.12-SP5-5
Date   : Mon Feb  7 11:38:44 2022
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                           68
Number of nets:                           626
Number of cells:                          577
Number of combinational cells:            541
Number of sequential cells:                32
Number of macros/black boxes:               0
Number of buf/inv:                        140
Number of references:                       6

Combinational area:               1305.283593
Buf/Inv area:                      192.641153
Noncombinational area:             215.768262
Macro/Black Box area:                0.000000
Net Interconnect area:             239.975614

Total cell area:                  1521.051855
Total area:                       1761.027469
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: Q-2019.12-SP5-5
Date   : Mon Feb  7 11:38:44 2022
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: multiplicand_r_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: final_result_r_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p95v125c
  booth              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_r_reg[0]/CLK (DFFX1_HVT)                   0.00       0.00 r
  multiplicand_r_reg[0]/QN (DFFX1_HVT)                    0.16       0.16 r
  U6/Y (INVX1_HVT)                                        0.04       0.20 f
  booth0/x[0] (booth)                                     0.00       0.20 f
  booth0/U510/Y (OA21X1_HVT)                              0.10       0.31 f
  booth0/intadd_0/U6/S (FADDX1_HVT)                       0.20       0.50 r
  booth0/U343/Y (AO21X1_HVT)                              0.13       0.63 r
  booth0/U413/Y (XOR2X2_HVT)                              0.14       0.77 f
  booth0/U402/Y (OAI22X1_HVT)                             0.10       0.87 r
  booth0/U399/Y (AND2X1_HVT)                              0.07       0.94 r
  booth0/U453/Y (AO21X1_HVT)                              0.07       1.01 r
  booth0/U186/Y (OA21X1_HVT)                              0.11       1.11 r
  booth0/U293/Y (OAI22X1_HVT)                             0.12       1.23 f
  booth0/U380/Y (AO21X1_HVT)                              0.10       1.33 f
  booth0/U178/Y (INVX1_HVT)                               0.03       1.36 r
  booth0/U176/Y (OA22X1_HVT)                              0.11       1.47 r
  booth0/U175/Y (XOR2X2_HVT)                              0.15       1.62 f
  booth0/U174/Y (OR2X1_HVT)                               0.07       1.69 f
  booth0/U58/Y (NAND2X0_HVT)                              0.04       1.73 r
  booth0/U158/Y (AO21X1_HVT)                              0.12       1.86 r
  booth0/U156/Y (INVX1_HVT)                               0.04       1.89 f
  booth0/U159/Y (NAND2X0_HVT)                             0.06       1.95 r
  booth0/U319/Y (NAND3X0_HVT)                             0.07       2.02 f
  booth0/U33/Y (AND2X1_HVT)                               0.09       2.11 f
  booth0/U32/Y (AO21X1_HVT)                               0.07       2.18 f
  booth0/U59/Y (XOR3X2_HVT)                               0.21       2.40 r
  booth0/final_result[14] (booth)                         0.00       2.40 r
  final_result_r_reg[14]/D (DFFX1_HVT)                    0.00       2.40 r
  data arrival time                                                  2.40

  clock CLK (rise edge)                                   2.44       2.44
  clock network delay (ideal)                             0.00       2.44
  final_result_r_reg[14]/CLK (DFFX1_HVT)                  0.00       2.44 r
  library setup time                                     -0.10       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
report_power -hier > $reports_dir/power.txt
report_area > $final_reports_dir/area.txt
report_register > $final_reports_dir/register.txt
report_timing > $final_reports_dir/timing.txt
set current_design booth
booth
#compile_ultra -gate_clock -no_autoungroup 
#To write the netlist based on synthsis
write_file -f verilog -hier -output designs/booth_netlist.v
Writing verilog file '/home/titan/thkim/work/booth3_mult_signed_8x8/dc_synthesis/designs/booth_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -f ddc -hier -output designs/booth_netlist.ddc
Writing ddc file 'designs/booth_netlist.ddc'.
1
1
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Memory usage for this session 180 Mbytes.
Memory usage for this session including child processes 180 Mbytes.
CPU usage for this session 114 seconds ( 0.03 hours ).
Elapsed time for this session 124 seconds ( 0.03 hours ).

Thank you...
