INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/isaac/Desktop/6to Semestre/Sistemas embebidos/AES-EM18/Decryption/AddRoundKey/AddRoundKey.sim/sim_1/synth/func/xsim/AddRoundKey_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/isaac/Desktop/6to Semestre/Sistemas embebidos/AES-EM18/Decryption/AddRoundKey/AddRoundKey.srcs/sim_1/new/AddRoundKey_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey_tb
