--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/LabView User/Documents/ztaotest/Aurora/zttest/prj/cornell_v0_tao2/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o
glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78775 paths analyzed, 6362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.922ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (SLICE_X79Y99.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (1.430 - 1.541)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y118.AQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X105Y93.B4     net (fanout=6)        2.441   system/rst_mac
    SLICE_X105Y93.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X92Y113.A5     net (fanout=111)      1.434   system/ipb_rst<3>
    SLICE_X92Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X95Y108.D5     net (fanout=1)        0.476   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CE      net (fanout=4)        1.236   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (0.859ns logic, 5.587ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.844 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y105.AQ     Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A5     net (fanout=4)        0.338   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X88Y111.D2     net (fanout=13)       1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X88Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen10
    SLICE_X97Y113.A2     net (fanout=2)        1.057   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
    SLICE_X97Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mmux_state[3]_txd[7]_wide_mux_26_OUT24
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X96Y113.A1     net (fanout=1)        0.612   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X96Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X95Y108.D6     net (fanout=6)        0.419   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CE      net (fanout=4)        1.236   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (0.995ns logic, 4.688ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.844 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y105.AQ     Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A5     net (fanout=4)        0.338   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X102Y112.D2    net (fanout=13)       1.642   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X102Y112.D     Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen2
    SLICE_X97Y112.C2     net (fanout=2)        0.721   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
    SLICE_X97Y112.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_txlen<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X96Y113.A5     net (fanout=1)        0.304   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X96Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X95Y108.D6     net (fanout=6)        0.419   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CE      net (fanout=4)        1.236   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (0.995ns logic, 4.660ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (SLICE_X79Y99.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (1.430 - 1.541)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y118.AQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X105Y93.B4     net (fanout=6)        2.441   system/rst_mac
    SLICE_X105Y93.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X92Y113.A5     net (fanout=111)      1.434   system/ipb_rst<3>
    SLICE_X92Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X95Y108.D5     net (fanout=1)        0.476   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CE      net (fanout=4)        1.236   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (0.859ns logic, 5.587ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.844 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y105.AQ     Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A5     net (fanout=4)        0.338   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X88Y111.D2     net (fanout=13)       1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X88Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen10
    SLICE_X97Y113.A2     net (fanout=2)        1.057   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
    SLICE_X97Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mmux_state[3]_txd[7]_wide_mux_26_OUT24
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X96Y113.A1     net (fanout=1)        0.612   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X96Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X95Y108.D6     net (fanout=6)        0.419   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CE      net (fanout=4)        1.236   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (0.995ns logic, 4.688ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.844 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y105.AQ     Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A5     net (fanout=4)        0.338   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X102Y112.D2    net (fanout=13)       1.642   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X102Y112.D     Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen2
    SLICE_X97Y112.C2     net (fanout=2)        0.721   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
    SLICE_X97Y112.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_txlen<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X96Y113.A5     net (fanout=1)        0.304   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X96Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X95Y108.D6     net (fanout=6)        0.419   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CE      net (fanout=4)        1.236   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (0.995ns logic, 4.660ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5 (SLICE_X79Y100.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (1.430 - 1.541)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y118.AQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X105Y93.B4     net (fanout=6)        2.441   system/rst_mac
    SLICE_X105Y93.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X92Y113.A5     net (fanout=111)      1.434   system/ipb_rst<3>
    SLICE_X92Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X95Y108.D5     net (fanout=1)        0.476   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y100.CE     net (fanout=4)        1.103   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y100.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.313ns (0.859ns logic, 5.454ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.550ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.844 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y105.AQ     Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A5     net (fanout=4)        0.338   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X88Y111.D2     net (fanout=13)       1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X88Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen10
    SLICE_X97Y113.A2     net (fanout=2)        1.057   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
    SLICE_X97Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mmux_state[3]_txd[7]_wide_mux_26_OUT24
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X96Y113.A1     net (fanout=1)        0.612   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X96Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X95Y108.D6     net (fanout=6)        0.419   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y100.CE     net (fanout=4)        1.103   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y100.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      5.550ns (0.995ns logic, 4.555ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.522ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.844 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y105.AQ     Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A5     net (fanout=4)        0.338   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X86Y105.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X102Y112.D2    net (fanout=13)       1.642   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X102Y112.D     Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen2
    SLICE_X97Y112.C2     net (fanout=2)        0.721   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
    SLICE_X97Y112.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_txlen<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X96Y113.A5     net (fanout=1)        0.304   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X96Y113.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X95Y108.D6     net (fanout=6)        0.419   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X95Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y100.CE     net (fanout=4)        1.103   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y100.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      5.522ns (0.995ns logic, 4.527ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y16.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_1 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.544 - 0.398)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_1 to system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y83.CQ         Tcko                  0.098   system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer<0>
                                                          system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_1
    RAMB36_X5Y16.DIADI1     net (fanout=1)        0.262   system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer<1>
    RAMB36_X5Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.162ns (-0.100ns logic, 0.262ns route)
                                                          (-61.7% logic, 161.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y16.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_6 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.544 - 0.396)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_6 to system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y84.BQ         Tcko                  0.098   system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer<4>
                                                          system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_6
    RAMB36_X5Y16.DIADI6     net (fanout=1)        0.264   system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer<6>
    RAMB36_X5Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.164ns (-0.100ns logic, 0.264ns route)
                                                          (-61.0% logic, 161.0% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/txbuf/Mram_packet_len_fifo1_RAMA (SLICE_X96Y112.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/txbuf/packet_len_wp_1 (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/txbuf/Mram_packet_len_fifo1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.431 - 0.399)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/txbuf/packet_len_wp_1 to system/eth_B.fmc2_ipb_ctrl/txbuf/Mram_packet_len_fifo1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y112.BQ     Tcko                  0.098   system/eth_B.fmc2_ipb_ctrl/txbuf/packet_len_wp<1>
                                                       system/eth_B.fmc2_ipb_ctrl/txbuf/packet_len_wp_1
    SLICE_X96Y112.D2     net (fanout=4)        0.229   system/eth_B.fmc2_ipb_ctrl/txbuf/packet_len_wp<1>
    SLICE_X96Y112.CLK    Tah         (-Th)     0.279   system/eth_B.fmc2_ipb_ctrl/txbuf/_n0138<5>
                                                       system/eth_B.fmc2_ipb_ctrl/txbuf/Mram_packet_len_fifo1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.048ns (-0.181ns logic, 0.229ns route)
                                                       (-377.1% logic, 477.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4604 paths analyzed, 517 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16 (SLICE_X75Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.386ns (Levels of Logic = 1)
  Clock Path Skew:      -3.095ns (0.171 - 3.266)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y9.CQ       Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT
    SLICE_X68Y16.A5      net (fanout=1)        0.838   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.962ns logic, 2.424ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      -2.099ns (0.171 - 2.270)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y16.CQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT
    SLICE_X68Y16.A3      net (fanout=1)        1.002   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.962ns logic, 2.588ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Clock Path Skew:      -2.078ns (0.171 - 2.249)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y14.CQ      Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT
    SLICE_X68Y16.A4      net (fanout=1)        0.926   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_16
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.918ns logic, 2.512ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (SLICE_X75Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.386ns (Levels of Logic = 1)
  Clock Path Skew:      -3.095ns (0.171 - 3.266)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y9.CQ       Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT
    SLICE_X68Y16.A5      net (fanout=1)        0.838   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.962ns logic, 2.424ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      -2.099ns (0.171 - 2.270)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y16.CQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT
    SLICE_X68Y16.A3      net (fanout=1)        1.002   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.962ns logic, 2.588ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Clock Path Skew:      -2.078ns (0.171 - 2.249)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y14.CQ      Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT
    SLICE_X68Y16.A4      net (fanout=1)        0.926   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.918ns logic, 2.512ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (SLICE_X75Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.386ns (Levels of Logic = 1)
  Clock Path Skew:      -3.095ns (0.171 - 3.266)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y9.CQ       Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_cir_fifo_i/DOUT
    SLICE_X68Y16.A5      net (fanout=1)        0.838   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_sp_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.962ns logic, 2.424ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      -2.099ns (0.171 - 2.270)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y16.CQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_cir_fifo_i/DOUT
    SLICE_X68Y16.A3      net (fanout=1)        1.002   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.962ns logic, 2.588ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Clock Path Skew:      -2.078ns (0.171 - 2.249)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y14.CQ      Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_comb_i
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_cir_fifo_i/DOUT
    SLICE_X68Y16.A4      net (fanout=1)        0.926   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_spa_comb_i
    SLICE_X68Y16.A       Tilo                  0.068   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o1
    SLICE_X75Y34.SR      net (fanout=5)        1.586   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/rx_cc_comb_i_rx_spa_comb_i_OR_825_o
    SLICE_X75Y34.CLK     Tsrck                 0.513   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.918ns logic, 2.512ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X61Y117.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y117.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X61Y117.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X61Y117.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X63Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y114.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X63Y114.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_0
    SLICE_X63Y114.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_11 (SLICE_X62Y116.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.BQ     Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X62Y116.D6     net (fanout=22)       0.082   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X62Y116.CLK    Tah         (-Th)     0.057   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT31
                                                       system/cdce_synch/cdce_control.timer_11
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP 
"system_glib_pll_clkout1"         TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP "system_glib_pll_clkout1"
        TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X57Y51.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72400 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.079ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X43Y83.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.718ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X61Y83.D2      net (fanout=4)        0.617   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y83.SR      net (fanout=15)       2.034   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.718ns (1.825ns logic, 10.893ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_11 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.695ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.381 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_11 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_11
    SLICE_X60Y86.D4      net (fanout=5)        1.154   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X60Y86.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C2      net (fanout=2)        0.482   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y83.SR      net (fanout=15)       2.034   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.695ns (1.781ns logic, 10.914ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.644ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.381 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y83.D1      net (fanout=5)        0.587   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y83.SR      net (fanout=15)       2.034   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.644ns (1.781ns logic, 10.863ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X43Y83.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.718ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X61Y83.D2      net (fanout=4)        0.617   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y83.SR      net (fanout=15)       2.034   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.718ns (1.825ns logic, 10.893ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_11 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.695ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.381 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_11 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_11
    SLICE_X60Y86.D4      net (fanout=5)        1.154   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X60Y86.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C2      net (fanout=2)        0.482   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y83.SR      net (fanout=15)       2.034   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.695ns (1.781ns logic, 10.914ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.644ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.381 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y83.D1      net (fanout=5)        0.587   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y83.SR      net (fanout=15)       2.034   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.644ns (1.781ns logic, 10.863ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X38Y83.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.583ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.380 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X61Y83.D2      net (fanout=4)        0.617   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y83.SR      net (fanout=15)       1.899   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.583ns (1.825ns logic, 10.758ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_11 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.560ns (Levels of Logic = 10)
  Clock Path Skew:      -0.158ns (2.380 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_11 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_11
    SLICE_X60Y86.D4      net (fanout=5)        1.154   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X60Y86.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C2      net (fanout=2)        0.482   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y83.SR      net (fanout=15)       1.899   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.560ns (1.781ns logic, 10.779ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.509ns (Levels of Logic = 10)
  Clock Path Skew:      -0.158ns (2.380 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y83.D1      net (fanout=5)        0.587   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.D3      net (fanout=39)       0.353   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y88.DMUX    Tilo                  0.190   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y91.B4      net (fanout=1)        1.192   system/ipb_fabric/N36
    SLICE_X60Y91.B       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C2      net (fanout=33)       0.603   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y91.C       Tilo                  0.068   tclkb_dr_en_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y112.B2     net (fanout=4)        2.319   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y112.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y112.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y112.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X33Y109.D1     net (fanout=7)        0.715   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X33Y109.D      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y83.SR      net (fanout=15)       1.899   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.509ns (1.781ns logic, 10.728ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_17 (SLICE_X22Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.420 - 0.387)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 to system/sram2_if/bist/prbsPatterGenerator/pdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y97.AQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<29>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_17
    SLICE_X22Y97.BX      net (fanout=1)        0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<17>
    SLICE_X22Y97.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<19>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_17
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/write_rr (SLICE_X28Y113.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/write_rrr (FF)
  Destination:          system/sram2_if/bist/write_rr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/write_rrr to system/sram2_if/bist/write_rr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y113.AQ     Tcko                  0.098   system/sram2_if/bist/write_rrr
                                                       system/sram2_if/bist/write_rrr
    SLICE_X28Y113.CX     net (fanout=1)        0.092   system/sram2_if/bist/write_rrr
    SLICE_X28Y113.CLK    Tckdi       (-Th)     0.089   system/sram2_if/bist/write_rr
                                                       system/sram2_if/bist/write_rr
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.counter_1 (SLICE_X32Y112.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.counter_0 to system/sram2_if/sramInterface/control_process.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.115   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/control_process.counter_0
    SLICE_X32Y112.A5     net (fanout=6)        0.077   system/sram2_if/sramInterface/control_process.counter<0>
    SLICE_X32Y112.CLK    Tah         (-Th)     0.101   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/Mmux_control_process.readState[1]_X_63_o_wide_mux_29_OUT21
                                                       system/sram2_if/sramInterface/control_process.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.014ns logic, 0.077ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP 
"system_glib_pll_clkout1_0"         TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 202021 paths analyzed, 11734 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.344ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (SLICE_X70Y87.B1), 781 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 12)
  Clock Path Skew:      -0.048ns (1.475 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y95.AQ      Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X76Y92.A1      net (fanout=11)       1.028   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X76Y92.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X76Y90.A1      net (fanout=1)        0.615   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X76Y90.AMUX    Tilo                  0.223   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X75Y88.D1      net (fanout=5)        0.871   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X75Y88.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X68Y80.A5      net (fanout=4)        0.784   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X68Y80.COUT    Topcya                0.410   xpoint1_s30_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X68Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X68Y81.COUT    Tbyp                  0.078   xpoint1_s20_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X68Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X68Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X68Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X68Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X68Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X68Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X68Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X68Y85.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/rx/ready_d
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X68Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X68Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X68Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X68Y87.BMUX    Tcinb                 0.276   system/regs_from_ipbus<4><4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X70Y87.B1      net (fanout=1)        0.719   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X70Y87.CLK     Tas                   0.028   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (2.156ns logic, 4.017ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.090ns (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (1.475 - 1.535)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y92.AMUX    Tshcko                1.478   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X76Y90.A1      net (fanout=1)        0.615   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X76Y90.AMUX    Tilo                  0.223   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X75Y88.D1      net (fanout=5)        0.871   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X75Y88.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X68Y80.A5      net (fanout=4)        0.784   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X68Y80.COUT    Topcya                0.410   xpoint1_s30_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X68Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X68Y81.COUT    Tbyp                  0.078   xpoint1_s20_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X68Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X68Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X68Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X68Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X68Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X68Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X68Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X68Y85.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/rx/ready_d
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X68Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X68Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X68Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X68Y87.BMUX    Tcinb                 0.276   system/regs_from_ipbus<4><4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X70Y87.B1      net (fanout=1)        0.719   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X70Y87.CLK     Tas                   0.028   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.090ns (3.101ns logic, 2.989ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.101ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (1.475 - 1.522)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y92.C       Tshcko                1.355   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP
    SLICE_X76Y88.B2      net (fanout=1)        0.889   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
    SLICE_X76Y88.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<9>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata301
    SLICE_X73Y86.D1      net (fanout=3)        0.803   system/eth_B.fmc2_ipb_ctrl/moti_rdata<7>
    SLICE_X73Y86.D       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data301
    SLICE_X68Y81.D1      net (fanout=18)       1.049   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
    SLICE_X68Y81.COUT    Topcyd                0.319   xpoint1_s20_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X68Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X68Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X68Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X68Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X68Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X68Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X68Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X68Y85.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/rx/ready_d
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X68Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X68Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X68Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X68Y87.BMUX    Tcinb                 0.276   system/regs_from_ipbus<4><4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X70Y87.B1      net (fanout=1)        0.719   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X70Y87.CLK     Tas                   0.028   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.101ns (2.641ns logic, 3.460ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31 (SLICE_X62Y87.CIN), 729 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 11)
  Clock Path Skew:      -0.023ns (1.500 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y95.AQ      Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X76Y92.A1      net (fanout=11)       1.028   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X76Y92.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X76Y90.A1      net (fanout=1)        0.615   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X76Y90.AMUX    Tilo                  0.223   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X75Y88.D1      net (fanout=5)        0.871   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X75Y88.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X62Y80.A2      net (fanout=4)        1.617   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X62Y80.COUT    Topcya                0.409   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<15>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<19>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CLK     Tcinck                0.193   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_xor<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (2.044ns logic, 4.131ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (1.500 - 1.535)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y92.AMUX    Tshcko                1.478   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X76Y90.A1      net (fanout=1)        0.615   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X76Y90.AMUX    Tilo                  0.223   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X75Y88.D1      net (fanout=5)        0.871   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X75Y88.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X62Y80.A2      net (fanout=4)        1.617   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X62Y80.COUT    Topcya                0.409   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<15>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<19>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CLK     Tcinck                0.193   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_xor<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31
    -------------------------------------------------  ---------------------------
    Total                                      6.092ns (2.989ns logic, 3.103ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (1.500 - 1.535)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y92.BMUX    Tshcko                1.492   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X76Y90.C2      net (fanout=1)        0.601   system/eth_B.fmc2_ipb_ctrl/packet_req_len<2>
    SLICE_X76Y90.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X72Y86.D2      net (fanout=5)        0.955   system/eth_B.fmc2_ipb_ctrl/moti_rdata<2>
    SLICE_X72Y86.D       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X62Y80.C2      net (fanout=5)        1.425   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<2>
    SLICE_X62Y80.COUT    Topcyc                0.338   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_lut<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<15>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<19>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CLK     Tcinck                0.193   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_xor<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_31
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (2.627ns logic, 2.981ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (SLICE_X62Y87.CIN), 729 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 11)
  Clock Path Skew:      -0.023ns (1.500 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y95.AQ      Tcko                  0.337   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X76Y92.A1      net (fanout=11)       1.028   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X76Y92.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X76Y90.A1      net (fanout=1)        0.615   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X76Y90.AMUX    Tilo                  0.223   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X75Y88.D1      net (fanout=5)        0.871   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X75Y88.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X62Y80.A2      net (fanout=4)        1.617   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X62Y80.COUT    Topcya                0.409   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<15>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<19>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CLK     Tcinck                0.153   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_xor<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (2.004ns logic, 4.131ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (1.500 - 1.535)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y92.AMUX    Tshcko                1.478   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X76Y90.A1      net (fanout=1)        0.615   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X76Y90.AMUX    Tilo                  0.223   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X75Y88.D1      net (fanout=5)        0.871   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X75Y88.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X62Y80.A2      net (fanout=4)        1.617   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X62Y80.COUT    Topcya                0.409   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<15>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<19>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CLK     Tcinck                0.153   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_xor<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (2.949ns logic, 3.103ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (1.500 - 1.535)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y92.BMUX    Tshcko                1.492   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X76Y90.C2      net (fanout=1)        0.601   system/eth_B.fmc2_ipb_ctrl/packet_req_len<2>
    SLICE_X76Y90.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X72Y86.D2      net (fanout=5)        0.955   system/eth_B.fmc2_ipb_ctrl/moti_rdata<2>
    SLICE_X72Y86.D       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X62Y80.C2      net (fanout=5)        1.425   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<2>
    SLICE_X62Y80.COUT    Topcyc                0.338   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_lut<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<3>
    SLICE_X62Y81.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<11>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<15>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<19>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/ipb_from_masters[3]_ipb_addr<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_cy<27>
    SLICE_X62Y87.CLK     Tcinck                0.153   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mcount_addr_xor<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (2.587ns logic, 2.981ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y19.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.802 - 0.637)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y105.AQ            Tcko                  0.098   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.ADDRARDADDRL14 net (fanout=4)        0.545   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.546ns (0.001ns logic, 0.545ns route)
                                                              (0.2% logic, 99.8% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y19.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.802 - 0.637)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y105.AQ            Tcko                  0.098   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.ADDRARDADDRU14 net (fanout=4)        0.546   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.547ns (0.001ns logic, 0.546ns route)
                                                              (0.2% logic, 99.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9 (SLICE_X83Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.708 - 0.603)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y40.BQ      Tcko                  0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9
    SLICE_X83Y39.BX      net (fanout=3)        0.100   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>
    SLICE_X83Y39.CLK     Tckdi       (-Th)     0.076   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<9>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62566 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.374ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_32 (SLICE_X41Y68.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.491 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X61Y83.D2      net (fanout=4)        0.617   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     11.123ns (1.629ns logic, 9.494ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_11 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.100ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_11 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_11
    SLICE_X60Y86.D4      net (fanout=5)        1.154   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X60Y86.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C2      net (fanout=2)        0.482   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     11.100ns (1.585ns logic, 9.515ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.049ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y83.D1      net (fanout=5)        0.587   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     11.049ns (1.585ns logic, 9.464ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_33 (SLICE_X41Y68.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.491 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram1_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X61Y83.D2      net (fanout=4)        0.617   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     11.123ns (1.629ns logic, 9.494ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_11 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.100ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_11 to system/sram1_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_11
    SLICE_X60Y86.D4      net (fanout=5)        1.154   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X60Y86.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C2      net (fanout=2)        0.482   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     11.100ns (1.585ns logic, 9.515ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.049ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram1_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y83.D1      net (fanout=5)        0.587   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     11.049ns (1.585ns logic, 9.464ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_34 (SLICE_X41Y68.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.491 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X61Y83.D2      net (fanout=4)        0.617   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.123ns (1.629ns logic, 9.494ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_11 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.100ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_11 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_11
    SLICE_X60Y86.D4      net (fanout=5)        1.154   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X60Y86.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C2      net (fanout=2)        0.482   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o2
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.100ns (1.585ns logic, 9.515ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.049ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y83.D1      net (fanout=5)        0.587   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y83.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C1      net (fanout=2)        0.998   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/err_code<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X62Y90.B2      net (fanout=7)        0.980   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X62Y90.B       Tilo                  0.068   v6_cpld_5_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y88.C6      net (fanout=1)        0.490   system/ipb_fabric/N01
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_from_masters[3]_ipb_strobe
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D2      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B2      net (fanout=33)       0.754   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X63Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X63Y87.C5      net (fanout=4)        0.311   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X63Y87.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y49.D1      net (fanout=7)        2.214   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X50Y50.A4      net (fanout=7)        0.443   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X50Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=8)        1.523   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.049ns (1.585ns logic, 9.464ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_1 (SLICE_X56Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_1 (FF)
  Destination:          system/sram1_if/bist/addr_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_1 to system/sram1_if/bist/addr_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y42.BQ      Tcko                  0.115   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_1
    SLICE_X56Y39.BX      net (fanout=1)        0.140   system/sram1_if/bist/addr_rr<1>
    SLICE_X56Y39.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.026ns logic, 0.140ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_2 (SLICE_X56Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_2 (FF)
  Destination:          system/sram1_if/bist/addr_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_2 to system/sram1_if/bist/addr_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y42.CQ      Tcko                  0.115   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_2
    SLICE_X56Y39.CX      net (fanout=1)        0.140   system/sram1_if/bist/addr_rr<2>
    SLICE_X56Y39.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.026ns logic, 0.140ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_0 (SLICE_X56Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_0 (FF)
  Destination:          system/sram1_if/bist/addr_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_0 to system/sram1_if/bist/addr_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y42.AQ      Tcko                  0.115   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_0
    SLICE_X56Y39.AX      net (fanout=1)        0.141   system/sram1_if/bist/addr_rr<0>
    SLICE_X56Y39.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.026ns logic, 0.141ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X57Y51.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.179ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X73Y115.A5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.039ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.877 - 0.934)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y113.AQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X75Y114.B1     net (fanout=4)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X75Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X75Y114.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X75Y114.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D5     net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X73Y115.B5     net (fanout=2)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X73Y115.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X73Y115.A5     net (fanout=1)        0.307   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X73Y115.CLK    Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.849ns logic, 2.190ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.048ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.877 - 0.921)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y114.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X75Y114.B2     net (fanout=1)        0.641   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X75Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X75Y114.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X75Y114.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D5     net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X73Y115.B5     net (fanout=2)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X73Y115.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X73Y115.A5     net (fanout=1)        0.307   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X73Y115.CLK    Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (0.805ns logic, 2.243ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.909ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.877 - 0.921)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y114.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X75Y114.B3     net (fanout=1)        0.502   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X75Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X75Y114.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X75Y114.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D5     net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X73Y115.B5     net (fanout=2)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X73Y115.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X73Y115.A5     net (fanout=1)        0.307   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X73Y115.CLK    Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (0.805ns logic, 2.104ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X73Y115.A6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.877 - 0.934)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y113.AQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X75Y114.B1     net (fanout=4)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X75Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X75Y114.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X75Y114.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D5     net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X75Y115.C5     net (fanout=2)        0.310   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X75Y115.C      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X73Y115.A6     net (fanout=1)        0.348   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o1
    SLICE_X73Y115.CLK    Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.849ns logic, 2.104ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.962ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.877 - 0.921)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y114.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X75Y114.B2     net (fanout=1)        0.641   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X75Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X75Y114.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X75Y114.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D5     net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X75Y115.D      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X75Y115.C5     net (fanout=2)        0.310   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X75Y115.C      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X73Y115.A6     net (fanout=1)        0.348   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o1
    SLICE_X73Y115.CLK    Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.805ns logic, 2.157ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.847ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.877 - 0.931)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y109.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X75Y112.A3     net (fanout=1)        0.713   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<2>
    SLICE_X75Y112.A      Tilo                  0.068   system/i2c/u0/u2/error_rdack4
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X75Y114.C3     net (fanout=1)        0.464   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X75Y114.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X75Y114.A5     net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X75Y114.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X75Y115.C6     net (fanout=2)        0.345   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X75Y115.C      Tilo                  0.068   system/reg_i2c_reply<19>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X73Y115.A6     net (fanout=1)        0.348   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o1
    SLICE_X73Y115.CLK    Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.682ns logic, 2.165ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X61Y118.A5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.859ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.BQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X58Y117.B2     net (fanout=4)        0.612   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X58Y117.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y117.C5     net (fanout=1)        0.433   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X58Y117.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y118.B6     net (fanout=1)        0.256   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y118.B      Tilo                  0.068   system/icap_if/icapData_from_ioControl<10>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y118.B5     net (fanout=2)        0.446   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y118.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X61Y118.A5     net (fanout=1)        0.307   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X61Y118.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.805ns logic, 2.054ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.853ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X58Y117.B1     net (fanout=4)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X58Y117.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y117.C5     net (fanout=1)        0.433   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X58Y117.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y118.B6     net (fanout=1)        0.256   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y118.B      Tilo                  0.068   system/icap_if/icapData_from_ioControl<10>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y118.B5     net (fanout=2)        0.446   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y118.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X61Y118.A5     net (fanout=1)        0.307   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X61Y118.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (0.805ns logic, 2.048ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.830ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.909 - 0.971)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y117.CQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X58Y117.B3     net (fanout=1)        0.583   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X58Y117.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y117.C5     net (fanout=1)        0.433   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X58Y117.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y118.B6     net (fanout=1)        0.256   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y118.B      Tilo                  0.068   system/icap_if/icapData_from_ioControl<10>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y118.B5     net (fanout=2)        0.446   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y118.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X61Y118.A5     net (fanout=1)        0.307   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X61Y118.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.805ns logic, 2.025ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X74Y115.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y114.CQ     Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    SLICE_X74Y115.BI     net (fanout=4)        0.106   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<14>
    SLICE_X74Y115.CLK    Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.029ns logic, 0.106ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X57Y116.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y116.AQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X57Y116.A5     net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X57Y116.CLK    Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (SLICE_X57Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y117.AQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    SLICE_X57Y117.A5     net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>
    SLICE_X57Y117.CLK    Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>_rt
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_cy<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.271ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    29.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y86.CQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X79Y94.A2      net (fanout=380)      1.086   user_reset
    SLICE_X79Y94.AMUX    Tilo                  0.194   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y93.SR      net (fanout=2)        0.357   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y93.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.828ns logic, 1.443ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    29.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.DQ     Tcko                  0.381   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y94.A3      net (fanout=5)        0.784   system/regs_from_ipbus<11><12>
    SLICE_X79Y94.AMUX    Tilo                  0.182   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y93.SR      net (fanout=2)        0.357   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y93.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.860ns logic, 1.141ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  30.285ns (requirement - data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.715ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y86.CQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X79Y94.A2      net (fanout=380)      1.086   user_reset
    SLICE_X79Y94.A       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y93.CLK     net (fanout=2)        0.224   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.405ns logic, 1.310ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.543ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.DQ     Tcko                  0.381   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y94.A3      net (fanout=5)        0.784   system/regs_from_ipbus<11><12>
    SLICE_X79Y94.A       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y93.CLK     net (fanout=2)        0.224   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.449ns logic, 1.008ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.DQ     Tcko                  0.115   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y94.A3      net (fanout=5)        0.319   system/regs_from_ipbus<11><12>
    SLICE_X79Y94.AMUX    Tilo                  0.079   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y93.SR      net (fanout=2)        0.136   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y93.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.269ns logic, 0.455ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y86.CQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X79Y94.A2      net (fanout=380)      0.433   user_reset
    SLICE_X79Y94.AMUX    Tilo                  0.075   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y93.SR      net (fanout=2)        0.136   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y93.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.248ns logic, 0.569ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.561ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.DQ     Tcko                  0.115   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y94.A3      net (fanout=5)        0.319   system/regs_from_ipbus<11><12>
    SLICE_X79Y94.A       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y93.CLK     net (fanout=2)        0.093   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.149ns logic, 0.412ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.658ns (data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y86.CQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X79Y94.A2      net (fanout=380)      0.433   user_reset
    SLICE_X79Y94.A       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y93.CLK     net (fanout=2)        0.093   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.132ns logic, 0.526ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.922ns|            0|            0|            0|       415766|
| TS_clk125_2_n                 |      8.000ns|      6.922ns|      6.586ns|            0|            0|        78775|       336987|
|  TS_system_clk_31_25_C_from_gl|     32.000ns|     13.079ns|          N/A|            0|            0|        72400|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout1_0 |     32.000ns|     26.344ns|          N/A|            0|            0|       202021|            0|
|  TS_system_clk_31_25_B_from_gl|     32.000ns|     11.374ns|          N/A|            0|            0|        62566|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
| TS_system_clk_31_25_C_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout1    |     32.000ns|      2.500ns|      2.271ns|            0|            0|            0|            4|
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.271ns|          N/A|            0|            0|            4|            0|
| TS_system_clk_31_25_B_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.074ns|            0|            0|            0|         6526|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.074ns|            0|            0|         4604|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.179ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_1_p                  |      8.000ns|      1.538ns|      1.538ns|            0|            0|            0|            0|
| TS_clk125_1_n                 |      8.000ns|      1.538ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.079|    7.296|    6.863|    6.147|
clk125_2_p     |   13.079|    7.296|    6.863|    6.147|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.079|    7.296|    6.863|    6.147|
clk125_2_p     |   13.079|    7.296|    6.863|    6.147|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.516|         |         |         |
xpoint1_clk1_p |    6.516|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.516|         |         |         |
xpoint1_clk1_p |    6.516|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 422292 paths, 0 nets, and 27512 connections

Design statistics:
   Minimum period:  26.344ns{1}   (Maximum frequency:  37.959MHz)
   Maximum path delay from/to any node:   2.271ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 20 10:55:59 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 452 MB



