extern MeshHeader2 _HIDAN_room_2_meshHeader_00000170;
extern MeshEntry2 _HIDAN_room_2_meshDListEntry_0000017C[4];
extern Gfx _HIDAN_room_2_dlist_000094C0[];
extern Vtx_t _HIDAN_room_2_vertices_000092D0[23];
extern Vtx_t _HIDAN_room_2_vertices_00009440[8];
extern u64 _HIDAN_room_2_tex_0000E428[];
extern Gfx _HIDAN_room_2_dlist_00002A80[];
extern Vtx_t _HIDAN_room_2_vertices_000001C0[21];
extern Vtx_t _HIDAN_room_2_vertices_00000310[4];
extern Vtx_t _HIDAN_room_2_vertices_00000350[4];
extern Vtx_t _HIDAN_room_2_vertices_00000390[4];
extern Vtx_t _HIDAN_room_2_vertices_000003D0[4];
extern Vtx_t _HIDAN_room_2_vertices_00000410[4];
extern Vtx_t _HIDAN_room_2_vertices_00000450[4];
extern Vtx_t _HIDAN_room_2_vertices_00000490[4];
extern Vtx_t _HIDAN_room_2_vertices_000004D0[4];
extern Vtx_t _HIDAN_room_2_vertices_00000510[4];
extern Vtx_t _HIDAN_room_2_vertices_00000550[4];
extern Vtx_t _HIDAN_room_2_vertices_00000590[4];
extern Vtx_t _HIDAN_room_2_vertices_000005D0[8];
extern Vtx_t _HIDAN_room_2_vertices_00000650[8];
extern Vtx_t _HIDAN_room_2_vertices_000006D0[8];
extern Vtx_t _HIDAN_room_2_vertices_00000750[4];
extern Vtx_t _HIDAN_room_2_vertices_00000790[4];
extern Vtx_t _HIDAN_room_2_vertices_000007D0[4];
extern Vtx_t _HIDAN_room_2_vertices_00000810[4];
extern Vtx_t _HIDAN_room_2_vertices_00000850[4];
extern Vtx_t _HIDAN_room_2_vertices_00000890[4];
extern Vtx_t _HIDAN_room_2_vertices_000008D0[8];
extern Vtx_t _HIDAN_room_2_vertices_00000950[8];
extern Vtx_t _HIDAN_room_2_vertices_000009D0[4];
extern Vtx_t _HIDAN_room_2_vertices_00000A10[8];
extern Vtx_t _HIDAN_room_2_vertices_00000A90[4];
extern Vtx_t _HIDAN_room_2_vertices_00000AD0[3];
extern Vtx_t _HIDAN_room_2_vertices_00000B00[9];
extern Vtx_t _HIDAN_room_2_vertices_00000B90[5];
extern Vtx_t _HIDAN_room_2_vertices_00000BE0[9];
extern Vtx_t _HIDAN_room_2_vertices_00000C70[8];
extern Vtx_t _HIDAN_room_2_vertices_00000CF0[4];
extern Vtx_t _HIDAN_room_2_vertices_00000D30[12];
extern Vtx_t _HIDAN_room_2_vertices_00000DF0[10];
extern Vtx_t _HIDAN_room_2_vertices_00000E90[4];
extern Vtx_t _HIDAN_room_2_vertices_00000ED0[16];
extern Vtx_t _HIDAN_room_2_vertices_00000FD0[4];
extern Vtx_t _HIDAN_room_2_vertices_00001010[11];
extern Vtx_t _HIDAN_room_2_vertices_000010C0[8];
extern Vtx_t _HIDAN_room_2_vertices_00001140[18];
extern Vtx_t _HIDAN_room_2_vertices_00001260[10];
extern Vtx_t _HIDAN_room_2_vertices_00001300[7];
extern Vtx_t _HIDAN_room_2_vertices_00001370[3];
extern Vtx_t _HIDAN_room_2_vertices_000013A0[4];
extern Vtx_t _HIDAN_room_2_vertices_000013E0[9];
extern Vtx_t _HIDAN_room_2_vertices_00001470[3];
extern Vtx_t _HIDAN_room_2_vertices_000014A0[16];
extern Vtx_t _HIDAN_room_2_vertices_000015A0[8];
extern Vtx_t _HIDAN_room_2_vertices_00001620[16];
extern Vtx_t _HIDAN_room_2_vertices_00001720[8];
extern Vtx_t _HIDAN_room_2_vertices_000017A0[4];
extern Vtx_t _HIDAN_room_2_vertices_000017E0[6];
extern Vtx_t _HIDAN_room_2_vertices_00001840[8];
extern Vtx_t _HIDAN_room_2_vertices_000018C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00001900[4];
extern Vtx_t _HIDAN_room_2_vertices_00001940[4];
extern Vtx_t _HIDAN_room_2_vertices_00001980[4];
extern Vtx_t _HIDAN_room_2_vertices_000019C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00001A00[4];
extern Vtx_t _HIDAN_room_2_vertices_00001A40[4];
extern Vtx_t _HIDAN_room_2_vertices_00001A80[8];
extern Vtx_t _HIDAN_room_2_vertices_00001B00[15];
extern Vtx_t _HIDAN_room_2_vertices_00001BF0[6];
extern Vtx_t _HIDAN_room_2_vertices_00001C50[5];
extern Vtx_t _HIDAN_room_2_vertices_00001CA0[22];
extern Vtx_t _HIDAN_room_2_vertices_00001E00[6];
extern Vtx_t _HIDAN_room_2_vertices_00001E60[20];
extern Vtx_t _HIDAN_room_2_vertices_00001FA0[4];
extern Vtx_t _HIDAN_room_2_vertices_00001FE0[7];
extern Vtx_t _HIDAN_room_2_vertices_00002050[5];
extern Vtx_t _HIDAN_room_2_vertices_000020A0[21];
extern Vtx_t _HIDAN_room_2_vertices_000021F0[4];
extern Vtx_t _HIDAN_room_2_vertices_00002230[4];
extern Vtx_t _HIDAN_room_2_vertices_00002270[5];
extern Vtx_t _HIDAN_room_2_vertices_000022C0[12];
extern Vtx_t _HIDAN_room_2_vertices_00002380[4];
extern Vtx_t _HIDAN_room_2_vertices_000023C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00002400[4];
extern Vtx_t _HIDAN_room_2_vertices_00002440[4];
extern Vtx_t _HIDAN_room_2_vertices_00002480[4];
extern Vtx_t _HIDAN_room_2_vertices_000024C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00002500[4];
extern Vtx_t _HIDAN_room_2_vertices_00002540[8];
extern Vtx_t _HIDAN_room_2_vertices_000025C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00002600[4];
extern Vtx_t _HIDAN_room_2_vertices_00002640[4];
extern Vtx_t _HIDAN_room_2_vertices_00002680[4];
extern Vtx_t _HIDAN_room_2_vertices_000026C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00002700[4];
extern Vtx_t _HIDAN_room_2_vertices_00002740[8];
extern Vtx_t _HIDAN_room_2_vertices_000027C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00002800[4];
extern Vtx_t _HIDAN_room_2_vertices_00002840[4];
extern Vtx_t _HIDAN_room_2_vertices_00002880[4];
extern Vtx_t _HIDAN_room_2_vertices_000028C0[12];
extern Vtx_t _HIDAN_room_2_vertices_00002980[4];
extern Vtx_t _HIDAN_room_2_vertices_000029C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00002A00[8];
extern u64 _HIDAN_room_2_tex_0000A028[];
extern u64 _HIDAN_room_2_tex_0000A828[];
extern u64 _HIDAN_room_2_tex_0000AC28[];
extern u64 _HIDAN_room_2_tex_0000BC28[];
extern u64 _HIDAN_room_2_tex_0000CC28[];
extern u64 _HIDAN_room_2_tex_0000CE28[];
extern u64 _HIDAN_room_2_tex_0000DE28[];
extern u64 _HIDAN_room_2_tex_0000E028[];
extern u64 _HIDAN_room_2_tex_0000F028[];
extern u64 _HIDAN_room_2_tex_0000F828[];
extern Gfx _HIDAN_room_2_dlist_00005A80[];
extern Vtx_t _HIDAN_room_2_vertices_000054E0[32];
extern Vtx_t _HIDAN_room_2_vertices_000056E0[16];
extern Vtx_t _HIDAN_room_2_vertices_000057E0[26];
extern Vtx_t _HIDAN_room_2_vertices_00005980[8];
extern Vtx_t _HIDAN_room_2_vertices_00005A00[8];
extern Gfx _HIDAN_room_2_dlist_000079A0[];
extern Vtx_t _HIDAN_room_2_vertices_00005CF0[3];
extern Vtx_t _HIDAN_room_2_vertices_00005D20[7];
extern Vtx_t _HIDAN_room_2_vertices_00005D90[5];
extern Vtx_t _HIDAN_room_2_vertices_00005DE0[5];
extern Vtx_t _HIDAN_room_2_vertices_00005E30[8];
extern Vtx_t _HIDAN_room_2_vertices_00005EB0[3];
extern Vtx_t _HIDAN_room_2_vertices_00005EE0[4];
extern Vtx_t _HIDAN_room_2_vertices_00005F20[3];
extern Vtx_t _HIDAN_room_2_vertices_00005F50[12];
extern Vtx_t _HIDAN_room_2_vertices_00006010[4];
extern Vtx_t _HIDAN_room_2_vertices_00006050[4];
extern Vtx_t _HIDAN_room_2_vertices_00006090[12];
extern Vtx_t _HIDAN_room_2_vertices_00006150[8];
extern Vtx_t _HIDAN_room_2_vertices_000061D0[8];
extern Vtx_t _HIDAN_room_2_vertices_00006250[14];
extern Vtx_t _HIDAN_room_2_vertices_00006330[5];
extern Vtx_t _HIDAN_room_2_vertices_00006380[3];
extern Vtx_t _HIDAN_room_2_vertices_000063B0[4];
extern Vtx_t _HIDAN_room_2_vertices_000063F0[42];
extern Vtx_t _HIDAN_room_2_vertices_00006690[4];
extern Vtx_t _HIDAN_room_2_vertices_000066D0[4];
extern Vtx_t _HIDAN_room_2_vertices_00006710[6];
extern Vtx_t _HIDAN_room_2_vertices_00006770[5];
extern Vtx_t _HIDAN_room_2_vertices_000067C0[4];
extern Vtx_t _HIDAN_room_2_vertices_00006800[5];
extern Vtx_t _HIDAN_room_2_vertices_00006850[8];
extern Vtx_t _HIDAN_room_2_vertices_000068D0[5];
extern Vtx_t _HIDAN_room_2_vertices_00006920[4];
extern Vtx_t _HIDAN_room_2_vertices_00006960[5];
extern Vtx_t _HIDAN_room_2_vertices_000069B0[8];
extern Vtx_t _HIDAN_room_2_vertices_00006A30[16];
extern Vtx_t _HIDAN_room_2_vertices_00006B30[4];
extern Vtx_t _HIDAN_room_2_vertices_00006B70[4];
extern Vtx_t _HIDAN_room_2_vertices_00006BB0[5];
extern Vtx_t _HIDAN_room_2_vertices_00006C00[4];
extern Vtx_t _HIDAN_room_2_vertices_00006C40[5];
extern Vtx_t _HIDAN_room_2_vertices_00006C90[16];
extern Vtx_t _HIDAN_room_2_vertices_00006D90[5];
extern Vtx_t _HIDAN_room_2_vertices_00006DE0[4];
extern Vtx_t _HIDAN_room_2_vertices_00006E20[5];
extern Vtx_t _HIDAN_room_2_vertices_00006E70[4];
extern Vtx_t _HIDAN_room_2_vertices_00006EB0[32];
extern Vtx_t _HIDAN_room_2_vertices_000070B0[8];
extern Vtx_t _HIDAN_room_2_vertices_00007130[8];
extern Vtx_t _HIDAN_room_2_vertices_000071B0[13];
extern Vtx_t _HIDAN_room_2_vertices_00007280[4];
extern Vtx_t _HIDAN_room_2_vertices_000072C0[7];
extern Vtx_t _HIDAN_room_2_vertices_00007330[15];
extern Vtx_t _HIDAN_room_2_vertices_00007420[20];
extern Vtx_t _HIDAN_room_2_vertices_00007560[12];
extern Vtx_t _HIDAN_room_2_vertices_00007620[6];
extern Vtx_t _HIDAN_room_2_vertices_00007680[8];
extern Vtx_t _HIDAN_room_2_vertices_00007700[4];
extern Vtx_t _HIDAN_room_2_vertices_00007740[12];
extern Vtx_t _HIDAN_room_2_vertices_00007800[6];
extern Vtx_t _HIDAN_room_2_vertices_00007860[12];
extern Vtx_t _HIDAN_room_2_vertices_00007920[8];
extern u64 _HIDAN_room_2_tex_00009628[];
extern u64 _HIDAN_room_2_tex_00009828[];
extern u64 _HIDAN_room_2_tex_0000A028[];
extern u64 _HIDAN_room_2_tex_0000CC28[];
extern u64 _HIDAN_room_2_tex_0000E028[];
extern u64 _HIDAN_room_2_tex_0000EC28[];
#define _HIDAN_room_2_vertices_000065E0 ((u32)_HIDAN_room_2_vertices_000063F0 + 0x000001F0)
s16 _HIDAN_room_2_objectList_00000040[];
extern ActorEntry _HIDAN_room_2_actorList_00000058[17];

extern SCmdEchoSettings _HIDAN_room_2_set0000_cmd00;
extern SCmdRoomBehavior _HIDAN_room_2_set0000_cmd01;
extern SCmdSkyboxDisables _HIDAN_room_2_set0000_cmd02;
extern SCmdTimeSettings _HIDAN_room_2_set0000_cmd03;
extern SCmdMesh _HIDAN_room_2_set0000_cmd04;
extern SCmdObjectList _HIDAN_room_2_set0000_cmd05;
extern SCmdActorList _HIDAN_room_2_set0030_cmd06;
extern SCmdEndMarker _HIDAN_room_2_set0000_cmd07;





extern SCmdEchoSettings _HIDAN_room_2_set0000_cmd00;

extern SCmdRoomBehavior _HIDAN_room_2_set0000_cmd01;

extern SCmdSkyboxDisables _HIDAN_room_2_set0000_cmd02;

extern SCmdTimeSettings _HIDAN_room_2_set0000_cmd03;

extern SCmdMesh _HIDAN_room_2_set0000_cmd04;

extern SCmdObjectList _HIDAN_room_2_set0000_cmd05;

extern SCmdActorList _HIDAN_room_2_set0030_cmd06;

extern SCmdEndMarker _HIDAN_room_2_set0000_cmd07;






