#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Apr 26 12:42:00 2017
# Process ID: 4316
# Current directory: Z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1
# Command line: vivado.exe -log gtwizard_0_exdes.vdi -applog -messageDb vivado.pb -mode batch -source gtwizard_0_exdes.tcl -notrace
# Log file: Z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/gtwizard_0_exdes.vdi
# Journal file: Z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source gtwizard_0_exdes.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.dcp' for cell 'gtwizard_0_support_i/gtwizard_0_init_i'
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i/U0'
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:72]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:75]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:85]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:88]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:98]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:101]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:111]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc:114]
Finished Parsing XDC File [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i/U0'
Parsing XDC File [Z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
Finished Parsing XDC File [Z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 748.914 ; gain = 535.207
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Sourcing Tcl File [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7vx690t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]
read_xdc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 748.914 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.453 . Memory (MB): peak = 748.914 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 187e165e4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15342486e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1409.309 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 14 cells.
Phase 2 Constant Propagation | Checksum: 26d8f6cc9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.309 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1239 unconnected nets.
INFO: [Opt 31-11] Eliminated 268 unconnected cells.
Phase 3 Sweep | Checksum: 2029c885d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1409.309 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1409.309 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2029c885d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1409.309 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2029c885d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1409.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.309 ; gain = 660.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1409.309 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.309 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/gtwizard_0_exdes_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1409.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1409.309 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: ca856e33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1409.309 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: ca856e33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1409.309 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: ca856e33

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.512 ; gain = 46.203
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: ca856e33

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.512 ; gain = 46.203

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: ca856e33

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.512 ; gain = 46.203

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 55017d4c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.512 ; gain = 46.203
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 55017d4c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.512 ; gain = 46.203
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad42f2a4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.512 ; gain = 46.203

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 118300a13

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.512 ; gain = 46.203

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 118300a13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1501.250 ; gain = 91.941
Phase 1.2.1 Place Init Design | Checksum: b3469302

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1536.340 ; gain = 127.031
Phase 1.2 Build Placer Netlist Model | Checksum: b3469302

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1536.340 ; gain = 127.031

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: b3469302

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1536.340 ; gain = 127.031
Phase 1 Placer Initialization | Checksum: b3469302

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1536.340 ; gain = 127.031

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19b637ff0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.156 ; gain = 136.848

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b637ff0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1546.156 ; gain = 136.848

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e0af0eff

Time (s): cpu = 00:01:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1546.156 ; gain = 136.848

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c78a3a4a

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1546.156 ; gain = 136.848

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c78a3a4a

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1546.156 ; gain = 136.848

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17bddb557

Time (s): cpu = 00:01:37 ; elapsed = 00:01:01 . Memory (MB): peak = 1546.156 ; gain = 136.848

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 21950b335

Time (s): cpu = 00:01:48 ; elapsed = 00:01:12 . Memory (MB): peak = 1546.156 ; gain = 136.848

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 121c6ceb8

Time (s): cpu = 00:02:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1578.215 ; gain = 168.906

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 135e09393

Time (s): cpu = 00:02:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1578.215 ; gain = 168.906

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 135e09393

Time (s): cpu = 00:02:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1578.215 ; gain = 168.906

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 168b82e52

Time (s): cpu = 00:02:16 ; elapsed = 00:01:34 . Memory (MB): peak = 1578.215 ; gain = 168.906
Phase 3 Detail Placement | Checksum: 168b82e52

Time (s): cpu = 00:02:16 ; elapsed = 00:01:34 . Memory (MB): peak = 1578.215 ; gain = 168.906

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: c94a8deb

Time (s): cpu = 00:02:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1626.465 ; gain = 217.156

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.582. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1f3d71358

Time (s): cpu = 00:03:01 ; elapsed = 00:02:14 . Memory (MB): peak = 1627.316 ; gain = 218.008
Phase 4.1 Post Commit Optimization | Checksum: 1f3d71358

Time (s): cpu = 00:03:02 ; elapsed = 00:02:14 . Memory (MB): peak = 1627.316 ; gain = 218.008

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1f3d71358

Time (s): cpu = 00:03:02 ; elapsed = 00:02:14 . Memory (MB): peak = 1627.316 ; gain = 218.008

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1f3d71358

Time (s): cpu = 00:03:02 ; elapsed = 00:02:14 . Memory (MB): peak = 1627.316 ; gain = 218.008

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1f3d71358

Time (s): cpu = 00:03:02 ; elapsed = 00:02:15 . Memory (MB): peak = 1627.316 ; gain = 218.008

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1f3d71358

Time (s): cpu = 00:03:02 ; elapsed = 00:02:15 . Memory (MB): peak = 1627.316 ; gain = 218.008

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 13971cf49

Time (s): cpu = 00:03:03 ; elapsed = 00:02:15 . Memory (MB): peak = 1627.316 ; gain = 218.008
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13971cf49

Time (s): cpu = 00:03:03 ; elapsed = 00:02:15 . Memory (MB): peak = 1627.316 ; gain = 218.008
Ending Placer Task | Checksum: 90c0aa9b

Time (s): cpu = 00:03:03 ; elapsed = 00:02:15 . Memory (MB): peak = 1627.316 ; gain = 218.008
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:02:18 . Memory (MB): peak = 1627.316 ; gain = 218.008
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1627.316 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.316 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1627.316 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1627.316 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1627.316 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6920cfa5 ConstDB: 0 ShapeSum: 279fdaf6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 166fd14ef

Time (s): cpu = 00:01:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2008.621 ; gain = 381.305

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 166fd14ef

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2008.621 ; gain = 381.305

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 166fd14ef

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2008.621 ; gain = 381.305

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 166fd14ef

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2008.621 ; gain = 381.305
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d55538cd

Time (s): cpu = 00:01:53 ; elapsed = 00:01:09 . Memory (MB): peak = 2113.777 ; gain = 486.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.904 | TNS=-112.638| WHS=-2.093 | THS=-3952.752|

Phase 2 Router Initialization | Checksum: 20cc35a9a

Time (s): cpu = 00:01:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2113.777 ; gain = 486.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eae33ece

Time (s): cpu = 00:02:28 ; elapsed = 00:01:28 . Memory (MB): peak = 2163.418 ; gain = 536.102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8703
 Number of Nodes with overlaps = 369
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17fb1b99d

Time (s): cpu = 00:03:34 ; elapsed = 00:02:05 . Memory (MB): peak = 2163.418 ; gain = 536.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.789 | TNS=-7164.986| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: a96840b3

Time (s): cpu = 00:03:35 ; elapsed = 00:02:06 . Memory (MB): peak = 2163.418 ; gain = 536.102

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: ef80a6f8

Time (s): cpu = 00:03:36 ; elapsed = 00:02:08 . Memory (MB): peak = 2163.418 ; gain = 536.102
Phase 4.1.2 GlobIterForTiming | Checksum: 224fda1db

Time (s): cpu = 00:03:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2163.418 ; gain = 536.102
Phase 4.1 Global Iteration 0 | Checksum: 224fda1db

Time (s): cpu = 00:03:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2163.418 ; gain = 536.102

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 179977106

Time (s): cpu = 00:03:39 ; elapsed = 00:02:10 . Memory (MB): peak = 2163.418 ; gain = 536.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.831 | TNS=-7164.683| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f307e740

Time (s): cpu = 00:03:39 ; elapsed = 00:02:10 . Memory (MB): peak = 2163.418 ; gain = 536.102
Phase 4 Rip-up And Reroute | Checksum: 1f307e740

Time (s): cpu = 00:03:39 ; elapsed = 00:02:10 . Memory (MB): peak = 2163.418 ; gain = 536.102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 214950e8d

Time (s): cpu = 00:03:41 ; elapsed = 00:02:11 . Memory (MB): peak = 2163.418 ; gain = 536.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.789 | TNS=-7164.986| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b8ea00d1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:11 . Memory (MB): peak = 2163.418 ; gain = 536.102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b8ea00d1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:11 . Memory (MB): peak = 2163.418 ; gain = 536.102
Phase 5 Delay and Skew Optimization | Checksum: 1b8ea00d1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:12 . Memory (MB): peak = 2163.418 ; gain = 536.102

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1831da80e

Time (s): cpu = 00:03:44 ; elapsed = 00:02:13 . Memory (MB): peak = 2163.418 ; gain = 536.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.789 | TNS=-7220.452| WHS=-0.369 | THS=-56.735|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1266a0d42

Time (s): cpu = 00:05:07 ; elapsed = 00:03:04 . Memory (MB): peak = 2476.785 ; gain = 849.469
Phase 6.1 Hold Fix Iter | Checksum: 1266a0d42

Time (s): cpu = 00:05:07 ; elapsed = 00:03:05 . Memory (MB): peak = 2476.785 ; gain = 849.469

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.789 | TNS=-7220.452| WHS=-0.369 | THS=-56.735|

Phase 6.2 Additional Hold Fix | Checksum: 1264bcfb7

Time (s): cpu = 00:17:24 ; elapsed = 00:09:31 . Memory (MB): peak = 2509.422 ; gain = 882.105
WARNING: [Route 35-468] The router encountered 235 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	tm0/rx_word_compressor/buf_input_r_reg[100]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[91]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[97]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[99]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[118]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[147]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[189]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[212]/CLR
	tm0/rx_word_compressor/buf_input_r_reg[213]/CLR
	tm1/rx_word_compressor/buf_out_reg[53]/CLR
	.. and 225 more pins.

Phase 6 Post Hold Fix | Checksum: 1264bcfb7

Time (s): cpu = 00:17:24 ; elapsed = 00:09:31 . Memory (MB): peak = 2509.422 ; gain = 882.105

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.3891 %
  Global Horizontal Routing Utilization  = 1.56246 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X134Y218 -> INT_L_X134Y218
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X126Y133 -> INT_L_X126Y133
   INT_R_X125Y131 -> INT_R_X125Y131
   INT_L_X122Y119 -> INT_L_X122Y119
Phase 7 Route finalize | Checksum: 65f2fc91

Time (s): cpu = 00:17:25 ; elapsed = 00:09:31 . Memory (MB): peak = 2509.422 ; gain = 882.105

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 65f2fc91

Time (s): cpu = 00:17:25 ; elapsed = 00:09:31 . Memory (MB): peak = 2509.422 ; gain = 882.105

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin gtwizard_0_support_i/common0_i/gthe2_common_i/GTREFCLK1 to physical pin GTHE2_COMMON_X1Y3/GTREFCLK0
Phase 9 Depositing Routes | Checksum: 14a2bd77b

Time (s): cpu = 00:17:28 ; elapsed = 00:09:34 . Memory (MB): peak = 2509.422 ; gain = 882.105

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 14a842952

Time (s): cpu = 00:17:30 ; elapsed = 00:09:36 . Memory (MB): peak = 2509.422 ; gain = 882.105
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.789 | TNS=-7257.897| WHS=-0.369 | THS=-34.816|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14a842952

Time (s): cpu = 00:17:31 ; elapsed = 00:09:36 . Memory (MB): peak = 2509.422 ; gain = 882.105
WARNING: [Route 35-456] Router was unable to fix hold violation on 59 pins because of tight setup and hold constraints. Such pins are:
	tm1/rx_block_sync/blocksync_out_i_i_1__0/I2
	tm1/tx_64b66b_logic/start_cnt_rep[6]_i_1__0/I0
	tm0/rx_word_compressor/buf_input_r_reg[100]/CLR
	tm0/rx_block_sync/buf_input_r[116]_i_2__2/I1
	tm1/tx_TX_syncronizer/data_out_reg[1]/CE
	tm1/tx_TX_syncronizer/data_out_reg[40]/CE
	tm1/tx_TX_syncronizer/data_out_reg[31]/CE
	tm1/tx_TX_syncronizer/data_out_reg[27]/CE
	tm1/tx_TX_syncronizer/data_out_reg[13]/CE
	tm1/tx_TX_syncronizer/data_out_reg[20]/CE
	.. and 49 more pins.

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-459] Router was unable to fix hold violation on 46 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	tm1/tx_TX_syncronizer/data_out_reg[36]/CE
	tm1/tx_TX_syncronizer/data_out_reg[6]/CE
	tm1/tx_TX_syncronizer/data_out_reg[39]/CE
	tm1/tx_TX_syncronizer/data_out_reg[11]/CE
	tm1/tx_TX_syncronizer/data_out_reg[41]/CE
	tm1/tx_TX_syncronizer/data_out_reg[16]/CE
	tm1/tx_TX_syncronizer/data_out_reg[18]/CE
	tm1/tx_TX_syncronizer/data_out_reg[12]/CE
	tm1/tx_TX_syncronizer/data_out_reg[30]/CE
	tm1/tx_TX_syncronizer/data_out_reg[10]/CE
	.. and 36 more pins.

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:31 ; elapsed = 00:09:36 . Memory (MB): peak = 2509.422 ; gain = 882.105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:35 ; elapsed = 00:09:39 . Memory (MB): peak = 2509.422 ; gain = 882.105
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2509.422 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2509.422 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/COURSES/MASTERS/Vivado/APRIL/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/gtwizard_0_exdes_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2509.422 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2509.422 ; gain = 0.000
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2509.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 12:56:16 2017...
