#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002664c1208a0 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v000002664c1955a0_0 .var "address", 23 0;
v000002664c194c40_0 .var "clk", 0 0;
v000002664c194920_0 .var "data", 31 0;
v000002664c194ce0_0 .var "mode", 0 0;
v000002664c194ec0_0 .net "out", 31 0, v000002664c1956e0_0;  1 drivers
S_000002664c136f60 .scope module, "tb" "main" 2 10, 3 5 0, S_000002664c1208a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 24 "addr";
    .port_info 2 /INPUT 32 "inData";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "outData";
P_000002664c1370f0 .param/l "addrSize" 0 3 13, +C4<00000000000000000000000000011000>;
P_000002664c137128 .param/l "cacheSize" 0 3 7, +C4<00000000000000000000010000000000>;
P_000002664c137160 .param/l "index" 0 3 17, +C4<00000000000000000000000000001010>;
P_000002664c137198 .param/l "memorySize" 0 3 6, +C4<00000001000000000000000000000000>;
P_000002664c1371d0 .param/l "nWords" 0 3 9, +C4<00000000000000000000000000010000>;
P_000002664c137208 .param/l "offset" 0 3 15, +C4<00000000000000000000000000000100>;
P_000002664c137240 .param/l "sWord" 0 3 11, +C4<00000000000000000000000000100000>;
P_000002664c137278 .param/l "tag" 0 3 19, +C4<0000000000000000000000000000001010>;
v000002664c195280_0 .net "addr", 23 0, v000002664c1955a0_0;  1 drivers
v000002664c195500_0 .net "clk", 0 0, v000002664c194c40_0;  1 drivers
v000002664c194ba0_0 .net "inData", 31 0, v000002664c194920_0;  1 drivers
v000002664c195000_0 .net "indexArr", 9 0, L_000002664c195640;  1 drivers
v000002664c195320_0 .net "mode", 0 0, v000002664c194ce0_0;  1 drivers
v000002664c1953c0_0 .net "offsetArr", 3 0, L_000002664c195780;  1 drivers
v000002664c1956e0_0 .var "outData", 31 0;
v000002664c195460_0 .net "tagArr", 9 0, L_000002664c194e20;  1 drivers
E_000002664c11d960 .event posedge, v000002664c195500_0;
S_000002664c12b740 .scope module, "addr_01" "addressDecode" 3 30, 4 1 0, S_000002664c136f60;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "addr";
    .port_info 1 /OUTPUT 10 "tagArr";
    .port_info 2 /OUTPUT 10 "indexArr";
    .port_info 3 /OUTPUT 4 "offsetArr";
P_000002664c120a30 .param/l "addrSize" 0 4 3, +C4<00000000000000000000000000011000>;
P_000002664c120a68 .param/l "index" 0 4 7, +C4<00000000000000000000000000001010>;
P_000002664c120aa0 .param/l "offset" 0 4 5, +C4<00000000000000000000000000000100>;
P_000002664c120ad8 .param/l "tag" 0 4 9, +C4<0000000000000000000000000000001010>;
v000002664c0f3260_0 .net *"_ivl_1", 13 0, L_000002664c194f60;  1 drivers
v000002664c0f3100_0 .net "addr", 23 0, v000002664c1955a0_0;  alias, 1 drivers
v000002664c0dc3f0_0 .net "indexArr", 9 0, L_000002664c195640;  alias, 1 drivers
v000002664c1372c0_0 .net "offsetArr", 3 0, L_000002664c195780;  alias, 1 drivers
v000002664c137360_0 .net "tagArr", 9 0, L_000002664c194e20;  alias, 1 drivers
L_000002664c194f60 .part v000002664c1955a0_0, 10, 14;
L_000002664c194e20 .part L_000002664c194f60, 0, 10;
L_000002664c195640 .part v000002664c1955a0_0, 4, 10;
L_000002664c195780 .part v000002664c1955a0_0, 0, 4;
S_000002664c12b8d0 .scope module, "cache" "cacheMemory" 3 32, 5 1 0, S_000002664c136f60;
 .timescale 0 0;
P_000002664c12ba60 .param/l "addrSize" 0 5 8, +C4<00000000000000000000000000011000>;
P_000002664c12ba98 .param/l "index" 0 5 12, +C4<00000000000000000000000000001010>;
P_000002664c12bad0 .param/l "nWords" 0 5 4, +C4<00000000000000000000000000010000>;
P_000002664c12bb08 .param/l "offset" 0 5 10, +C4<00000000000000000000000000000100>;
P_000002664c12bb40 .param/l "sWord" 0 5 6, +C4<00000000000000000000000000100000>;
P_000002664c12bb78 .param/l "size" 0 5 2, +C4<00000000000000000000010000000000>;
P_000002664c12bbb0 .param/l "tag" 0 5 14, +C4<0000000000000000000000000000001010>;
v000002664c194d80 .array "cacheData", 0 1023, 511 0;
v000002664c195140 .array "cacheFlag", 0 1023, 1 0;
v000002664c1951e0 .array "cacheTag", 0 1023, 9 0;
S_000002664c124be0 .scope task, "initialize" "initialize" 5 21, 5 21 0, S_000002664c12b8d0;
 .timescale 0 0;
v000002664c11dde0_0 .var/i "i", 31 0;
TD_top.tb.cache.initialize ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002664c11dde0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002664c11dde0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000002664c11dde0_0;
    %store/vec4a v000002664c195140, 4, 0;
    %load/vec4 v000002664c11dde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002664c11dde0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002664c124d70 .scope module, "ram" "mainMemory" 3 33, 6 1 0, S_000002664c136f60;
 .timescale 0 0;
P_000002664c11b4f0 .param/l "nWords" 0 6 4, +C4<00000000000000000000000000010000>;
P_000002664c11b528 .param/l "sWord" 0 6 6, +C4<00000000000000000000000000100000>;
P_000002664c11b560 .param/l "size" 0 6 2, +C4<00000001000000000000000000000000>;
v000002664c1950a0 .array "memory", 0 16777215, 511 0;
S_000002664c127780 .scope task, "initialize" "initialize" 6 11, 6 11 0, S_000002664c124d70;
 .timescale 0 0;
v000002664c194b00_0 .var/i "i", 31 0;
TD_top.tb.ram.initialize ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002664c194b00_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002664c194b00_0;
    %cmpi/s 16777216, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_func 6 14 "$random" 32 {0 0 0};
    %replicate 16;
    %ix/getv/s 4, v000002664c194b00_0;
    %store/vec4a v000002664c1950a0, 4, 0;
    %load/vec4 v000002664c194b00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002664c194b00_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000002664c136f60;
T_2 ;
    %wait E_000002664c11d960;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002664c195140, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 3 37 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 38 "$display", "Dirty data updated in main memory" {0 0 0};
    %vpi_call 3 39 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002664c194d80, 4;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 5;
    %load/vec4a v000002664c1951e0, 5;
    %load/vec4 v000002664c195000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 26;
    %ix/vec4 4;
    %store/vec4a v000002664c1950a0, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000002664c195140, 4, 0;
T_2.0 ;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002664c1951e0, 4;
    %load/vec4 v000002664c195460_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 3 44 "$write", "%c[0;32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 45 "$display", "Hit in cache memory" {0 0 0};
    %vpi_call 3 46 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 3 49 "$write", "%c[0;33m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 50 "$display", "Miss in cache memory" {0 0 0};
    %vpi_call 3 51 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v000002664c195460_0;
    %load/vec4 v000002664c195000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 26;
    %ix/vec4 4;
    %load/vec4a v000002664c1950a0, 4;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000002664c194d80, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000002664c195140, 4, 0;
    %load/vec4 v000002664c195460_0;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000002664c1951e0, 4, 0;
T_2.3 ;
    %load/vec4 v000002664c195320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 3 57 "$write", "%c[0;34m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 58 "$display", "Data update in cache" {0 0 0};
    %vpi_call 3 59 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v000002664c194ba0_0;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002664c1953c0_0;
    %pad/u 9;
    %muli 32, 0, 9;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v000002664c194d80, 4, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000002664c195140, 4, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002664c195320_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %vpi_call 3 64 "$write", "%c[0;35m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 65 "$display", "Data read from cache" {0 0 0};
    %vpi_call 3 66 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v000002664c195000_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002664c194d80, 4;
    %load/vec4 v000002664c1953c0_0;
    %pad/u 9;
    %muli 32, 0, 9;
    %part/u 32;
    %store/vec4 v000002664c1956e0_0, 0, 32;
T_2.6 ;
T_2.5 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002664c1208a0;
T_3 ;
    %fork TD_top.tb.ram.initialize, S_000002664c127780;
    %join;
    %fork TD_top.tb.cache.initialize, S_000002664c124be0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002664c194c40_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002664c1955a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002664c194ce0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 11003387, 0, 24;
    %store/vec4 v000002664c1955a0_0, 0, 24;
    %pushi/vec4 46426, 0, 32;
    %store/vec4 v000002664c194920_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002664c194ce0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 11003387, 0, 24;
    %store/vec4 v000002664c1955a0_0, 0, 24;
    %pushi/vec4 4235, 0, 32;
    %store/vec4 v000002664c194920_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002664c194ce0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002664c1208a0;
T_4 ;
    %vpi_call 2 41 "$monitor", "Address = %d\011Input Data = %d\011Mode = %d\011Output Data = %d", v000002664c1955a0_0, v000002664c194920_0, v000002664c194ce0_0, v000002664c194ec0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002664c1208a0;
T_5 ;
    %delay 20, 0;
    %load/vec4 v000002664c194c40_0;
    %inv;
    %store/vec4 v000002664c194c40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testBench.v";
    "./main.v";
    "./addressDecode.v";
    "./cacheMemory.v";
    "./mainMemory.v";
