C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1   -part LCMXO2_2000ZE  -package TG100C  -grade -1    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synlog\report\common_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  ci_stim_fpga_wrapper  -implementation  impl1  -flow mapping  -multisrs  -oedif  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1.edi   -freq 100.000   -tcl  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\sdc\common.sdc  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synwork\common_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\syntmp\common_impl1.plg  -osyn  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1.srm  -prjdir  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\  -prjname  proj_1  -log  C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\synlog\common_impl1_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO2_2000ZE -package TG100C -grade -1 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\common_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module ci_stim_fpga_wrapper -implementation impl1 -flow mapping -multisrs -oedif ..\common_impl1.edi -freq 100.000 -tcl ..\..\..\sdc\common.sdc ..\synwork\common_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam common_impl1.plg -osyn ..\common_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\common_impl1_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\common_impl1.edi|io:o|time:1661148501|size:236738|exec:0|csum:
file:..\..\..\sdc\common.sdc|io:i|time:1660197062|size:2606|exec:0|csum:34AAA70FEC1B15520FF7BA6BB931D322
file:..\synwork\common_impl1_prem.srd|io:i|time:1661148497|size:14452|exec:0|csum:5738C4F1E5639CE3F4BC05377BE2BE24
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1628554268|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628554268|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:common_impl1.plg|io:o|time:1661148502|size:482|exec:0|csum:
file:..\common_impl1.srm|io:o|time:1661148501|size:36514|exec:0|csum:
file:..\synlog\common_impl1_fpga_mapper.srr|io:o|time:1661148502|size:21359|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633589268|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
