
Anemometer_G473CBT7_MATLAB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c248  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800c428  0800c428  0001c428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c894  0800c894  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c894  0800c894  0001c894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c89c  0800c89c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c89c  0800c89c  0001c89c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c8a0  0800c8a0  0001c8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800c8a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001874  200001dc  0800ca80  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a50  0800ca80  00021a50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c804  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000305d  00000000  00000000  0003ca10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001820  00000000  00000000  0003fa70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016f8  00000000  00000000  00041290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024740  00000000  00000000  00042988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bdcb  00000000  00000000  000670c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3ac2  00000000  00000000  00082e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00176955  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ac8  00000000  00000000  001769a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c410 	.word	0x0800c410

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800c410 	.word	0x0800c410

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <AD5245level>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef  AD5245
/* Управление усилением от 0 до 254 */
void AD5245level(uint8_t lev) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
	uint8_t cmdBuff[2];
	uint16_t cmd = AD5245_WRITE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	81fb      	strh	r3, [r7, #14]
	cmdBuff[0] = lev;
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&AD5245_I2C_PORT, AD5245_I2C_ADDR, cmd, 2, cmdBuff, 1, 100);
 8000f0e:	89fa      	ldrh	r2, [r7, #14]
 8000f10:	2364      	movs	r3, #100	; 0x64
 8000f12:	9302      	str	r3, [sp, #8]
 8000f14:	2301      	movs	r3, #1
 8000f16:	9301      	str	r3, [sp, #4]
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2302      	movs	r3, #2
 8000f20:	2158      	movs	r1, #88	; 0x58
 8000f22:	4803      	ldr	r0, [pc, #12]	; (8000f30 <AD5245level+0x34>)
 8000f24:	f003 fe96 	bl	8004c54 <HAL_I2C_Mem_Write>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	200002c4 	.word	0x200002c4

08000f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3a:	f001 fa44 	bl	80023c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3e:	f000 f8dd 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f42:	f000 fc9d 	bl	8001880 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f46:	f000 fc71 	bl	800182c <MX_DMA_Init>
  MX_ADC1_Init();
 8000f4a:	f000 f921 	bl	8001190 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000f4e:	f000 f999 	bl	8001284 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000f52:	f000 f9d7 	bl	8001304 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000f56:	f000 fc1d 	bl	8001794 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000f5a:	f000 fab1 	bl	80014c0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f5e:	f000 fb37 	bl	80015d0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f62:	f000 fbc9 	bl	80016f8 <MX_TIM4_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Transmit(&huart1, (uint8_t *) START_TEXT, REF_COUNT, 1000);
 8000f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6a:	223c      	movs	r2, #60	; 0x3c
 8000f6c:	4953      	ldr	r1, [pc, #332]	; (80010bc <main+0x188>)
 8000f6e:	4854      	ldr	r0, [pc, #336]	; (80010c0 <main+0x18c>)
 8000f70:	f007 fcf0 	bl	8008954 <HAL_UART_Transmit>

  HAL_GPIO_WritePin(selZ1_GPIO_Port, selZ1_Pin, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f7a:	4852      	ldr	r0, [pc, #328]	; (80010c4 <main+0x190>)
 8000f7c:	f003 fdc2 	bl	8004b04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(selZ2_GPIO_Port, selZ2_Pin, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f86:	484f      	ldr	r0, [pc, #316]	; (80010c4 <main+0x190>)
 8000f88:	f003 fdbc 	bl	8004b04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(selZ3_GPIO_Port, selZ3_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f92:	484c      	ldr	r0, [pc, #304]	; (80010c4 <main+0x190>)
 8000f94:	f003 fdb6 	bl	8004b04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(selZ4_GPIO_Port, selZ4_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f9e:	4849      	ldr	r0, [pc, #292]	; (80010c4 <main+0x190>)
 8000fa0:	f003 fdb0 	bl	8004b04 <HAL_GPIO_WritePin>

  if ( (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) == HAL_OK)
 8000fa4:	217f      	movs	r1, #127	; 0x7f
 8000fa6:	4848      	ldr	r0, [pc, #288]	; (80010c8 <main+0x194>)
 8000fa8:	f002 feca 	bl	8003d40 <HAL_ADCEx_Calibration_Start>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d113      	bne.n	8000fda <main+0xa6>
	&& (HAL_TIM_Base_Start_IT(&htim3) == HAL_OK)
 8000fb2:	4846      	ldr	r0, [pc, #280]	; (80010cc <main+0x198>)
 8000fb4:	f005 fac6 	bl	8006544 <HAL_TIM_Base_Start_IT>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10d      	bne.n	8000fda <main+0xa6>
	&& (HAL_TIM_Base_Start_IT(&htim4) == HAL_OK) ) {
 8000fbe:	4844      	ldr	r0, [pc, #272]	; (80010d0 <main+0x19c>)
 8000fc0:	f005 fac0 	bl	8006544 <HAL_TIM_Base_Start_IT>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d107      	bne.n	8000fda <main+0xa6>
	  HAL_UART_Transmit(&huart1, (uint8_t *) FINISH_TEXT, sizeof(FINISH_TEXT), 1000);
 8000fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fce:	220f      	movs	r2, #15
 8000fd0:	4940      	ldr	r1, [pc, #256]	; (80010d4 <main+0x1a0>)
 8000fd2:	483b      	ldr	r0, [pc, #236]	; (80010c0 <main+0x18c>)
 8000fd4:	f007 fcbe 	bl	8008954 <HAL_UART_Transmit>
 8000fd8:	e00c      	b.n	8000ff4 <main+0xc0>
  } else {
	  HAL_UART_Transmit(&huart1, (uint8_t *) ERROR_TEXT, sizeof(ERROR_TEXT), 1000);
 8000fda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fde:	2216      	movs	r2, #22
 8000fe0:	493d      	ldr	r1, [pc, #244]	; (80010d8 <main+0x1a4>)
 8000fe2:	4837      	ldr	r0, [pc, #220]	; (80010c0 <main+0x18c>)
 8000fe4:	f007 fcb6 	bl	8008954 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000fe8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fec:	f001 fa5c 	bl	80024a8 <HAL_Delay>
	  HAL_NVIC_SystemReset();
 8000ff0:	f003 f929 	bl	8004246 <HAL_NVIC_SystemReset>
  }

  /* Test AD5245 */
	#ifdef AD5245
  	  currentLevel = 0;
 8000ff4:	4b39      	ldr	r3, [pc, #228]	; (80010dc <main+0x1a8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
	  AD5245level(currentLevel);
 8000ffa:	4b38      	ldr	r3, [pc, #224]	; (80010dc <main+0x1a8>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff7c 	bl	8000efc <AD5245level>
	#endif

  while (1)
  {
	  if (readyData) {
 8001004:	4b36      	ldr	r3, [pc, #216]	; (80010e0 <main+0x1ac>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d052      	beq.n	80010b2 <main+0x17e>
		  #ifndef RAW_DATA_OUT
		  float maxLev = 0;
		  #endif
		  HAL_TIM_Base_Stop_IT(&htim4);
 800100c:	4830      	ldr	r0, [pc, #192]	; (80010d0 <main+0x19c>)
 800100e:	f005 fb11 	bl	8006634 <HAL_TIM_Base_Stop_IT>
		  memset(SndBuffer, 0, sizeof(SndBuffer));
 8001012:	2264      	movs	r2, #100	; 0x64
 8001014:	2100      	movs	r1, #0
 8001016:	4833      	ldr	r0, [pc, #204]	; (80010e4 <main+0x1b0>)
 8001018:	f008 fb10 	bl	800963c <memset>
		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	e017      	b.n	8001052 <main+0x11e>
			measArray[ii] = measArray[ii] / MEASURE_COUNT - avgLevel;
 8001022:	4a31      	ldr	r2, [pc, #196]	; (80010e8 <main+0x1b4>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	edd3 7a00 	vldr	s15, [r3]
 800102e:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001032:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001036:	4b2d      	ldr	r3, [pc, #180]	; (80010ec <main+0x1b8>)
 8001038:	edd3 7a00 	vldr	s15, [r3]
 800103c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001040:	4a29      	ldr	r2, [pc, #164]	; (80010e8 <main+0x1b4>)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	4413      	add	r3, r2
 8001048:	edc3 7a00 	vstr	s15, [r3]
		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3301      	adds	r3, #1
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001058:	dbe3      	blt.n	8001022 <main+0xee>

		  #ifdef RAW_DATA_OUT
		  //for (int ii = 0; ii < CONVERSION_COUNT + REF_COUNT; ii++) {
			//	sprintf(SndBuffer, "%6.2f \n\r", convArray[ii]);

		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 800105a:	2300      	movs	r3, #0
 800105c:	603b      	str	r3, [r7, #0]
 800105e:	e017      	b.n	8001090 <main+0x15c>
				sprintf(SndBuffer, "%6.2f \n\r", hilbertArray[ii]);
 8001060:	4a23      	ldr	r2, [pc, #140]	; (80010f0 <main+0x1bc>)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	4413      	add	r3, r2
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff fa94 	bl	8000598 <__aeabi_f2d>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	491f      	ldr	r1, [pc, #124]	; (80010f4 <main+0x1c0>)
 8001076:	481b      	ldr	r0, [pc, #108]	; (80010e4 <main+0x1b0>)
 8001078:	f008 ff52 	bl	8009f20 <siprintf>
				HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 800107c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001080:	2264      	movs	r2, #100	; 0x64
 8001082:	4918      	ldr	r1, [pc, #96]	; (80010e4 <main+0x1b0>)
 8001084:	480e      	ldr	r0, [pc, #56]	; (80010c0 <main+0x18c>)
 8001086:	f007 fc65 	bl	8008954 <HAL_UART_Transmit>
		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	3301      	adds	r3, #1
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001096:	dbe3      	blt.n	8001060 <main+0x12c>
		  }
		  HAL_UART_Transmit(&huart1, (uint8_t *) "---\n\r", sizeof("---\n\r"), 1000);
 8001098:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109c:	2206      	movs	r2, #6
 800109e:	4916      	ldr	r1, [pc, #88]	; (80010f8 <main+0x1c4>)
 80010a0:	4807      	ldr	r0, [pc, #28]	; (80010c0 <main+0x18c>)
 80010a2:	f007 fc57 	bl	8008954 <HAL_UART_Transmit>
				  maxIdxAmp, maxLev, avgLevel, finishCapture,
				  204000 / ((float) 1/72 * (MEASURMENT_DALAY + finishCapture)),
				  204000 / ((float) 1/72 * (MEASURMENT_DALAY + maxIdxAmp * SAMPLE_RATE )));
		  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
		  #endif
		  HAL_TIM_Base_Start_IT(&htim4);
 80010a6:	480a      	ldr	r0, [pc, #40]	; (80010d0 <main+0x19c>)
 80010a8:	f005 fa4c 	bl	8006544 <HAL_TIM_Base_Start_IT>
		  readyData = false;
 80010ac:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <main+0x1ac>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	701a      	strb	r2, [r3, #0]
	  }
	  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
	  //HAL_Delay(100);
	  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
	  HAL_Delay(100);
 80010b2:	2064      	movs	r0, #100	; 0x64
 80010b4:	f001 f9f8 	bl	80024a8 <HAL_Delay>
	  if (readyData) {
 80010b8:	e7a4      	b.n	8001004 <main+0xd0>
 80010ba:	bf00      	nop
 80010bc:	0800c428 	.word	0x0800c428
 80010c0:	20000440 	.word	0x20000440
 80010c4:	48000400 	.word	0x48000400
 80010c8:	200001f8 	.word	0x200001f8
 80010cc:	200003a8 	.word	0x200003a8
 80010d0:	200003f4 	.word	0x200003f4
 80010d4:	0800c440 	.word	0x0800c440
 80010d8:	0800c450 	.word	0x0800c450
 80010dc:	200004d0 	.word	0x200004d0
 80010e0:	20001232 	.word	0x20001232
 80010e4:	200004d4 	.word	0x200004d4
 80010e8:	20001238 	.word	0x20001238
 80010ec:	20001234 	.word	0x20001234
 80010f0:	20000538 	.word	0x20000538
 80010f4:	0800c468 	.word	0x0800c468
 80010f8:	0800c474 	.word	0x0800c474

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b094      	sub	sp, #80	; 0x50
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0318 	add.w	r3, r7, #24
 8001106:	2238      	movs	r2, #56	; 0x38
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f008 fa96 	bl	800963c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800111e:	2000      	movs	r0, #0
 8001120:	f004 f996 	bl	8005450 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001124:	2301      	movs	r3, #1
 8001126:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001128:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800112c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800112e:	2302      	movs	r3, #2
 8001130:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001132:	2303      	movs	r3, #3
 8001134:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001136:	2304      	movs	r3, #4
 8001138:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800113a:	2355      	movs	r3, #85	; 0x55
 800113c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800113e:	2302      	movs	r3, #2
 8001140:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001142:	2302      	movs	r3, #2
 8001144:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001146:	2302      	movs	r3, #2
 8001148:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114a:	f107 0318 	add.w	r3, r7, #24
 800114e:	4618      	mov	r0, r3
 8001150:	f004 fa22 	bl	8005598 <HAL_RCC_OscConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800115a:	f000 fc01 	bl	8001960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115e:	230f      	movs	r3, #15
 8001160:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001162:	2303      	movs	r3, #3
 8001164:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800116e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001172:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001174:	1d3b      	adds	r3, r7, #4
 8001176:	2104      	movs	r1, #4
 8001178:	4618      	mov	r0, r3
 800117a:	f004 fd25 	bl	8005bc8 <HAL_RCC_ClockConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001184:	f000 fbec 	bl	8001960 <Error_Handler>
  }
}
 8001188:	bf00      	nop
 800118a:	3750      	adds	r7, #80	; 0x50
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08c      	sub	sp, #48	; 0x30
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001196:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2220      	movs	r2, #32
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f008 fa47 	bl	800963c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011ae:	4b33      	ldr	r3, [pc, #204]	; (800127c <MX_ADC1_Init+0xec>)
 80011b0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80011b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011b6:	4b31      	ldr	r3, [pc, #196]	; (800127c <MX_ADC1_Init+0xec>)
 80011b8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80011bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011be:	4b2f      	ldr	r3, [pc, #188]	; (800127c <MX_ADC1_Init+0xec>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c4:	4b2d      	ldr	r3, [pc, #180]	; (800127c <MX_ADC1_Init+0xec>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80011ca:	4b2c      	ldr	r3, [pc, #176]	; (800127c <MX_ADC1_Init+0xec>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011d0:	4b2a      	ldr	r3, [pc, #168]	; (800127c <MX_ADC1_Init+0xec>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011d6:	4b29      	ldr	r3, [pc, #164]	; (800127c <MX_ADC1_Init+0xec>)
 80011d8:	2208      	movs	r2, #8
 80011da:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011dc:	4b27      	ldr	r3, [pc, #156]	; (800127c <MX_ADC1_Init+0xec>)
 80011de:	2200      	movs	r2, #0
 80011e0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011e2:	4b26      	ldr	r3, [pc, #152]	; (800127c <MX_ADC1_Init+0xec>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80011e8:	4b24      	ldr	r3, [pc, #144]	; (800127c <MX_ADC1_Init+0xec>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ee:	4b23      	ldr	r3, [pc, #140]	; (800127c <MX_ADC1_Init+0xec>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80011f6:	4b21      	ldr	r3, [pc, #132]	; (800127c <MX_ADC1_Init+0xec>)
 80011f8:	f44f 6290 	mov.w	r2, #1152	; 0x480
 80011fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011fe:	4b1f      	ldr	r3, [pc, #124]	; (800127c <MX_ADC1_Init+0xec>)
 8001200:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001204:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001206:	4b1d      	ldr	r3, [pc, #116]	; (800127c <MX_ADC1_Init+0xec>)
 8001208:	2201      	movs	r2, #1
 800120a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800120e:	4b1b      	ldr	r3, [pc, #108]	; (800127c <MX_ADC1_Init+0xec>)
 8001210:	2200      	movs	r2, #0
 8001212:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <MX_ADC1_Init+0xec>)
 8001216:	2200      	movs	r2, #0
 8001218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800121c:	4817      	ldr	r0, [pc, #92]	; (800127c <MX_ADC1_Init+0xec>)
 800121e:	f001 fbd5 	bl	80029cc <HAL_ADC_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001228:	f000 fb9a 	bl	8001960 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800122c:	2300      	movs	r3, #0
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001234:	4619      	mov	r1, r3
 8001236:	4811      	ldr	r0, [pc, #68]	; (800127c <MX_ADC1_Init+0xec>)
 8001238:	f002 fde4 	bl	8003e04 <HAL_ADCEx_MultiModeConfigChannel>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001242:	f000 fb8d 	bl	8001960 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <MX_ADC1_Init+0xf0>)
 8001248:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800124a:	2306      	movs	r3, #6
 800124c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 800124e:	2302      	movs	r3, #2
 8001250:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001252:	237f      	movs	r3, #127	; 0x7f
 8001254:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001256:	2304      	movs	r3, #4
 8001258:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	; (800127c <MX_ADC1_Init+0xec>)
 8001264:	f001 fec8 	bl	8002ff8 <HAL_ADC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800126e:	f000 fb77 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	3730      	adds	r7, #48	; 0x30
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200001f8 	.word	0x200001f8
 8001280:	04300002 	.word	0x04300002

08001284 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001288:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <MX_I2C1_Init+0x74>)
 800128a:	4a1c      	ldr	r2, [pc, #112]	; (80012fc <MX_I2C1_Init+0x78>)
 800128c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <MX_I2C1_Init+0x74>)
 8001290:	4a1b      	ldr	r2, [pc, #108]	; (8001300 <MX_I2C1_Init+0x7c>)
 8001292:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001294:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <MX_I2C1_Init+0x74>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800129a:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <MX_I2C1_Init+0x74>)
 800129c:	2201      	movs	r2, #1
 800129e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a0:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012a6:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012be:	480e      	ldr	r0, [pc, #56]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012c0:	f003 fc38 	bl	8004b34 <HAL_I2C_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012ca:	f000 fb49 	bl	8001960 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012ce:	2100      	movs	r1, #0
 80012d0:	4809      	ldr	r0, [pc, #36]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012d2:	f004 f825 	bl	8005320 <HAL_I2CEx_ConfigAnalogFilter>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012dc:	f000 fb40 	bl	8001960 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012e0:	2100      	movs	r1, #0
 80012e2:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_I2C1_Init+0x74>)
 80012e4:	f004 f867 	bl	80053b6 <HAL_I2CEx_ConfigDigitalFilter>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012ee:	f000 fb37 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200002c4 	.word	0x200002c4
 80012fc:	40005400 	.word	0x40005400
 8001300:	30a0a7fb 	.word	0x30a0a7fb

08001304 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b09c      	sub	sp, #112	; 0x70
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001318:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001324:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
 8001334:	615a      	str	r2, [r3, #20]
 8001336:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	2234      	movs	r2, #52	; 0x34
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f008 f97c 	bl	800963c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001344:	4b5c      	ldr	r3, [pc, #368]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001346:	4a5d      	ldr	r2, [pc, #372]	; (80014bc <MX_TIM1_Init+0x1b8>)
 8001348:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800134a:	4b5b      	ldr	r3, [pc, #364]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 800134c:	2200      	movs	r2, #0
 800134e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001350:	4b59      	ldr	r3, [pc, #356]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 424;
 8001356:	4b58      	ldr	r3, [pc, #352]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001358:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
 800135c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800135e:	4b56      	ldr	r3, [pc, #344]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 13;
 8001364:	4b54      	ldr	r3, [pc, #336]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001366:	220d      	movs	r2, #13
 8001368:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800136a:	4b53      	ldr	r3, [pc, #332]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 800136c:	2280      	movs	r2, #128	; 0x80
 800136e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001370:	4851      	ldr	r0, [pc, #324]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001372:	f005 f88f 	bl	8006494 <HAL_TIM_Base_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800137c:	f000 faf0 	bl	8001960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001380:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001384:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001386:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800138a:	4619      	mov	r1, r3
 800138c:	484a      	ldr	r0, [pc, #296]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 800138e:	f006 f8ef 	bl	8007570 <HAL_TIM_ConfigClockSource>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001398:	f000 fae2 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800139c:	4846      	ldr	r0, [pc, #280]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 800139e:	f005 f978 	bl	8006692 <HAL_TIM_OC_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80013a8:	f000 fada 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 80013ac:	2108      	movs	r1, #8
 80013ae:	4842      	ldr	r0, [pc, #264]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 80013b0:	f005 fdee 	bl	8006f90 <HAL_TIM_OnePulse_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 80013ba:	f000 fad1 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013be:	2320      	movs	r3, #32
 80013c0:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ca:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013ce:	4619      	mov	r1, r3
 80013d0:	4839      	ldr	r0, [pc, #228]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 80013d2:	f007 f8e1 	bl	8008598 <HAL_TIMEx_MasterConfigSynchronization>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80013dc:	f000 fac0 	bl	8001960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80013e0:	2330      	movs	r3, #48	; 0x30
 80013e2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013e8:	2300      	movs	r3, #0
 80013ea:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013ec:	2300      	movs	r3, #0
 80013ee:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013f4:	2300      	movs	r3, #0
 80013f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013f8:	2300      	movs	r3, #0
 80013fa:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001400:	2200      	movs	r2, #0
 8001402:	4619      	mov	r1, r3
 8001404:	482c      	ldr	r0, [pc, #176]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001406:	f005 ff9d 	bl	8007344 <HAL_TIM_OC_ConfigChannel>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001410:	f000 faa6 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001414:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001418:	2204      	movs	r2, #4
 800141a:	4619      	mov	r1, r3
 800141c:	4826      	ldr	r0, [pc, #152]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 800141e:	f005 ff91 	bl	8007344 <HAL_TIM_OC_ConfigChannel>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001428:	f000 fa9a 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800142c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001430:	2208      	movs	r2, #8
 8001432:	4619      	mov	r1, r3
 8001434:	4820      	ldr	r0, [pc, #128]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 8001436:	f005 ff85 	bl	8007344 <HAL_TIM_OC_ConfigChannel>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001440:	f000 fa8e 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001444:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001448:	220c      	movs	r2, #12
 800144a:	4619      	mov	r1, r3
 800144c:	481a      	ldr	r0, [pc, #104]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 800144e:	f005 ff79 	bl	8007344 <HAL_TIM_OC_ConfigChannel>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001458:	f000 fa82 	bl	8001960 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001464:	2300      	movs	r3, #0
 8001466:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001470:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001474:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800147a:	2300      	movs	r3, #0
 800147c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001482:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001486:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800148c:	2300      	movs	r3, #0
 800148e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001490:	2300      	movs	r3, #0
 8001492:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	4619      	mov	r1, r3
 8001498:	4807      	ldr	r0, [pc, #28]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 800149a:	f007 f913 	bl	80086c4 <HAL_TIMEx_ConfigBreakDeadTime>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM1_Init+0x1a4>
  {
    Error_Handler();
 80014a4:	f000 fa5c 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80014a8:	4803      	ldr	r0, [pc, #12]	; (80014b8 <MX_TIM1_Init+0x1b4>)
 80014aa:	f000 fc13 	bl	8001cd4 <HAL_TIM_MspPostInit>

}
 80014ae:	bf00      	nop
 80014b0:	3770      	adds	r7, #112	; 0x70
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000310 	.word	0x20000310
 80014bc:	40012c00 	.word	0x40012c00

080014c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b090      	sub	sp, #64	; 0x40
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80014d4:	f107 031c 	add.w	r3, r7, #28
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e4:	f107 0310 	add.w	r3, r7, #16
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014f0:	463b      	mov	r3, r7
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014fc:	4b33      	ldr	r3, [pc, #204]	; (80015cc <MX_TIM2_Init+0x10c>)
 80014fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001502:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001504:	4b31      	ldr	r3, [pc, #196]	; (80015cc <MX_TIM2_Init+0x10c>)
 8001506:	2200      	movs	r2, #0
 8001508:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150a:	4b30      	ldr	r3, [pc, #192]	; (80015cc <MX_TIM2_Init+0x10c>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001510:	4b2e      	ldr	r3, [pc, #184]	; (80015cc <MX_TIM2_Init+0x10c>)
 8001512:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001516:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001518:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <MX_TIM2_Init+0x10c>)
 800151a:	2200      	movs	r2, #0
 800151c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800151e:	4b2b      	ldr	r3, [pc, #172]	; (80015cc <MX_TIM2_Init+0x10c>)
 8001520:	2280      	movs	r2, #128	; 0x80
 8001522:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001524:	4829      	ldr	r0, [pc, #164]	; (80015cc <MX_TIM2_Init+0x10c>)
 8001526:	f004 ffb5 	bl	8006494 <HAL_TIM_Base_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001530:	f000 fa16 	bl	8001960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001534:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001538:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800153a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800153e:	4619      	mov	r1, r3
 8001540:	4822      	ldr	r0, [pc, #136]	; (80015cc <MX_TIM2_Init+0x10c>)
 8001542:	f006 f815 	bl	8007570 <HAL_TIM_ConfigClockSource>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800154c:	f000 fa08 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001550:	481e      	ldr	r0, [pc, #120]	; (80015cc <MX_TIM2_Init+0x10c>)
 8001552:	f005 faad 	bl	8006ab0 <HAL_TIM_IC_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800155c:	f000 fa00 	bl	8001960 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001560:	2304      	movs	r3, #4
 8001562:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001564:	2320      	movs	r3, #32
 8001566:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	4619      	mov	r1, r3
 800156e:	4817      	ldr	r0, [pc, #92]	; (80015cc <MX_TIM2_Init+0x10c>)
 8001570:	f006 f90a 	bl	8007788 <HAL_TIM_SlaveConfigSynchro>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_TIM2_Init+0xbe>
  {
    Error_Handler();
 800157a:	f000 f9f1 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157e:	2300      	movs	r3, #0
 8001580:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001582:	2300      	movs	r3, #0
 8001584:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001586:	f107 0310 	add.w	r3, r7, #16
 800158a:	4619      	mov	r1, r3
 800158c:	480f      	ldr	r0, [pc, #60]	; (80015cc <MX_TIM2_Init+0x10c>)
 800158e:	f007 f803 	bl	8008598 <HAL_TIMEx_MasterConfigSynchronization>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001598:	f000 f9e2 	bl	8001960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800159c:	2300      	movs	r3, #0
 800159e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80015a0:	2301      	movs	r3, #1
 80015a2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80015ac:	463b      	mov	r3, r7
 80015ae:	2204      	movs	r2, #4
 80015b0:	4619      	mov	r1, r3
 80015b2:	4806      	ldr	r0, [pc, #24]	; (80015cc <MX_TIM2_Init+0x10c>)
 80015b4:	f005 ff40 	bl	8007438 <HAL_TIM_IC_ConfigChannel>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 80015be:	f000 f9cf 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	3740      	adds	r7, #64	; 0x40
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000035c 	.word	0x2000035c

080015d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b094      	sub	sp, #80	; 0x50
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80015e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f4:	f107 0320 	add.w	r3, r7, #32
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]
 800160e:	615a      	str	r2, [r3, #20]
 8001610:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001612:	4b37      	ldr	r3, [pc, #220]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001614:	4a37      	ldr	r2, [pc, #220]	; (80016f4 <MX_TIM3_Init+0x124>)
 8001616:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001618:	4b35      	ldr	r3, [pc, #212]	; (80016f0 <MX_TIM3_Init+0x120>)
 800161a:	2200      	movs	r2, #0
 800161c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001624:	4b32      	ldr	r3, [pc, #200]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001626:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800162a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162c:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <MX_TIM3_Init+0x120>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001632:	4b2f      	ldr	r3, [pc, #188]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001634:	2280      	movs	r2, #128	; 0x80
 8001636:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001638:	482d      	ldr	r0, [pc, #180]	; (80016f0 <MX_TIM3_Init+0x120>)
 800163a:	f004 ff2b 	bl	8006494 <HAL_TIM_Base_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001644:	f000 f98c 	bl	8001960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800164c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800164e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001652:	4619      	mov	r1, r3
 8001654:	4826      	ldr	r0, [pc, #152]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001656:	f005 ff8b 	bl	8007570 <HAL_TIM_ConfigClockSource>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001660:	f000 f97e 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001664:	4822      	ldr	r0, [pc, #136]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001666:	f005 f814 	bl	8006692 <HAL_TIM_OC_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8001670:	f000 f976 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8001674:	2108      	movs	r1, #8
 8001676:	481e      	ldr	r0, [pc, #120]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001678:	f005 fc8a 	bl	8006f90 <HAL_TIM_OnePulse_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8001682:	f000 f96d 	bl	8001960 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001686:	2306      	movs	r3, #6
 8001688:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800168a:	2300      	movs	r3, #0
 800168c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800168e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001692:	4619      	mov	r1, r3
 8001694:	4816      	ldr	r0, [pc, #88]	; (80016f0 <MX_TIM3_Init+0x120>)
 8001696:	f006 f877 	bl	8007788 <HAL_TIM_SlaveConfigSynchro>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80016a0:	f000 f95e 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016a4:	2320      	movs	r3, #32
 80016a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016ac:	f107 0320 	add.w	r3, r7, #32
 80016b0:	4619      	mov	r1, r3
 80016b2:	480f      	ldr	r0, [pc, #60]	; (80016f0 <MX_TIM3_Init+0x120>)
 80016b4:	f006 ff70 	bl	8008598 <HAL_TIMEx_MasterConfigSynchronization>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM3_Init+0xf2>
  {
    Error_Handler();
 80016be:	f000 f94f 	bl	8001960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80016c2:	2310      	movs	r3, #16
 80016c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	2200      	movs	r2, #0
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	; (80016f0 <MX_TIM3_Init+0x120>)
 80016da:	f005 fe33 	bl	8007344 <HAL_TIM_OC_ConfigChannel>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80016e4:	f000 f93c 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	3750      	adds	r7, #80	; 0x50
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	200003a8 	.word	0x200003a8
 80016f4:	40000400 	.word	0x40000400

080016f8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fe:	f107 0310 	add.w	r3, r7, #16
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001716:	4b1d      	ldr	r3, [pc, #116]	; (800178c <MX_TIM4_Init+0x94>)
 8001718:	4a1d      	ldr	r2, [pc, #116]	; (8001790 <MX_TIM4_Init+0x98>)
 800171a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 12;
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <MX_TIM4_Init+0x94>)
 800171e:	220c      	movs	r2, #12
 8001720:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001722:	4b1a      	ldr	r3, [pc, #104]	; (800178c <MX_TIM4_Init+0x94>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <MX_TIM4_Init+0x94>)
 800172a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800172e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001730:	4b16      	ldr	r3, [pc, #88]	; (800178c <MX_TIM4_Init+0x94>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001736:	4b15      	ldr	r3, [pc, #84]	; (800178c <MX_TIM4_Init+0x94>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800173c:	4813      	ldr	r0, [pc, #76]	; (800178c <MX_TIM4_Init+0x94>)
 800173e:	f004 fea9 	bl	8006494 <HAL_TIM_Base_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001748:	f000 f90a 	bl	8001960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800174c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001750:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001752:	f107 0310 	add.w	r3, r7, #16
 8001756:	4619      	mov	r1, r3
 8001758:	480c      	ldr	r0, [pc, #48]	; (800178c <MX_TIM4_Init+0x94>)
 800175a:	f005 ff09 	bl	8007570 <HAL_TIM_ConfigClockSource>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001764:	f000 f8fc 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001768:	2300      	movs	r3, #0
 800176a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	4619      	mov	r1, r3
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <MX_TIM4_Init+0x94>)
 8001776:	f006 ff0f 	bl	8008598 <HAL_TIMEx_MasterConfigSynchronization>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001780:	f000 f8ee 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001784:	bf00      	nop
 8001786:	3720      	adds	r7, #32
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	200003f4 	.word	0x200003f4
 8001790:	40000800 	.word	0x40000800

08001794 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001798:	4b22      	ldr	r3, [pc, #136]	; (8001824 <MX_USART1_UART_Init+0x90>)
 800179a:	4a23      	ldr	r2, [pc, #140]	; (8001828 <MX_USART1_UART_Init+0x94>)
 800179c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800179e:	4b21      	ldr	r3, [pc, #132]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017a6:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017ac:	4b1d      	ldr	r3, [pc, #116]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017b2:	4b1c      	ldr	r3, [pc, #112]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017b8:	4b1a      	ldr	r3, [pc, #104]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017ba:	220c      	movs	r2, #12
 80017bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017be:	4b19      	ldr	r3, [pc, #100]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c4:	4b17      	ldr	r3, [pc, #92]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ca:	4b16      	ldr	r3, [pc, #88]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017d0:	4b14      	ldr	r3, [pc, #80]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017d6:	4b13      	ldr	r3, [pc, #76]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017d8:	2200      	movs	r2, #0
 80017da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017dc:	4811      	ldr	r0, [pc, #68]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017de:	f007 f869 	bl	80088b4 <HAL_UART_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80017e8:	f000 f8ba 	bl	8001960 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ec:	2100      	movs	r1, #0
 80017ee:	480d      	ldr	r0, [pc, #52]	; (8001824 <MX_USART1_UART_Init+0x90>)
 80017f0:	f007 fe30 	bl	8009454 <HAL_UARTEx_SetTxFifoThreshold>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80017fa:	f000 f8b1 	bl	8001960 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017fe:	2100      	movs	r1, #0
 8001800:	4808      	ldr	r0, [pc, #32]	; (8001824 <MX_USART1_UART_Init+0x90>)
 8001802:	f007 fe65 	bl	80094d0 <HAL_UARTEx_SetRxFifoThreshold>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800180c:	f000 f8a8 	bl	8001960 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001810:	4804      	ldr	r0, [pc, #16]	; (8001824 <MX_USART1_UART_Init+0x90>)
 8001812:	f007 fde6 	bl	80093e2 <HAL_UARTEx_DisableFifoMode>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800181c:	f000 f8a0 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000440 	.word	0x20000440
 8001828:	40013800 	.word	0x40013800

0800182c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001832:	4b12      	ldr	r3, [pc, #72]	; (800187c <MX_DMA_Init+0x50>)
 8001834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001836:	4a11      	ldr	r2, [pc, #68]	; (800187c <MX_DMA_Init+0x50>)
 8001838:	f043 0304 	orr.w	r3, r3, #4
 800183c:	6493      	str	r3, [r2, #72]	; 0x48
 800183e:	4b0f      	ldr	r3, [pc, #60]	; (800187c <MX_DMA_Init+0x50>)
 8001840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001842:	f003 0304 	and.w	r3, r3, #4
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <MX_DMA_Init+0x50>)
 800184c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800184e:	4a0b      	ldr	r2, [pc, #44]	; (800187c <MX_DMA_Init+0x50>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6493      	str	r3, [r2, #72]	; 0x48
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <MX_DMA_Init+0x50>)
 8001858:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	200b      	movs	r0, #11
 8001868:	f002 fcc5 	bl	80041f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800186c:	200b      	movs	r0, #11
 800186e:	f002 fcdc 	bl	800422a <HAL_NVIC_EnableIRQ>

}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000

08001880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	; 0x28
 8001884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
 8001894:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001896:	4b2f      	ldr	r3, [pc, #188]	; (8001954 <MX_GPIO_Init+0xd4>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189a:	4a2e      	ldr	r2, [pc, #184]	; (8001954 <MX_GPIO_Init+0xd4>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a2:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ae:	4b29      	ldr	r3, [pc, #164]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b2:	4a28      	ldr	r2, [pc, #160]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018b4:	f043 0320 	orr.w	r3, r3, #32
 80018b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ba:	4b26      	ldr	r3, [pc, #152]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018be:	f003 0320 	and.w	r3, r3, #32
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	4b23      	ldr	r3, [pc, #140]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ca:	4a22      	ldr	r2, [pc, #136]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018d2:	4b20      	ldr	r3, [pc, #128]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e2:	4a1c      	ldr	r2, [pc, #112]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ea:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <MX_GPIO_Init+0xd4>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018fc:	4816      	ldr	r0, [pc, #88]	; (8001958 <MX_GPIO_Init+0xd8>)
 80018fe:	f003 f901 	bl	8004b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, selZ1_Pin|selZ2_Pin|selZ3_Pin|selZ4_Pin, GPIO_PIN_RESET);
 8001902:	2200      	movs	r2, #0
 8001904:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8001908:	4814      	ldr	r0, [pc, #80]	; (800195c <MX_GPIO_Init+0xdc>)
 800190a:	f003 f8fb 	bl	8004b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800190e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	2301      	movs	r3, #1
 8001916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	2300      	movs	r3, #0
 800191e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	480c      	ldr	r0, [pc, #48]	; (8001958 <MX_GPIO_Init+0xd8>)
 8001928:	f002 ff6a 	bl	8004800 <HAL_GPIO_Init>

  /*Configure GPIO pins : selZ1_Pin selZ2_Pin selZ3_Pin selZ4_Pin */
  GPIO_InitStruct.Pin = selZ1_Pin|selZ2_Pin|selZ3_Pin|selZ4_Pin;
 800192c:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001932:	2301      	movs	r3, #1
 8001934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193a:	2300      	movs	r3, #0
 800193c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	4805      	ldr	r0, [pc, #20]	; (800195c <MX_GPIO_Init+0xdc>)
 8001946:	f002 ff5b 	bl	8004800 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800194a:	bf00      	nop
 800194c:	3728      	adds	r7, #40	; 0x28
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40021000 	.word	0x40021000
 8001958:	48000800 	.word	0x48000800
 800195c:	48000400 	.word	0x48000400

08001960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001964:	b672      	cpsid	i
}
 8001966:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001968:	e7fe      	b.n	8001968 <Error_Handler+0x8>
	...

0800196c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <HAL_MspInit+0x44>)
 8001974:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001976:	4a0e      	ldr	r2, [pc, #56]	; (80019b0 <HAL_MspInit+0x44>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6613      	str	r3, [r2, #96]	; 0x60
 800197e:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <HAL_MspInit+0x44>)
 8001980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_MspInit+0x44>)
 800198c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800198e:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_MspInit+0x44>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001994:	6593      	str	r3, [r2, #88]	; 0x58
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_MspInit+0x44>)
 8001998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800199a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000

080019b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b09e      	sub	sp, #120	; 0x78
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019cc:	f107 0310 	add.w	r3, r7, #16
 80019d0:	2254      	movs	r2, #84	; 0x54
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f007 fe31 	bl	800963c <memset>
  if(hadc->Instance==ADC1)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019e2:	d15f      	bne.n	8001aa4 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80019e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80019ea:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80019ee:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f0:	f107 0310 	add.w	r3, r7, #16
 80019f4:	4618      	mov	r0, r3
 80019f6:	f004 faff 	bl	8005ff8 <HAL_RCCEx_PeriphCLKConfig>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001a00:	f7ff ffae 	bl	8001960 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001a04:	4b29      	ldr	r3, [pc, #164]	; (8001aac <HAL_ADC_MspInit+0xf8>)
 8001a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a08:	4a28      	ldr	r2, [pc, #160]	; (8001aac <HAL_ADC_MspInit+0xf8>)
 8001a0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a10:	4b26      	ldr	r3, [pc, #152]	; (8001aac <HAL_ADC_MspInit+0xf8>)
 8001a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1c:	4b23      	ldr	r3, [pc, #140]	; (8001aac <HAL_ADC_MspInit+0xf8>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a20:	4a22      	ldr	r2, [pc, #136]	; (8001aac <HAL_ADC_MspInit+0xf8>)
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a28:	4b20      	ldr	r3, [pc, #128]	; (8001aac <HAL_ADC_MspInit+0xf8>)
 8001a2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2c:	f003 0301 	and.w	r3, r3, #1
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = AIn_Pin;
 8001a34:	2301      	movs	r3, #1
 8001a36:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(AIn_GPIO_Port, &GPIO_InitStruct);
 8001a40:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001a44:	4619      	mov	r1, r3
 8001a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4a:	f002 fed9 	bl	8004800 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a4e:	4b18      	ldr	r3, [pc, #96]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a50:	4a18      	ldr	r2, [pc, #96]	; (8001ab4 <HAL_ADC_MspInit+0x100>)
 8001a52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001a54:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a56:	2205      	movs	r2, #5
 8001a58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a60:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a68:	2280      	movs	r2, #128	; 0x80
 8001a6a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a6c:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a72:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a74:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a7a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001a7c:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a88:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a8a:	f002 fbed 	bl	8004268 <HAL_DMA_Init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001a94:	f7ff ff64 	bl	8001960 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a05      	ldr	r2, [pc, #20]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001a9c:	655a      	str	r2, [r3, #84]	; 0x54
 8001a9e:	4a04      	ldr	r2, [pc, #16]	; (8001ab0 <HAL_ADC_MspInit+0xfc>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001aa4:	bf00      	nop
 8001aa6:	3778      	adds	r7, #120	; 0x78
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	20000264 	.word	0x20000264
 8001ab4:	40020008 	.word	0x40020008

08001ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b0a0      	sub	sp, #128	; 0x80
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ad0:	f107 0318 	add.w	r3, r7, #24
 8001ad4:	2254      	movs	r2, #84	; 0x54
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f007 fdaf 	bl	800963c <memset>
  if(hi2c->Instance==I2C1)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a2e      	ldr	r2, [pc, #184]	; (8001b9c <HAL_I2C_MspInit+0xe4>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d154      	bne.n	8001b92 <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ae8:	2340      	movs	r3, #64	; 0x40
 8001aea:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001aec:	2300      	movs	r3, #0
 8001aee:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001af0:	f107 0318 	add.w	r3, r7, #24
 8001af4:	4618      	mov	r0, r3
 8001af6:	f004 fa7f 	bl	8005ff8 <HAL_RCCEx_PeriphCLKConfig>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b00:	f7ff ff2e 	bl	8001960 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b04:	4b26      	ldr	r3, [pc, #152]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b08:	4a25      	ldr	r2, [pc, #148]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b0a:	f043 0301 	orr.w	r3, r3, #1
 8001b0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b10:	4b23      	ldr	r3, [pc, #140]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1c:	4b20      	ldr	r3, [pc, #128]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b20:	4a1f      	ldr	r2, [pc, #124]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b22:	f043 0302 	orr.w	r3, r3, #2
 8001b26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b28:	4b1d      	ldr	r3, [pc, #116]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin;
 8001b34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b38:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b3a:	2312      	movs	r3, #18
 8001b3c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b42:	2300      	movs	r3, #0
 8001b44:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b46:	2304      	movs	r3, #4
 8001b48:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b4e:	4619      	mov	r1, r3
 8001b50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b54:	f002 fe54 	bl	8004800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDA_Pin;
 8001b58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b5c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b5e:	2312      	movs	r3, #18
 8001b60:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b62:	2301      	movs	r3, #1
 8001b64:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b66:	2300      	movs	r3, #0
 8001b68:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001b6e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b72:	4619      	mov	r1, r3
 8001b74:	480b      	ldr	r0, [pc, #44]	; (8001ba4 <HAL_I2C_MspInit+0xec>)
 8001b76:	f002 fe43 	bl	8004800 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7e:	4a08      	ldr	r2, [pc, #32]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b84:	6593      	str	r3, [r2, #88]	; 0x58
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_I2C_MspInit+0xe8>)
 8001b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b92:	bf00      	nop
 8001b94:	3780      	adds	r7, #128	; 0x80
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40005400 	.word	0x40005400
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	48000400 	.word	0x48000400

08001ba8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08c      	sub	sp, #48	; 0x30
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a3e      	ldr	r2, [pc, #248]	; (8001cc0 <HAL_TIM_Base_MspInit+0x118>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d10c      	bne.n	8001be4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bca:	4b3e      	ldr	r3, [pc, #248]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001bcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bce:	4a3d      	ldr	r2, [pc, #244]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001bd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bd4:	6613      	str	r3, [r2, #96]	; 0x60
 8001bd6:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001bd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bde:	61bb      	str	r3, [r7, #24]
 8001be0:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001be2:	e068      	b.n	8001cb6 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM2)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bec:	d130      	bne.n	8001c50 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bee:	4b35      	ldr	r3, [pc, #212]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf2:	4a34      	ldr	r2, [pc, #208]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6593      	str	r3, [r2, #88]	; 0x58
 8001bfa:	4b32      	ldr	r3, [pc, #200]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	617b      	str	r3, [r7, #20]
 8001c04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	4b2f      	ldr	r3, [pc, #188]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	4a2e      	ldr	r2, [pc, #184]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c12:	4b2c      	ldr	r3, [pc, #176]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = capture_Pin;
 8001c1e:	2308      	movs	r3, #8
 8001c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(capture_GPIO_Port, &GPIO_InitStruct);
 8001c32:	f107 031c 	add.w	r3, r7, #28
 8001c36:	4619      	mov	r1, r3
 8001c38:	4823      	ldr	r0, [pc, #140]	; (8001cc8 <HAL_TIM_Base_MspInit+0x120>)
 8001c3a:	f002 fde1 	bl	8004800 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2100      	movs	r1, #0
 8001c42:	201c      	movs	r0, #28
 8001c44:	f002 fad7 	bl	80041f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c48:	201c      	movs	r0, #28
 8001c4a:	f002 faee 	bl	800422a <HAL_NVIC_EnableIRQ>
}
 8001c4e:	e032      	b.n	8001cb6 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM3)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a1d      	ldr	r2, [pc, #116]	; (8001ccc <HAL_TIM_Base_MspInit+0x124>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d114      	bne.n	8001c84 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c5a:	4b1a      	ldr	r3, [pc, #104]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5e:	4a19      	ldr	r2, [pc, #100]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6593      	str	r3, [r2, #88]	; 0x58
 8001c66:	4b17      	ldr	r3, [pc, #92]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2100      	movs	r1, #0
 8001c76:	201d      	movs	r0, #29
 8001c78:	f002 fabd 	bl	80041f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c7c:	201d      	movs	r0, #29
 8001c7e:	f002 fad4 	bl	800422a <HAL_NVIC_EnableIRQ>
}
 8001c82:	e018      	b.n	8001cb6 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM4)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a11      	ldr	r2, [pc, #68]	; (8001cd0 <HAL_TIM_Base_MspInit+0x128>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d113      	bne.n	8001cb6 <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c8e:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c92:	4a0c      	ldr	r2, [pc, #48]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c94:	f043 0304 	orr.w	r3, r3, #4
 8001c98:	6593      	str	r3, [r2, #88]	; 0x58
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <HAL_TIM_Base_MspInit+0x11c>)
 8001c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	201e      	movs	r0, #30
 8001cac:	f002 faa3 	bl	80041f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001cb0:	201e      	movs	r0, #30
 8001cb2:	f002 faba 	bl	800422a <HAL_NVIC_EnableIRQ>
}
 8001cb6:	bf00      	nop
 8001cb8:	3730      	adds	r7, #48	; 0x30
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40012c00 	.word	0x40012c00
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	48000400 	.word	0x48000400
 8001ccc:	40000400 	.word	0x40000400
 8001cd0:	40000800 	.word	0x40000800

08001cd4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 030c 	add.w	r3, r7, #12
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a1b      	ldr	r2, [pc, #108]	; (8001d60 <HAL_TIM_MspPostInit+0x8c>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d12f      	bne.n	8001d56 <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <HAL_TIM_MspPostInit+0x90>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfa:	4a1a      	ldr	r2, [pc, #104]	; (8001d64 <HAL_TIM_MspPostInit+0x90>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d02:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <HAL_TIM_MspPostInit+0x90>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Z1_Pin|Z2_Pin|Z3_Pin;
 8001d0e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001d12:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d20:	2306      	movs	r3, #6
 8001d22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d24:	f107 030c 	add.w	r3, r7, #12
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2e:	f002 fd67 	bl	8004800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Z4_Pin;
 8001d32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8001d44:	230b      	movs	r3, #11
 8001d46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Z4_GPIO_Port, &GPIO_InitStruct);
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d52:	f002 fd55 	bl	8004800 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d56:	bf00      	nop
 8001d58:	3720      	adds	r7, #32
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40012c00 	.word	0x40012c00
 8001d64:	40021000 	.word	0x40021000

08001d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b09e      	sub	sp, #120	; 0x78
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	2254      	movs	r2, #84	; 0x54
 8001d86:	2100      	movs	r1, #0
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f007 fc57 	bl	800963c <memset>
  if(huart->Instance==USART1)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <HAL_UART_MspInit+0xa4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d135      	bne.n	8001e04 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001da0:	f107 0310 	add.w	r3, r7, #16
 8001da4:	4618      	mov	r0, r3
 8001da6:	f004 f927 	bl	8005ff8 <HAL_RCCEx_PeriphCLKConfig>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001db0:	f7ff fdd6 	bl	8001960 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001db4:	4b16      	ldr	r3, [pc, #88]	; (8001e10 <HAL_UART_MspInit+0xa8>)
 8001db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001db8:	4a15      	ldr	r2, [pc, #84]	; (8001e10 <HAL_UART_MspInit+0xa8>)
 8001dba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dbe:	6613      	str	r3, [r2, #96]	; 0x60
 8001dc0:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <HAL_UART_MspInit+0xa8>)
 8001dc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dcc:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <HAL_UART_MspInit+0xa8>)
 8001dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd0:	4a0f      	ldr	r2, [pc, #60]	; (8001e10 <HAL_UART_MspInit+0xa8>)
 8001dd2:	f043 0302 	orr.w	r3, r3, #2
 8001dd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dd8:	4b0d      	ldr	r3, [pc, #52]	; (8001e10 <HAL_UART_MspInit+0xa8>)
 8001dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8001de4:	23c0      	movs	r3, #192	; 0xc0
 8001de6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de8:	2302      	movs	r3, #2
 8001dea:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df0:	2300      	movs	r3, #0
 8001df2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001df4:	2307      	movs	r3, #7
 8001df6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4805      	ldr	r0, [pc, #20]	; (8001e14 <HAL_UART_MspInit+0xac>)
 8001e00:	f002 fcfe 	bl	8004800 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e04:	bf00      	nop
 8001e06:	3778      	adds	r7, #120	; 0x78
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40013800 	.word	0x40013800
 8001e10:	40021000 	.word	0x40021000
 8001e14:	48000400 	.word	0x48000400

08001e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e1c:	e7fe      	b.n	8001e1c <NMI_Handler+0x4>

08001e1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e22:	e7fe      	b.n	8001e22 <HardFault_Handler+0x4>

08001e24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e28:	e7fe      	b.n	8001e28 <MemManage_Handler+0x4>

08001e2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2e:	e7fe      	b.n	8001e2e <BusFault_Handler+0x4>

08001e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <UsageFault_Handler+0x4>

08001e36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e64:	f000 fb02 	bl	800246c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if ( (haftConf--) == 0) { // Половина преобразования
 8001e72:	4b8d      	ldr	r3, [pc, #564]	; (80020a8 <DMA1_Channel1_IRQHandler+0x23c>)
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	1e5a      	subs	r2, r3, #1
 8001e78:	b291      	uxth	r1, r2
 8001e7a:	4a8b      	ldr	r2, [pc, #556]	; (80020a8 <DMA1_Channel1_IRQHandler+0x23c>)
 8001e7c:	8011      	strh	r1, [r2, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f040 810b 	bne.w	800209a <DMA1_Channel1_IRQHandler+0x22e>
			LED_PULSE
 8001e84:	2201      	movs	r2, #1
 8001e86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e8a:	4888      	ldr	r0, [pc, #544]	; (80020ac <DMA1_Channel1_IRQHandler+0x240>)
 8001e8c:	f002 fe3a 	bl	8004b04 <HAL_GPIO_WritePin>
 8001e90:	2200      	movs	r2, #0
 8001e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e96:	4885      	ldr	r0, [pc, #532]	; (80020ac <DMA1_Channel1_IRQHandler+0x240>)
 8001e98:	f002 fe34 	bl	8004b04 <HAL_GPIO_WritePin>
		HAL_ADC_Stop_DMA(&hadc1);
 8001e9c:	4884      	ldr	r0, [pc, #528]	; (80020b0 <DMA1_Channel1_IRQHandler+0x244>)
 8001e9e:	f001 f82b 	bl	8002ef8 <HAL_ADC_Stop_DMA>
		if (ajustCount++ > AJUST_DELAY) {
 8001ea2:	4b84      	ldr	r3, [pc, #528]	; (80020b4 <DMA1_Channel1_IRQHandler+0x248>)
 8001ea4:	881b      	ldrh	r3, [r3, #0]
 8001ea6:	1c5a      	adds	r2, r3, #1
 8001ea8:	b291      	uxth	r1, r2
 8001eaa:	4a82      	ldr	r2, [pc, #520]	; (80020b4 <DMA1_Channel1_IRQHandler+0x248>)
 8001eac:	8011      	strh	r1, [r2, #0]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	f240 80f3 	bls.w	800209a <DMA1_Channel1_IRQHandler+0x22e>
			/* Автоматическая регулировка уровня сигнала */
			ajustCount = 0;
 8001eb4:	4b7f      	ldr	r3, [pc, #508]	; (80020b4 <DMA1_Channel1_IRQHandler+0x248>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	801a      	strh	r2, [r3, #0]
			maxLevel = 0, minLevel = 4096, avgLevel = 0;;
 8001eba:	4b7f      	ldr	r3, [pc, #508]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	801a      	strh	r2, [r3, #0]
 8001ec0:	4b7e      	ldr	r3, [pc, #504]	; (80020bc <DMA1_Channel1_IRQHandler+0x250>)
 8001ec2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ec6:	801a      	strh	r2, [r3, #0]
 8001ec8:	4b7d      	ldr	r3, [pc, #500]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
			for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	607b      	str	r3, [r7, #4]
 8001ed4:	e02e      	b.n	8001f34 <DMA1_Channel1_IRQHandler+0xc8>
				avgLevel = avgLevel + adcBuffer[ii];
 8001ed6:	4a7b      	ldr	r2, [pc, #492]	; (80020c4 <DMA1_Channel1_IRQHandler+0x258>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ede:	ee07 3a90 	vmov	s15, r3
 8001ee2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee6:	4b76      	ldr	r3, [pc, #472]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001ee8:	edd3 7a00 	vldr	s15, [r3]
 8001eec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef0:	4b73      	ldr	r3, [pc, #460]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001ef2:	edc3 7a00 	vstr	s15, [r3]
				if (maxLevel < adcBuffer[ii]) {
 8001ef6:	4a73      	ldr	r2, [pc, #460]	; (80020c4 <DMA1_Channel1_IRQHandler+0x258>)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001efe:	4b6e      	ldr	r3, [pc, #440]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d905      	bls.n	8001f12 <DMA1_Channel1_IRQHandler+0xa6>
					maxLevel = adcBuffer[ii];
 8001f06:	4a6f      	ldr	r2, [pc, #444]	; (80020c4 <DMA1_Channel1_IRQHandler+0x258>)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f0e:	4b6a      	ldr	r3, [pc, #424]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001f10:	801a      	strh	r2, [r3, #0]
				}
				if (minLevel > adcBuffer[ii]) {
 8001f12:	4a6c      	ldr	r2, [pc, #432]	; (80020c4 <DMA1_Channel1_IRQHandler+0x258>)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f1a:	4b68      	ldr	r3, [pc, #416]	; (80020bc <DMA1_Channel1_IRQHandler+0x250>)
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d205      	bcs.n	8001f2e <DMA1_Channel1_IRQHandler+0xc2>
					minLevel = adcBuffer[ii];
 8001f22:	4a68      	ldr	r2, [pc, #416]	; (80020c4 <DMA1_Channel1_IRQHandler+0x258>)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f2a:	4b64      	ldr	r3, [pc, #400]	; (80020bc <DMA1_Channel1_IRQHandler+0x250>)
 8001f2c:	801a      	strh	r2, [r3, #0]
			for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3301      	adds	r3, #1
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f3a:	dbcc      	blt.n	8001ed6 <DMA1_Channel1_IRQHandler+0x6a>
				}
			}
			avgLevel = avgLevel / CONVERSION_COUNT;
 8001f3c:	4b60      	ldr	r3, [pc, #384]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f3e:	ed93 7a00 	vldr	s14, [r3]
 8001f42:	eddf 6a61 	vldr	s13, [pc, #388]	; 80020c8 <DMA1_Channel1_IRQHandler+0x25c>
 8001f46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f4a:	4b5d      	ldr	r3, [pc, #372]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f4c:	edc3 7a00 	vstr	s15, [r3]
			if (abs(minLevel - avgLevel) > abs(maxLevel - avgLevel)) {
 8001f50:	4b5a      	ldr	r3, [pc, #360]	; (80020bc <DMA1_Channel1_IRQHandler+0x250>)
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	ee07 3a90 	vmov	s15, r3
 8001f58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f5c:	4b58      	ldr	r3, [pc, #352]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f6a:	ee17 3a90 	vmov	r3, s15
 8001f6e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001f72:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001f76:	4b50      	ldr	r3, [pc, #320]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	ee07 3a90 	vmov	s15, r3
 8001f7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f82:	4b4f      	ldr	r3, [pc, #316]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001f84:	edd3 7a00 	vldr	s15, [r3]
 8001f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f90:	ee17 3a90 	vmov	r3, s15
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	bfb8      	it	lt
 8001f98:	425b      	neglt	r3, r3
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	dd15      	ble.n	8001fca <DMA1_Channel1_IRQHandler+0x15e>
				maxLevel = abs(minLevel - avgLevel);
 8001f9e:	4b47      	ldr	r3, [pc, #284]	; (80020bc <DMA1_Channel1_IRQHandler+0x250>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	ee07 3a90 	vmov	s15, r3
 8001fa6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001faa:	4b45      	ldr	r3, [pc, #276]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001fac:	edd3 7a00 	vldr	s15, [r3]
 8001fb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fb8:	ee17 3a90 	vmov	r3, s15
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	bfb8      	it	lt
 8001fc0:	425b      	neglt	r3, r3
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	4b3c      	ldr	r3, [pc, #240]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001fc6:	801a      	strh	r2, [r3, #0]
 8001fc8:	e014      	b.n	8001ff4 <DMA1_Channel1_IRQHandler+0x188>
			} else {
				maxLevel = abs(maxLevel - avgLevel);
 8001fca:	4b3b      	ldr	r3, [pc, #236]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	ee07 3a90 	vmov	s15, r3
 8001fd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd6:	4b3a      	ldr	r3, [pc, #232]	; (80020c0 <DMA1_Channel1_IRQHandler+0x254>)
 8001fd8:	edd3 7a00 	vldr	s15, [r3]
 8001fdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fe0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fe4:	ee17 3a90 	vmov	r3, s15
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	bfb8      	it	lt
 8001fec:	425b      	neglt	r3, r3
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	4b31      	ldr	r3, [pc, #196]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001ff2:	801a      	strh	r2, [r3, #0]
			}
			if (abs(maxLevel - NOMINAL_LEVEL) > ACURACY_LEVEL) {
 8001ff4:	4b30      	ldr	r3, [pc, #192]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	bfb8      	it	lt
 8002000:	425b      	neglt	r3, r3
 8002002:	2b64      	cmp	r3, #100	; 0x64
 8002004:	dd18      	ble.n	8002038 <DMA1_Channel1_IRQHandler+0x1cc>
				if (maxLevel - NOMINAL_LEVEL > 0) {
 8002006:	4b2c      	ldr	r3, [pc, #176]	; (80020b8 <DMA1_Channel1_IRQHandler+0x24c>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 800200e:	d909      	bls.n	8002024 <DMA1_Channel1_IRQHandler+0x1b8>
					/* Сигнал сильный, понижаем уровень */
					#ifdef AD5245
					AD5245level(currentLevel--);
 8002010:	4b2e      	ldr	r3, [pc, #184]	; (80020cc <DMA1_Channel1_IRQHandler+0x260>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	1e5a      	subs	r2, r3, #1
 8002016:	b2d1      	uxtb	r1, r2
 8002018:	4a2c      	ldr	r2, [pc, #176]	; (80020cc <DMA1_Channel1_IRQHandler+0x260>)
 800201a:	7011      	strb	r1, [r2, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f7fe ff6d 	bl	8000efc <AD5245level>
 8002022:	e03a      	b.n	800209a <DMA1_Channel1_IRQHandler+0x22e>
					#endif
				} else {
					/* Сигнал слабый, повышаем уровень */
					#ifdef AD5245
					AD5245level(currentLevel++);
 8002024:	4b29      	ldr	r3, [pc, #164]	; (80020cc <DMA1_Channel1_IRQHandler+0x260>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	1c5a      	adds	r2, r3, #1
 800202a:	b2d1      	uxtb	r1, r2
 800202c:	4a27      	ldr	r2, [pc, #156]	; (80020cc <DMA1_Channel1_IRQHandler+0x260>)
 800202e:	7011      	strb	r1, [r2, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f7fe ff63 	bl	8000efc <AD5245level>
 8002036:	e030      	b.n	800209a <DMA1_Channel1_IRQHandler+0x22e>
					#endif
				}
			} else {  /* Уровень в норме. Накапливаем данные для усреднения */
				if (mesCount < MEASURE_COUNT) {
 8002038:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <DMA1_Channel1_IRQHandler+0x264>)
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	2b0f      	cmp	r3, #15
 800203e:	d826      	bhi.n	800208e <DMA1_Channel1_IRQHandler+0x222>
					for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8002040:	2300      	movs	r3, #0
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	e018      	b.n	8002078 <DMA1_Channel1_IRQHandler+0x20c>
						measArray[ii] = measArray[ii] + adcBuffer[ii];
 8002046:	4a23      	ldr	r2, [pc, #140]	; (80020d4 <DMA1_Channel1_IRQHandler+0x268>)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	ed93 7a00 	vldr	s14, [r3]
 8002052:	4a1c      	ldr	r2, [pc, #112]	; (80020c4 <DMA1_Channel1_IRQHandler+0x258>)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800205a:	ee07 3a90 	vmov	s15, r3
 800205e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002066:	4a1b      	ldr	r2, [pc, #108]	; (80020d4 <DMA1_Channel1_IRQHandler+0x268>)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	edc3 7a00 	vstr	s15, [r3]
					for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	3301      	adds	r3, #1
 8002076:	603b      	str	r3, [r7, #0]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800207e:	dbe2      	blt.n	8002046 <DMA1_Channel1_IRQHandler+0x1da>
					}
					mesCount++;
 8002080:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <DMA1_Channel1_IRQHandler+0x264>)
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	3301      	adds	r3, #1
 8002086:	b29a      	uxth	r2, r3
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <DMA1_Channel1_IRQHandler+0x264>)
 800208a:	801a      	strh	r2, [r3, #0]
 800208c:	e005      	b.n	800209a <DMA1_Channel1_IRQHandler+0x22e>
				} else { /* Можно выполнять свертку */
					mesCount = 0;
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <DMA1_Channel1_IRQHandler+0x264>)
 8002090:	2200      	movs	r2, #0
 8002092:	801a      	strh	r2, [r3, #0]
					readyData = true;
 8002094:	4b10      	ldr	r3, [pc, #64]	; (80020d8 <DMA1_Channel1_IRQHandler+0x26c>)
 8002096:	2201      	movs	r2, #1
 8002098:	701a      	strb	r2, [r3, #0]
			}
		}
	}

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800209a:	4810      	ldr	r0, [pc, #64]	; (80020dc <DMA1_Channel1_IRQHandler+0x270>)
 800209c:	f002 fa60 	bl	8004560 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20001228 	.word	0x20001228
 80020ac:	48000800 	.word	0x48000800
 80020b0:	200001f8 	.word	0x200001f8
 80020b4:	2000122c 	.word	0x2000122c
 80020b8:	2000122e 	.word	0x2000122e
 80020bc:	20001230 	.word	0x20001230
 80020c0:	20001234 	.word	0x20001234
 80020c4:	20000e28 	.word	0x20000e28
 80020c8:	44000000 	.word	0x44000000
 80020cc:	200004d0 	.word	0x200004d0
 80020d0:	2000122a 	.word	0x2000122a
 80020d4:	20001238 	.word	0x20001238
 80020d8:	20001232 	.word	0x20001232
 80020dc:	20000264 	.word	0x20000264

080020e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020e4:	4802      	ldr	r0, [pc, #8]	; (80020f0 <TIM2_IRQHandler+0x10>)
 80020e6:	f004 ffad 	bl	8007044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	2000035c 	.word	0x2000035c

080020f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LED_PULSE
 80020f8:	2201      	movs	r2, #1
 80020fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020fe:	4807      	ldr	r0, [pc, #28]	; (800211c <TIM3_IRQHandler+0x28>)
 8002100:	f002 fd00 	bl	8004b04 <HAL_GPIO_WritePin>
 8002104:	2200      	movs	r2, #0
 8002106:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800210a:	4804      	ldr	r0, [pc, #16]	; (800211c <TIM3_IRQHandler+0x28>)
 800210c:	f002 fcfa 	bl	8004b04 <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002110:	4803      	ldr	r0, [pc, #12]	; (8002120 <TIM3_IRQHandler+0x2c>)
 8002112:	f004 ff97 	bl	8007044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	48000800 	.word	0x48000800
 8002120:	200003a8 	.word	0x200003a8

08002124 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_1);
 8002128:	2100      	movs	r1, #0
 800212a:	481c      	ldr	r0, [pc, #112]	; (800219c <TIM4_IRQHandler+0x78>)
 800212c:	f004 fc24 	bl	8006978 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8002130:	2100      	movs	r1, #0
 8002132:	481a      	ldr	r0, [pc, #104]	; (800219c <TIM4_IRQHandler+0x78>)
 8002134:	f004 fb0e 	bl	8006754 <HAL_TIM_OC_Start>
	HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8002138:	2100      	movs	r1, #0
 800213a:	4819      	ldr	r0, [pc, #100]	; (80021a0 <TIM4_IRQHandler+0x7c>)
 800213c:	f004 fe6a 	bl	8006e14 <HAL_TIM_IC_Stop_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002140:	2100      	movs	r1, #0
 8002142:	4817      	ldr	r0, [pc, #92]	; (80021a0 <TIM4_IRQHandler+0x7c>)
 8002144:	f004 fd16 	bl	8006b74 <HAL_TIM_IC_Start_IT>
	HAL_GPIO_WritePin(selZ1_GPIO_Port, selZ1_Pin, GPIO_PIN_SET);
 8002148:	2201      	movs	r2, #1
 800214a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800214e:	4815      	ldr	r0, [pc, #84]	; (80021a4 <TIM4_IRQHandler+0x80>)
 8002150:	f002 fcd8 	bl	8004b04 <HAL_GPIO_WritePin>
	haftConf = 1;
 8002154:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <TIM4_IRQHandler+0x84>)
 8002156:	2201      	movs	r2, #1
 8002158:	801a      	strh	r2, [r3, #0]
	readyCapture = true;
 800215a:	4b14      	ldr	r3, [pc, #80]	; (80021ac <TIM4_IRQHandler+0x88>)
 800215c:	2201      	movs	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]
	LED_PULSE
 8002160:	2201      	movs	r2, #1
 8002162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002166:	4812      	ldr	r0, [pc, #72]	; (80021b0 <TIM4_IRQHandler+0x8c>)
 8002168:	f002 fccc 	bl	8004b04 <HAL_GPIO_WritePin>
 800216c:	2200      	movs	r2, #0
 800216e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002172:	480f      	ldr	r0, [pc, #60]	; (80021b0 <TIM4_IRQHandler+0x8c>)
 8002174:	f002 fcc6 	bl	8004b04 <HAL_GPIO_WritePin>
	if (! readyData) {
 8002178:	4b0e      	ldr	r3, [pc, #56]	; (80021b4 <TIM4_IRQHandler+0x90>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	f083 0301 	eor.w	r3, r3, #1
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d005      	beq.n	8002192 <TIM4_IRQHandler+0x6e>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuffer, CONVERSION_COUNT);
 8002186:	f44f 7200 	mov.w	r2, #512	; 0x200
 800218a:	490b      	ldr	r1, [pc, #44]	; (80021b8 <TIM4_IRQHandler+0x94>)
 800218c:	480b      	ldr	r0, [pc, #44]	; (80021bc <TIM4_IRQHandler+0x98>)
 800218e:	f000 fddf 	bl	8002d50 <HAL_ADC_Start_DMA>
	}

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002192:	480b      	ldr	r0, [pc, #44]	; (80021c0 <TIM4_IRQHandler+0x9c>)
 8002194:	f004 ff56 	bl	8007044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000310 	.word	0x20000310
 80021a0:	2000035c 	.word	0x2000035c
 80021a4:	48000400 	.word	0x48000400
 80021a8:	20001228 	.word	0x20001228
 80021ac:	20001233 	.word	0x20001233
 80021b0:	48000800 	.word	0x48000800
 80021b4:	20001232 	.word	0x20001232
 80021b8:	20000e28 	.word	0x20000e28
 80021bc:	200001f8 	.word	0x200001f8
 80021c0:	200003f4 	.word	0x200003f4

080021c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return 1;
 80021c8:	2301      	movs	r3, #1
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <_kill>:

int _kill(int pid, int sig)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021de:	f007 fa03 	bl	80095e8 <__errno>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2216      	movs	r2, #22
 80021e6:	601a      	str	r2, [r3, #0]
  return -1;
 80021e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <_exit>:

void _exit (int status)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f7ff ffe7 	bl	80021d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002206:	e7fe      	b.n	8002206 <_exit+0x12>

08002208 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	e00a      	b.n	8002230 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800221a:	f3af 8000 	nop.w
 800221e:	4601      	mov	r1, r0
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	1c5a      	adds	r2, r3, #1
 8002224:	60ba      	str	r2, [r7, #8]
 8002226:	b2ca      	uxtb	r2, r1
 8002228:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	3301      	adds	r3, #1
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	697a      	ldr	r2, [r7, #20]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	429a      	cmp	r2, r3
 8002236:	dbf0      	blt.n	800221a <_read+0x12>
  }

  return len;
 8002238:	687b      	ldr	r3, [r7, #4]
}
 800223a:	4618      	mov	r0, r3
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b086      	sub	sp, #24
 8002246:	af00      	add	r7, sp, #0
 8002248:	60f8      	str	r0, [r7, #12]
 800224a:	60b9      	str	r1, [r7, #8]
 800224c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	e009      	b.n	8002268 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	60ba      	str	r2, [r7, #8]
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	3301      	adds	r3, #1
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	429a      	cmp	r2, r3
 800226e:	dbf1      	blt.n	8002254 <_write+0x12>
  }
  return len;
 8002270:	687b      	ldr	r3, [r7, #4]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <_close>:

int _close(int file)
{
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002286:	4618      	mov	r0, r3
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002292:	b480      	push	{r7}
 8002294:	b083      	sub	sp, #12
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
 800229a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022a2:	605a      	str	r2, [r3, #4]
  return 0;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <_isatty>:

int _isatty(int file)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022ba:	2301      	movs	r3, #1
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022ec:	4a14      	ldr	r2, [pc, #80]	; (8002340 <_sbrk+0x5c>)
 80022ee:	4b15      	ldr	r3, [pc, #84]	; (8002344 <_sbrk+0x60>)
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f8:	4b13      	ldr	r3, [pc, #76]	; (8002348 <_sbrk+0x64>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d102      	bne.n	8002306 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002300:	4b11      	ldr	r3, [pc, #68]	; (8002348 <_sbrk+0x64>)
 8002302:	4a12      	ldr	r2, [pc, #72]	; (800234c <_sbrk+0x68>)
 8002304:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002306:	4b10      	ldr	r3, [pc, #64]	; (8002348 <_sbrk+0x64>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4413      	add	r3, r2
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	429a      	cmp	r2, r3
 8002312:	d207      	bcs.n	8002324 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002314:	f007 f968 	bl	80095e8 <__errno>
 8002318:	4603      	mov	r3, r0
 800231a:	220c      	movs	r2, #12
 800231c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002322:	e009      	b.n	8002338 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002324:	4b08      	ldr	r3, [pc, #32]	; (8002348 <_sbrk+0x64>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800232a:	4b07      	ldr	r3, [pc, #28]	; (8002348 <_sbrk+0x64>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	4a05      	ldr	r2, [pc, #20]	; (8002348 <_sbrk+0x64>)
 8002334:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002336:	68fb      	ldr	r3, [r7, #12]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20020000 	.word	0x20020000
 8002344:	00000400 	.word	0x00000400
 8002348:	20001a38 	.word	0x20001a38
 800234c:	20001a50 	.word	0x20001a50

08002350 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002354:	4b06      	ldr	r3, [pc, #24]	; (8002370 <SystemInit+0x20>)
 8002356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235a:	4a05      	ldr	r2, [pc, #20]	; (8002370 <SystemInit+0x20>)
 800235c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002360:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000ed00 	.word	0xe000ed00

08002374 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002374:	480d      	ldr	r0, [pc, #52]	; (80023ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002376:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002378:	480d      	ldr	r0, [pc, #52]	; (80023b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800237a:	490e      	ldr	r1, [pc, #56]	; (80023b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800237c:	4a0e      	ldr	r2, [pc, #56]	; (80023b8 <LoopForever+0xe>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002380:	e002      	b.n	8002388 <LoopCopyDataInit>

08002382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002386:	3304      	adds	r3, #4

08002388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800238a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800238c:	d3f9      	bcc.n	8002382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800238e:	4a0b      	ldr	r2, [pc, #44]	; (80023bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002390:	4c0b      	ldr	r4, [pc, #44]	; (80023c0 <LoopForever+0x16>)
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002394:	e001      	b.n	800239a <LoopFillZerobss>

08002396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002398:	3204      	adds	r2, #4

0800239a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800239a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800239c:	d3fb      	bcc.n	8002396 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800239e:	f7ff ffd7 	bl	8002350 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023a2:	f007 f927 	bl	80095f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023a6:	f7fe fdc5 	bl	8000f34 <main>

080023aa <LoopForever>:

LoopForever:
    b LoopForever
 80023aa:	e7fe      	b.n	80023aa <LoopForever>
  ldr   r0, =_estack
 80023ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80023b8:	0800c8a4 	.word	0x0800c8a4
  ldr r2, =_sbss
 80023bc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80023c0:	20001a50 	.word	0x20001a50

080023c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023c4:	e7fe      	b.n	80023c4 <ADC1_2_IRQHandler>

080023c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023d0:	2003      	movs	r0, #3
 80023d2:	f001 ff05 	bl	80041e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023d6:	2000      	movs	r0, #0
 80023d8:	f000 f80e 	bl	80023f8 <HAL_InitTick>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d002      	beq.n	80023e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	71fb      	strb	r3, [r7, #7]
 80023e6:	e001      	b.n	80023ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023e8:	f7ff fac0 	bl	800196c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023ec:	79fb      	ldrb	r3, [r7, #7]

}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <HAL_InitTick+0x68>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d022      	beq.n	8002452 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800240c:	4b15      	ldr	r3, [pc, #84]	; (8002464 <HAL_InitTick+0x6c>)
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	4b13      	ldr	r3, [pc, #76]	; (8002460 <HAL_InitTick+0x68>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002418:	fbb1 f3f3 	udiv	r3, r1, r3
 800241c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002420:	4618      	mov	r0, r3
 8002422:	f001 ff14 	bl	800424e <HAL_SYSTICK_Config>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10f      	bne.n	800244c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b0f      	cmp	r3, #15
 8002430:	d809      	bhi.n	8002446 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002432:	2200      	movs	r2, #0
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800243a:	f001 fedc 	bl	80041f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800243e:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <HAL_InitTick+0x70>)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6013      	str	r3, [r2, #0]
 8002444:	e007      	b.n	8002456 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	73fb      	strb	r3, [r7, #15]
 800244a:	e004      	b.n	8002456 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
 8002450:	e001      	b.n	8002456 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002456:	7bfb      	ldrb	r3, [r7, #15]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	20000008 	.word	0x20000008
 8002464:	20000000 	.word	0x20000000
 8002468:	20000004 	.word	0x20000004

0800246c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <HAL_IncTick+0x1c>)
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4b05      	ldr	r3, [pc, #20]	; (800248c <HAL_IncTick+0x20>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4413      	add	r3, r2
 800247a:	4a03      	ldr	r2, [pc, #12]	; (8002488 <HAL_IncTick+0x1c>)
 800247c:	6013      	str	r3, [r2, #0]
}
 800247e:	bf00      	nop
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	20001a3c 	.word	0x20001a3c
 800248c:	20000008 	.word	0x20000008

08002490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return uwTick;
 8002494:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <HAL_GetTick+0x14>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20001a3c 	.word	0x20001a3c

080024a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024b0:	f7ff ffee 	bl	8002490 <HAL_GetTick>
 80024b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024c0:	d004      	beq.n	80024cc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80024c2:	4b09      	ldr	r3, [pc, #36]	; (80024e8 <HAL_Delay+0x40>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	4413      	add	r3, r2
 80024ca:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024cc:	bf00      	nop
 80024ce:	f7ff ffdf 	bl	8002490 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	68fa      	ldr	r2, [r7, #12]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d8f7      	bhi.n	80024ce <HAL_Delay+0x26>
  {
  }
}
 80024de:	bf00      	nop
 80024e0:	bf00      	nop
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20000008 	.word	0x20000008

080024ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	431a      	orrs	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	609a      	str	r2, [r3, #8]
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
 800251a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	609a      	str	r2, [r3, #8]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002548:	4618      	mov	r0, r3
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002554:	b480      	push	{r7}
 8002556:	b087      	sub	sp, #28
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
 8002560:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	3360      	adds	r3, #96	; 0x60
 8002566:	461a      	mov	r2, r3
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4413      	add	r3, r2
 800256e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b08      	ldr	r3, [pc, #32]	; (8002598 <LL_ADC_SetOffset+0x44>)
 8002576:	4013      	ands	r3, r2
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	4313      	orrs	r3, r2
 8002584:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800258c:	bf00      	nop
 800258e:	371c      	adds	r7, #28
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	03fff000 	.word	0x03fff000

0800259c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3360      	adds	r3, #96	; 0x60
 80025aa:	461a      	mov	r2, r3
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	3360      	adds	r3, #96	; 0x60
 80025d8:	461a      	mov	r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	431a      	orrs	r2, r3
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80025f2:	bf00      	nop
 80025f4:	371c      	adds	r7, #28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80025fe:	b480      	push	{r7}
 8002600:	b087      	sub	sp, #28
 8002602:	af00      	add	r7, sp, #0
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	3360      	adds	r3, #96	; 0x60
 800260e:	461a      	mov	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4413      	add	r3, r2
 8002616:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	431a      	orrs	r2, r3
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002628:	bf00      	nop
 800262a:	371c      	adds	r7, #28
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	3360      	adds	r3, #96	; 0x60
 8002644:	461a      	mov	r2, r3
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	4413      	add	r3, r2
 800264c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	431a      	orrs	r2, r3
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
 8002672:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	615a      	str	r2, [r3, #20]
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b087      	sub	sp, #28
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3330      	adds	r3, #48	; 0x30
 80026c6:	461a      	mov	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	0a1b      	lsrs	r3, r3, #8
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	f003 030c 	and.w	r3, r3, #12
 80026d2:	4413      	add	r3, r2
 80026d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	f003 031f 	and.w	r3, r3, #31
 80026e0:	211f      	movs	r1, #31
 80026e2:	fa01 f303 	lsl.w	r3, r1, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	401a      	ands	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	0e9b      	lsrs	r3, r3, #26
 80026ee:	f003 011f 	and.w	r1, r3, #31
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	f003 031f 	and.w	r3, r3, #31
 80026f8:	fa01 f303 	lsl.w	r3, r1, r3
 80026fc:	431a      	orrs	r2, r3
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002702:	bf00      	nop
 8002704:	371c      	adds	r7, #28
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800270e:	b480      	push	{r7}
 8002710:	b087      	sub	sp, #28
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	3314      	adds	r3, #20
 800271e:	461a      	mov	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	0e5b      	lsrs	r3, r3, #25
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	4413      	add	r3, r2
 800272c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	0d1b      	lsrs	r3, r3, #20
 8002736:	f003 031f 	and.w	r3, r3, #31
 800273a:	2107      	movs	r1, #7
 800273c:	fa01 f303 	lsl.w	r3, r1, r3
 8002740:	43db      	mvns	r3, r3
 8002742:	401a      	ands	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	0d1b      	lsrs	r3, r3, #20
 8002748:	f003 031f 	and.w	r3, r3, #31
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	fa01 f303 	lsl.w	r3, r1, r3
 8002752:	431a      	orrs	r2, r3
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002758:	bf00      	nop
 800275a:	371c      	adds	r7, #28
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a0f      	ldr	r2, [pc, #60]	; (80027b0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d10a      	bne.n	800278e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002784:	431a      	orrs	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800278c:	e00a      	b.n	80027a4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800279a:	43db      	mvns	r3, r3
 800279c:	401a      	ands	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	407f0000 	.word	0x407f0000

080027b4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 031f 	and.w	r3, r3, #31
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80027e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6093      	str	r3, [r2, #8]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002804:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002808:	d101      	bne.n	800280e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800282c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002830:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002854:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002858:	d101      	bne.n	800285e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800287c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002880:	f043 0201 	orr.w	r2, r3, #1
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028a8:	f043 0202 	orr.w	r2, r3, #2
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d101      	bne.n	80028d4 <LL_ADC_IsEnabled+0x18>
 80028d0:	2301      	movs	r3, #1
 80028d2:	e000      	b.n	80028d6 <LL_ADC_IsEnabled+0x1a>
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b083      	sub	sp, #12
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d101      	bne.n	80028fa <LL_ADC_IsDisableOngoing+0x18>
 80028f6:	2301      	movs	r3, #1
 80028f8:	e000      	b.n	80028fc <LL_ADC_IsDisableOngoing+0x1a>
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002918:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800291c:	f043 0204 	orr.w	r2, r3, #4
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002940:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002944:	f043 0210 	orr.w	r2, r3, #16
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	2b04      	cmp	r3, #4
 800296a:	d101      	bne.n	8002970 <LL_ADC_REG_IsConversionOngoing+0x18>
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800298e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002992:	f043 0220 	orr.w	r2, r3, #32
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b08      	cmp	r3, #8
 80029b8:	d101      	bne.n	80029be <LL_ADC_INJ_IsConversionOngoing+0x18>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029cc:	b590      	push	{r4, r7, lr}
 80029ce:	b089      	sub	sp, #36	; 0x24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80029d8:	2300      	movs	r3, #0
 80029da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e1af      	b.n	8002d46 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d109      	bne.n	8002a08 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7fe ffdd 	bl	80019b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff fef1 	bl	80027f4 <LL_ADC_IsDeepPowerDownEnabled>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff fed7 	bl	80027d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff ff0c 	bl	8002844 <LL_ADC_IsInternalRegulatorEnabled>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d115      	bne.n	8002a5e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fef0 	bl	800281c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a3c:	4b9f      	ldr	r3, [pc, #636]	; (8002cbc <HAL_ADC_Init+0x2f0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	099b      	lsrs	r3, r3, #6
 8002a42:	4a9f      	ldr	r2, [pc, #636]	; (8002cc0 <HAL_ADC_Init+0x2f4>)
 8002a44:	fba2 2303 	umull	r2, r3, r2, r3
 8002a48:	099b      	lsrs	r3, r3, #6
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a50:	e002      	b.n	8002a58 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	3b01      	subs	r3, #1
 8002a56:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1f9      	bne.n	8002a52 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff feee 	bl	8002844 <LL_ADC_IsInternalRegulatorEnabled>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10d      	bne.n	8002a8a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a72:	f043 0210 	orr.w	r2, r3, #16
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a7e:	f043 0201 	orr.w	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ff62 	bl	8002958 <LL_ADC_REG_IsConversionOngoing>
 8002a94:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f040 8148 	bne.w	8002d34 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f040 8144 	bne.w	8002d34 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ab4:	f043 0202 	orr.w	r2, r3, #2
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff fefb 	bl	80028bc <LL_ADC_IsEnabled>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d141      	bne.n	8002b50 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ad4:	d004      	beq.n	8002ae0 <HAL_ADC_Init+0x114>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a7a      	ldr	r2, [pc, #488]	; (8002cc4 <HAL_ADC_Init+0x2f8>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d10f      	bne.n	8002b00 <HAL_ADC_Init+0x134>
 8002ae0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002ae4:	f7ff feea 	bl	80028bc <LL_ADC_IsEnabled>
 8002ae8:	4604      	mov	r4, r0
 8002aea:	4876      	ldr	r0, [pc, #472]	; (8002cc4 <HAL_ADC_Init+0x2f8>)
 8002aec:	f7ff fee6 	bl	80028bc <LL_ADC_IsEnabled>
 8002af0:	4603      	mov	r3, r0
 8002af2:	4323      	orrs	r3, r4
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	bf0c      	ite	eq
 8002af8:	2301      	moveq	r3, #1
 8002afa:	2300      	movne	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	e012      	b.n	8002b26 <HAL_ADC_Init+0x15a>
 8002b00:	4871      	ldr	r0, [pc, #452]	; (8002cc8 <HAL_ADC_Init+0x2fc>)
 8002b02:	f7ff fedb 	bl	80028bc <LL_ADC_IsEnabled>
 8002b06:	4604      	mov	r4, r0
 8002b08:	4870      	ldr	r0, [pc, #448]	; (8002ccc <HAL_ADC_Init+0x300>)
 8002b0a:	f7ff fed7 	bl	80028bc <LL_ADC_IsEnabled>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	431c      	orrs	r4, r3
 8002b12:	486f      	ldr	r0, [pc, #444]	; (8002cd0 <HAL_ADC_Init+0x304>)
 8002b14:	f7ff fed2 	bl	80028bc <LL_ADC_IsEnabled>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	4323      	orrs	r3, r4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	bf0c      	ite	eq
 8002b20:	2301      	moveq	r3, #1
 8002b22:	2300      	movne	r3, #0
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d012      	beq.n	8002b50 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b32:	d004      	beq.n	8002b3e <HAL_ADC_Init+0x172>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a62      	ldr	r2, [pc, #392]	; (8002cc4 <HAL_ADC_Init+0x2f8>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <HAL_ADC_Init+0x176>
 8002b3e:	4a65      	ldr	r2, [pc, #404]	; (8002cd4 <HAL_ADC_Init+0x308>)
 8002b40:	e000      	b.n	8002b44 <HAL_ADC_Init+0x178>
 8002b42:	4a65      	ldr	r2, [pc, #404]	; (8002cd8 <HAL_ADC_Init+0x30c>)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	f7ff fcce 	bl	80024ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	7f5b      	ldrb	r3, [r3, #29]
 8002b54:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b5a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002b60:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002b66:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b6e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b70:	4313      	orrs	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d106      	bne.n	8002b8c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b82:	3b01      	subs	r3, #1
 8002b84:	045b      	lsls	r3, r3, #17
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d009      	beq.n	8002ba8 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b98:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	4b4b      	ldr	r3, [pc, #300]	; (8002cdc <HAL_ADC_Init+0x310>)
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	69b9      	ldr	r1, [r7, #24]
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff febe 	bl	8002958 <LL_ADC_REG_IsConversionOngoing>
 8002bdc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff fedf 	bl	80029a6 <LL_ADC_INJ_IsConversionOngoing>
 8002be8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d17f      	bne.n	8002cf0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d17c      	bne.n	8002cf0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bfa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c02:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c04:	4313      	orrs	r3, r2
 8002c06:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c12:	f023 0302 	bic.w	r3, r3, #2
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6812      	ldr	r2, [r2, #0]
 8002c1a:	69b9      	ldr	r1, [r7, #24]
 8002c1c:	430b      	orrs	r3, r1
 8002c1e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d017      	beq.n	8002c58 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	691a      	ldr	r2, [r3, #16]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002c36:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c40:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6911      	ldr	r1, [r2, #16]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	430b      	orrs	r3, r1
 8002c52:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002c56:	e013      	b.n	8002c80 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	691a      	ldr	r2, [r3, #16]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c66:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c78:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c7c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d12a      	bne.n	8002ce0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c94:	f023 0304 	bic.w	r3, r3, #4
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ca0:	4311      	orrs	r1, r2
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002ca6:	4311      	orrs	r1, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002cac:	430a      	orrs	r2, r1
 8002cae:	431a      	orrs	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f042 0201 	orr.w	r2, r2, #1
 8002cb8:	611a      	str	r2, [r3, #16]
 8002cba:	e019      	b.n	8002cf0 <HAL_ADC_Init+0x324>
 8002cbc:	20000000 	.word	0x20000000
 8002cc0:	053e2d63 	.word	0x053e2d63
 8002cc4:	50000100 	.word	0x50000100
 8002cc8:	50000400 	.word	0x50000400
 8002ccc:	50000500 	.word	0x50000500
 8002cd0:	50000600 	.word	0x50000600
 8002cd4:	50000300 	.word	0x50000300
 8002cd8:	50000700 	.word	0x50000700
 8002cdc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0201 	bic.w	r2, r2, #1
 8002cee:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d10c      	bne.n	8002d12 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f023 010f 	bic.w	r1, r3, #15
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	1e5a      	subs	r2, r3, #1
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	631a      	str	r2, [r3, #48]	; 0x30
 8002d10:	e007      	b.n	8002d22 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 020f 	bic.w	r2, r2, #15
 8002d20:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	f023 0303 	bic.w	r3, r3, #3
 8002d2a:	f043 0201 	orr.w	r2, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d32:	e007      	b.n	8002d44 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d38:	f043 0210 	orr.w	r2, r3, #16
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d44:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3724      	adds	r7, #36	; 0x24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd90      	pop	{r4, r7, pc}
 8002d4e:	bf00      	nop

08002d50 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d64:	d004      	beq.n	8002d70 <HAL_ADC_Start_DMA+0x20>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a5a      	ldr	r2, [pc, #360]	; (8002ed4 <HAL_ADC_Start_DMA+0x184>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d101      	bne.n	8002d74 <HAL_ADC_Start_DMA+0x24>
 8002d70:	4b59      	ldr	r3, [pc, #356]	; (8002ed8 <HAL_ADC_Start_DMA+0x188>)
 8002d72:	e000      	b.n	8002d76 <HAL_ADC_Start_DMA+0x26>
 8002d74:	4b59      	ldr	r3, [pc, #356]	; (8002edc <HAL_ADC_Start_DMA+0x18c>)
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff fd1c 	bl	80027b4 <LL_ADC_GetMultimode>
 8002d7c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fde8 	bl	8002958 <LL_ADC_REG_IsConversionOngoing>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f040 809b 	bne.w	8002ec6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_ADC_Start_DMA+0x4e>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e096      	b.n	8002ecc <HAL_ADC_Start_DMA+0x17c>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a4d      	ldr	r2, [pc, #308]	; (8002ee0 <HAL_ADC_Start_DMA+0x190>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d008      	beq.n	8002dc2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d005      	beq.n	8002dc2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2b05      	cmp	r3, #5
 8002dba:	d002      	beq.n	8002dc2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	2b09      	cmp	r3, #9
 8002dc0:	d17a      	bne.n	8002eb8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 fe14 	bl	80039f0 <ADC_Enable>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002dcc:	7dfb      	ldrb	r3, [r7, #23]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d16d      	bne.n	8002eae <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002dda:	f023 0301 	bic.w	r3, r3, #1
 8002dde:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3a      	ldr	r2, [pc, #232]	; (8002ed4 <HAL_ADC_Start_DMA+0x184>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d009      	beq.n	8002e04 <HAL_ADC_Start_DMA+0xb4>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a3b      	ldr	r2, [pc, #236]	; (8002ee4 <HAL_ADC_Start_DMA+0x194>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d002      	beq.n	8002e00 <HAL_ADC_Start_DMA+0xb0>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	e003      	b.n	8002e08 <HAL_ADC_Start_DMA+0xb8>
 8002e00:	4b39      	ldr	r3, [pc, #228]	; (8002ee8 <HAL_ADC_Start_DMA+0x198>)
 8002e02:	e001      	b.n	8002e08 <HAL_ADC_Start_DMA+0xb8>
 8002e04:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	6812      	ldr	r2, [r2, #0]
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d002      	beq.n	8002e16 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d105      	bne.n	8002e22 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d006      	beq.n	8002e3c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e32:	f023 0206 	bic.w	r2, r3, #6
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	661a      	str	r2, [r3, #96]	; 0x60
 8002e3a:	e002      	b.n	8002e42 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e46:	4a29      	ldr	r2, [pc, #164]	; (8002eec <HAL_ADC_Start_DMA+0x19c>)
 8002e48:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e4e:	4a28      	ldr	r2, [pc, #160]	; (8002ef0 <HAL_ADC_Start_DMA+0x1a0>)
 8002e50:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e56:	4a27      	ldr	r2, [pc, #156]	; (8002ef4 <HAL_ADC_Start_DMA+0x1a4>)
 8002e58:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	221c      	movs	r2, #28
 8002e60:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0210 	orr.w	r2, r2, #16
 8002e78:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f042 0201 	orr.w	r2, r2, #1
 8002e88:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3340      	adds	r3, #64	; 0x40
 8002e94:	4619      	mov	r1, r3
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f001 fa8d 	bl	80043b8 <HAL_DMA_Start_IT>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff fd2e 	bl	8002908 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002eac:	e00d      	b.n	8002eca <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002eb6:	e008      	b.n	8002eca <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002ec4:	e001      	b.n	8002eca <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002eca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	50000100 	.word	0x50000100
 8002ed8:	50000300 	.word	0x50000300
 8002edc:	50000700 	.word	0x50000700
 8002ee0:	50000600 	.word	0x50000600
 8002ee4:	50000500 	.word	0x50000500
 8002ee8:	50000400 	.word	0x50000400
 8002eec:	08003b73 	.word	0x08003b73
 8002ef0:	08003c4b 	.word	0x08003c4b
 8002ef4:	08003c67 	.word	0x08003c67

08002ef8 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d101      	bne.n	8002f0e <HAL_ADC_Stop_DMA+0x16>
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e051      	b.n	8002fb2 <HAL_ADC_Stop_DMA+0xba>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002f16:	2103      	movs	r1, #3
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 fcad 	bl	8003878 <ADC_ConversionStop>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002f22:	7bfb      	ldrb	r3, [r7, #15]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d13f      	bne.n	8002fa8 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68da      	ldr	r2, [r3, #12]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 0201 	bic.w	r2, r2, #1
 8002f36:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d10f      	bne.n	8002f66 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f001 faaf 	bl	80044ae <HAL_DMA_Abort>
 8002f50:	4603      	mov	r3, r0
 8002f52:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002f54:	7bfb      	ldrb	r3, [r7, #15]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d005      	beq.n	8002f66 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0210 	bic.w	r2, r2, #16
 8002f74:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8002f76:	7bfb      	ldrb	r3, [r7, #15]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d105      	bne.n	8002f88 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 fd99 	bl	8003ab4 <ADC_Disable>
 8002f82:	4603      	mov	r3, r0
 8002f84:	73fb      	strb	r3, [r7, #15]
 8002f86:	e002      	b.n	8002f8e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 fd93 	bl	8003ab4 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d109      	bne.n	8002fa8 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f98:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f9c:	f023 0301 	bic.w	r3, r3, #1
 8002fa0:	f043 0201 	orr.w	r2, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b083      	sub	sp, #12
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b083      	sub	sp, #12
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
	...

08002ff8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b0b6      	sub	sp, #216	; 0xd8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003008:	2300      	movs	r3, #0
 800300a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003012:	2b01      	cmp	r3, #1
 8003014:	d102      	bne.n	800301c <HAL_ADC_ConfigChannel+0x24>
 8003016:	2302      	movs	r3, #2
 8003018:	f000 bc13 	b.w	8003842 <HAL_ADC_ConfigChannel+0x84a>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff fc95 	bl	8002958 <LL_ADC_REG_IsConversionOngoing>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	f040 83f3 	bne.w	800381c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6818      	ldr	r0, [r3, #0]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	6859      	ldr	r1, [r3, #4]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	f7ff fb37 	bl	80026b6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff fc83 	bl	8002958 <LL_ADC_REG_IsConversionOngoing>
 8003052:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff fca3 	bl	80029a6 <LL_ADC_INJ_IsConversionOngoing>
 8003060:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003064:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003068:	2b00      	cmp	r3, #0
 800306a:	f040 81d9 	bne.w	8003420 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800306e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003072:	2b00      	cmp	r3, #0
 8003074:	f040 81d4 	bne.w	8003420 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003080:	d10f      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2200      	movs	r2, #0
 800308c:	4619      	mov	r1, r3
 800308e:	f7ff fb3e 	bl	800270e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff fae5 	bl	800266a <LL_ADC_SetSamplingTimeCommonConfig>
 80030a0:	e00e      	b.n	80030c0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6818      	ldr	r0, [r3, #0]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	6819      	ldr	r1, [r3, #0]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	461a      	mov	r2, r3
 80030b0:	f7ff fb2d 	bl	800270e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2100      	movs	r1, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff fad5 	bl	800266a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	695a      	ldr	r2, [r3, #20]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	08db      	lsrs	r3, r3, #3
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d022      	beq.n	8003128 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6818      	ldr	r0, [r3, #0]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	6919      	ldr	r1, [r3, #16]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80030f2:	f7ff fa2f 	bl	8002554 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6818      	ldr	r0, [r3, #0]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	6919      	ldr	r1, [r3, #16]
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	461a      	mov	r2, r3
 8003104:	f7ff fa7b 	bl	80025fe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6818      	ldr	r0, [r3, #0]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	6919      	ldr	r1, [r3, #16]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	7f1b      	ldrb	r3, [r3, #28]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d102      	bne.n	800311e <HAL_ADC_ConfigChannel+0x126>
 8003118:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800311c:	e000      	b.n	8003120 <HAL_ADC_ConfigChannel+0x128>
 800311e:	2300      	movs	r3, #0
 8003120:	461a      	mov	r2, r3
 8003122:	f7ff fa87 	bl	8002634 <LL_ADC_SetOffsetSaturation>
 8003126:	e17b      	b.n	8003420 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2100      	movs	r1, #0
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff fa34 	bl	800259c <LL_ADC_GetOffsetChannel>
 8003134:	4603      	mov	r3, r0
 8003136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10a      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x15c>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2100      	movs	r1, #0
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff fa29 	bl	800259c <LL_ADC_GetOffsetChannel>
 800314a:	4603      	mov	r3, r0
 800314c:	0e9b      	lsrs	r3, r3, #26
 800314e:	f003 021f 	and.w	r2, r3, #31
 8003152:	e01e      	b.n	8003192 <HAL_ADC_ConfigChannel+0x19a>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2100      	movs	r1, #0
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff fa1e 	bl	800259c <LL_ADC_GetOffsetChannel>
 8003160:	4603      	mov	r3, r0
 8003162:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003166:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800316a:	fa93 f3a3 	rbit	r3, r3
 800316e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003172:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003176:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800317a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003182:	2320      	movs	r3, #32
 8003184:	e004      	b.n	8003190 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003186:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800318a:	fab3 f383 	clz	r3, r3
 800318e:	b2db      	uxtb	r3, r3
 8003190:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319a:	2b00      	cmp	r3, #0
 800319c:	d105      	bne.n	80031aa <HAL_ADC_ConfigChannel+0x1b2>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	0e9b      	lsrs	r3, r3, #26
 80031a4:	f003 031f 	and.w	r3, r3, #31
 80031a8:	e018      	b.n	80031dc <HAL_ADC_ConfigChannel+0x1e4>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80031b6:	fa93 f3a3 	rbit	r3, r3
 80031ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80031be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80031c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80031ce:	2320      	movs	r3, #32
 80031d0:	e004      	b.n	80031dc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80031d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031d6:	fab3 f383 	clz	r3, r3
 80031da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031dc:	429a      	cmp	r2, r3
 80031de:	d106      	bne.n	80031ee <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2200      	movs	r2, #0
 80031e6:	2100      	movs	r1, #0
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7ff f9ed 	bl	80025c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2101      	movs	r1, #1
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff f9d1 	bl	800259c <LL_ADC_GetOffsetChannel>
 80031fa:	4603      	mov	r3, r0
 80031fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10a      	bne.n	800321a <HAL_ADC_ConfigChannel+0x222>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2101      	movs	r1, #1
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff f9c6 	bl	800259c <LL_ADC_GetOffsetChannel>
 8003210:	4603      	mov	r3, r0
 8003212:	0e9b      	lsrs	r3, r3, #26
 8003214:	f003 021f 	and.w	r2, r3, #31
 8003218:	e01e      	b.n	8003258 <HAL_ADC_ConfigChannel+0x260>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2101      	movs	r1, #1
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff f9bb 	bl	800259c <LL_ADC_GetOffsetChannel>
 8003226:	4603      	mov	r3, r0
 8003228:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003230:	fa93 f3a3 	rbit	r3, r3
 8003234:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003238:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800323c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003240:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003248:	2320      	movs	r3, #32
 800324a:	e004      	b.n	8003256 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800324c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003250:	fab3 f383 	clz	r3, r3
 8003254:	b2db      	uxtb	r3, r3
 8003256:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003260:	2b00      	cmp	r3, #0
 8003262:	d105      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x278>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	0e9b      	lsrs	r3, r3, #26
 800326a:	f003 031f 	and.w	r3, r3, #31
 800326e:	e018      	b.n	80032a2 <HAL_ADC_ConfigChannel+0x2aa>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003278:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800327c:	fa93 f3a3 	rbit	r3, r3
 8003280:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003284:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003288:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800328c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003294:	2320      	movs	r3, #32
 8003296:	e004      	b.n	80032a2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003298:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800329c:	fab3 f383 	clz	r3, r3
 80032a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d106      	bne.n	80032b4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2200      	movs	r2, #0
 80032ac:	2101      	movs	r1, #1
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7ff f98a 	bl	80025c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2102      	movs	r1, #2
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff f96e 	bl	800259c <LL_ADC_GetOffsetChannel>
 80032c0:	4603      	mov	r3, r0
 80032c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10a      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x2e8>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2102      	movs	r1, #2
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff f963 	bl	800259c <LL_ADC_GetOffsetChannel>
 80032d6:	4603      	mov	r3, r0
 80032d8:	0e9b      	lsrs	r3, r3, #26
 80032da:	f003 021f 	and.w	r2, r3, #31
 80032de:	e01e      	b.n	800331e <HAL_ADC_ConfigChannel+0x326>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2102      	movs	r1, #2
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7ff f958 	bl	800259c <LL_ADC_GetOffsetChannel>
 80032ec:	4603      	mov	r3, r0
 80032ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032f6:	fa93 f3a3 	rbit	r3, r3
 80032fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80032fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003302:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003306:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800330e:	2320      	movs	r3, #32
 8003310:	e004      	b.n	800331c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003312:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003316:	fab3 f383 	clz	r3, r3
 800331a:	b2db      	uxtb	r3, r3
 800331c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003326:	2b00      	cmp	r3, #0
 8003328:	d105      	bne.n	8003336 <HAL_ADC_ConfigChannel+0x33e>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	0e9b      	lsrs	r3, r3, #26
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	e016      	b.n	8003364 <HAL_ADC_ConfigChannel+0x36c>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003342:	fa93 f3a3 	rbit	r3, r3
 8003346:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003348:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800334a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800334e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003356:	2320      	movs	r3, #32
 8003358:	e004      	b.n	8003364 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800335a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800335e:	fab3 f383 	clz	r3, r3
 8003362:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003364:	429a      	cmp	r2, r3
 8003366:	d106      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2200      	movs	r2, #0
 800336e:	2102      	movs	r1, #2
 8003370:	4618      	mov	r0, r3
 8003372:	f7ff f929 	bl	80025c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2103      	movs	r1, #3
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff f90d 	bl	800259c <LL_ADC_GetOffsetChannel>
 8003382:	4603      	mov	r3, r0
 8003384:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10a      	bne.n	80033a2 <HAL_ADC_ConfigChannel+0x3aa>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2103      	movs	r1, #3
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff f902 	bl	800259c <LL_ADC_GetOffsetChannel>
 8003398:	4603      	mov	r3, r0
 800339a:	0e9b      	lsrs	r3, r3, #26
 800339c:	f003 021f 	and.w	r2, r3, #31
 80033a0:	e017      	b.n	80033d2 <HAL_ADC_ConfigChannel+0x3da>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2103      	movs	r1, #3
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff f8f7 	bl	800259c <LL_ADC_GetOffsetChannel>
 80033ae:	4603      	mov	r3, r0
 80033b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033b4:	fa93 f3a3 	rbit	r3, r3
 80033b8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80033ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033bc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80033be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80033c4:	2320      	movs	r3, #32
 80033c6:	e003      	b.n	80033d0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80033c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033ca:	fab3 f383 	clz	r3, r3
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d105      	bne.n	80033ea <HAL_ADC_ConfigChannel+0x3f2>
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	0e9b      	lsrs	r3, r3, #26
 80033e4:	f003 031f 	and.w	r3, r3, #31
 80033e8:	e011      	b.n	800340e <HAL_ADC_ConfigChannel+0x416>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033f2:	fa93 f3a3 	rbit	r3, r3
 80033f6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80033f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80033fa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80033fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003402:	2320      	movs	r3, #32
 8003404:	e003      	b.n	800340e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003408:	fab3 f383 	clz	r3, r3
 800340c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800340e:	429a      	cmp	r2, r3
 8003410:	d106      	bne.n	8003420 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2200      	movs	r2, #0
 8003418:	2103      	movs	r1, #3
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff f8d4 	bl	80025c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff fa49 	bl	80028bc <LL_ADC_IsEnabled>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	f040 813d 	bne.w	80036ac <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6818      	ldr	r0, [r3, #0]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	6819      	ldr	r1, [r3, #0]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	461a      	mov	r2, r3
 8003440:	f7ff f990 	bl	8002764 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	4aa2      	ldr	r2, [pc, #648]	; (80036d4 <HAL_ADC_ConfigChannel+0x6dc>)
 800344a:	4293      	cmp	r3, r2
 800344c:	f040 812e 	bne.w	80036ac <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10b      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x480>
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	0e9b      	lsrs	r3, r3, #26
 8003466:	3301      	adds	r3, #1
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	2b09      	cmp	r3, #9
 800346e:	bf94      	ite	ls
 8003470:	2301      	movls	r3, #1
 8003472:	2300      	movhi	r3, #0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	e019      	b.n	80034ac <HAL_ADC_ConfigChannel+0x4b4>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003480:	fa93 f3a3 	rbit	r3, r3
 8003484:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003486:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003488:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800348a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003490:	2320      	movs	r3, #32
 8003492:	e003      	b.n	800349c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003494:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003496:	fab3 f383 	clz	r3, r3
 800349a:	b2db      	uxtb	r3, r3
 800349c:	3301      	adds	r3, #1
 800349e:	f003 031f 	and.w	r3, r3, #31
 80034a2:	2b09      	cmp	r3, #9
 80034a4:	bf94      	ite	ls
 80034a6:	2301      	movls	r3, #1
 80034a8:	2300      	movhi	r3, #0
 80034aa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d079      	beq.n	80035a4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d107      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x4d4>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	0e9b      	lsrs	r3, r3, #26
 80034c2:	3301      	adds	r3, #1
 80034c4:	069b      	lsls	r3, r3, #26
 80034c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034ca:	e015      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x500>
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034d4:	fa93 f3a3 	rbit	r3, r3
 80034d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80034da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80034de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80034e4:	2320      	movs	r3, #32
 80034e6:	e003      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80034e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034ea:	fab3 f383 	clz	r3, r3
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	3301      	adds	r3, #1
 80034f2:	069b      	lsls	r3, r3, #26
 80034f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003500:	2b00      	cmp	r3, #0
 8003502:	d109      	bne.n	8003518 <HAL_ADC_ConfigChannel+0x520>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	0e9b      	lsrs	r3, r3, #26
 800350a:	3301      	adds	r3, #1
 800350c:	f003 031f 	and.w	r3, r3, #31
 8003510:	2101      	movs	r1, #1
 8003512:	fa01 f303 	lsl.w	r3, r1, r3
 8003516:	e017      	b.n	8003548 <HAL_ADC_ConfigChannel+0x550>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003520:	fa93 f3a3 	rbit	r3, r3
 8003524:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003526:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003528:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800352a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800352c:	2b00      	cmp	r3, #0
 800352e:	d101      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003530:	2320      	movs	r3, #32
 8003532:	e003      	b.n	800353c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003534:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003536:	fab3 f383 	clz	r3, r3
 800353a:	b2db      	uxtb	r3, r3
 800353c:	3301      	adds	r3, #1
 800353e:	f003 031f 	and.w	r3, r3, #31
 8003542:	2101      	movs	r1, #1
 8003544:	fa01 f303 	lsl.w	r3, r1, r3
 8003548:	ea42 0103 	orr.w	r1, r2, r3
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10a      	bne.n	800356e <HAL_ADC_ConfigChannel+0x576>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	0e9b      	lsrs	r3, r3, #26
 800355e:	3301      	adds	r3, #1
 8003560:	f003 021f 	and.w	r2, r3, #31
 8003564:	4613      	mov	r3, r2
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	4413      	add	r3, r2
 800356a:	051b      	lsls	r3, r3, #20
 800356c:	e018      	b.n	80035a0 <HAL_ADC_ConfigChannel+0x5a8>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003576:	fa93 f3a3 	rbit	r3, r3
 800357a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800357c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800357e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003580:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003586:	2320      	movs	r3, #32
 8003588:	e003      	b.n	8003592 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800358a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800358c:	fab3 f383 	clz	r3, r3
 8003590:	b2db      	uxtb	r3, r3
 8003592:	3301      	adds	r3, #1
 8003594:	f003 021f 	and.w	r2, r3, #31
 8003598:	4613      	mov	r3, r2
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	4413      	add	r3, r2
 800359e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035a0:	430b      	orrs	r3, r1
 80035a2:	e07e      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d107      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x5c8>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	0e9b      	lsrs	r3, r3, #26
 80035b6:	3301      	adds	r3, #1
 80035b8:	069b      	lsls	r3, r3, #26
 80035ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035be:	e015      	b.n	80035ec <HAL_ADC_ConfigChannel+0x5f4>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c8:	fa93 f3a3 	rbit	r3, r3
 80035cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80035ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80035d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80035d8:	2320      	movs	r3, #32
 80035da:	e003      	b.n	80035e4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80035dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035de:	fab3 f383 	clz	r3, r3
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	3301      	adds	r3, #1
 80035e6:	069b      	lsls	r3, r3, #26
 80035e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d109      	bne.n	800360c <HAL_ADC_ConfigChannel+0x614>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	0e9b      	lsrs	r3, r3, #26
 80035fe:	3301      	adds	r3, #1
 8003600:	f003 031f 	and.w	r3, r3, #31
 8003604:	2101      	movs	r1, #1
 8003606:	fa01 f303 	lsl.w	r3, r1, r3
 800360a:	e017      	b.n	800363c <HAL_ADC_ConfigChannel+0x644>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	6a3b      	ldr	r3, [r7, #32]
 8003614:	fa93 f3a3 	rbit	r3, r3
 8003618:	61fb      	str	r3, [r7, #28]
  return result;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800361e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003624:	2320      	movs	r3, #32
 8003626:	e003      	b.n	8003630 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362a:	fab3 f383 	clz	r3, r3
 800362e:	b2db      	uxtb	r3, r3
 8003630:	3301      	adds	r3, #1
 8003632:	f003 031f 	and.w	r3, r3, #31
 8003636:	2101      	movs	r1, #1
 8003638:	fa01 f303 	lsl.w	r3, r1, r3
 800363c:	ea42 0103 	orr.w	r1, r2, r3
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10d      	bne.n	8003668 <HAL_ADC_ConfigChannel+0x670>
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	0e9b      	lsrs	r3, r3, #26
 8003652:	3301      	adds	r3, #1
 8003654:	f003 021f 	and.w	r2, r3, #31
 8003658:	4613      	mov	r3, r2
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	4413      	add	r3, r2
 800365e:	3b1e      	subs	r3, #30
 8003660:	051b      	lsls	r3, r3, #20
 8003662:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003666:	e01b      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x6a8>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	fa93 f3a3 	rbit	r3, r3
 8003674:	613b      	str	r3, [r7, #16]
  return result;
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003680:	2320      	movs	r3, #32
 8003682:	e003      	b.n	800368c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	fab3 f383 	clz	r3, r3
 800368a:	b2db      	uxtb	r3, r3
 800368c:	3301      	adds	r3, #1
 800368e:	f003 021f 	and.w	r2, r3, #31
 8003692:	4613      	mov	r3, r2
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	4413      	add	r3, r2
 8003698:	3b1e      	subs	r3, #30
 800369a:	051b      	lsls	r3, r3, #20
 800369c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036a0:	430b      	orrs	r3, r1
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	6892      	ldr	r2, [r2, #8]
 80036a6:	4619      	mov	r1, r3
 80036a8:	f7ff f831 	bl	800270e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	4b09      	ldr	r3, [pc, #36]	; (80036d8 <HAL_ADC_ConfigChannel+0x6e0>)
 80036b2:	4013      	ands	r3, r2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80be 	beq.w	8003836 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036c2:	d004      	beq.n	80036ce <HAL_ADC_ConfigChannel+0x6d6>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a04      	ldr	r2, [pc, #16]	; (80036dc <HAL_ADC_ConfigChannel+0x6e4>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d10a      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x6ec>
 80036ce:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <HAL_ADC_ConfigChannel+0x6e8>)
 80036d0:	e009      	b.n	80036e6 <HAL_ADC_ConfigChannel+0x6ee>
 80036d2:	bf00      	nop
 80036d4:	407f0000 	.word	0x407f0000
 80036d8:	80080000 	.word	0x80080000
 80036dc:	50000100 	.word	0x50000100
 80036e0:	50000300 	.word	0x50000300
 80036e4:	4b59      	ldr	r3, [pc, #356]	; (800384c <HAL_ADC_ConfigChannel+0x854>)
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fe ff26 	bl	8002538 <LL_ADC_GetCommonPathInternalCh>
 80036ec:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a56      	ldr	r2, [pc, #344]	; (8003850 <HAL_ADC_ConfigChannel+0x858>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d004      	beq.n	8003704 <HAL_ADC_ConfigChannel+0x70c>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a55      	ldr	r2, [pc, #340]	; (8003854 <HAL_ADC_ConfigChannel+0x85c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d13a      	bne.n	800377a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003704:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003708:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d134      	bne.n	800377a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003718:	d005      	beq.n	8003726 <HAL_ADC_ConfigChannel+0x72e>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a4e      	ldr	r2, [pc, #312]	; (8003858 <HAL_ADC_ConfigChannel+0x860>)
 8003720:	4293      	cmp	r3, r2
 8003722:	f040 8085 	bne.w	8003830 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800372e:	d004      	beq.n	800373a <HAL_ADC_ConfigChannel+0x742>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a49      	ldr	r2, [pc, #292]	; (800385c <HAL_ADC_ConfigChannel+0x864>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d101      	bne.n	800373e <HAL_ADC_ConfigChannel+0x746>
 800373a:	4a49      	ldr	r2, [pc, #292]	; (8003860 <HAL_ADC_ConfigChannel+0x868>)
 800373c:	e000      	b.n	8003740 <HAL_ADC_ConfigChannel+0x748>
 800373e:	4a43      	ldr	r2, [pc, #268]	; (800384c <HAL_ADC_ConfigChannel+0x854>)
 8003740:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003744:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003748:	4619      	mov	r1, r3
 800374a:	4610      	mov	r0, r2
 800374c:	f7fe fee1 	bl	8002512 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003750:	4b44      	ldr	r3, [pc, #272]	; (8003864 <HAL_ADC_ConfigChannel+0x86c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	099b      	lsrs	r3, r3, #6
 8003756:	4a44      	ldr	r2, [pc, #272]	; (8003868 <HAL_ADC_ConfigChannel+0x870>)
 8003758:	fba2 2303 	umull	r2, r3, r2, r3
 800375c:	099b      	lsrs	r3, r3, #6
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	4613      	mov	r3, r2
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	4413      	add	r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800376a:	e002      	b.n	8003772 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	3b01      	subs	r3, #1
 8003770:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1f9      	bne.n	800376c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003778:	e05a      	b.n	8003830 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a3b      	ldr	r2, [pc, #236]	; (800386c <HAL_ADC_ConfigChannel+0x874>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d125      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x7d8>
 8003784:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003788:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d11f      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a31      	ldr	r2, [pc, #196]	; (800385c <HAL_ADC_ConfigChannel+0x864>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d104      	bne.n	80037a4 <HAL_ADC_ConfigChannel+0x7ac>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a34      	ldr	r2, [pc, #208]	; (8003870 <HAL_ADC_ConfigChannel+0x878>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d047      	beq.n	8003834 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037ac:	d004      	beq.n	80037b8 <HAL_ADC_ConfigChannel+0x7c0>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a2a      	ldr	r2, [pc, #168]	; (800385c <HAL_ADC_ConfigChannel+0x864>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d101      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x7c4>
 80037b8:	4a29      	ldr	r2, [pc, #164]	; (8003860 <HAL_ADC_ConfigChannel+0x868>)
 80037ba:	e000      	b.n	80037be <HAL_ADC_ConfigChannel+0x7c6>
 80037bc:	4a23      	ldr	r2, [pc, #140]	; (800384c <HAL_ADC_ConfigChannel+0x854>)
 80037be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037c6:	4619      	mov	r1, r3
 80037c8:	4610      	mov	r0, r2
 80037ca:	f7fe fea2 	bl	8002512 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037ce:	e031      	b.n	8003834 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a27      	ldr	r2, [pc, #156]	; (8003874 <HAL_ADC_ConfigChannel+0x87c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d12d      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d127      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a1c      	ldr	r2, [pc, #112]	; (800385c <HAL_ADC_ConfigChannel+0x864>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d022      	beq.n	8003836 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037f8:	d004      	beq.n	8003804 <HAL_ADC_ConfigChannel+0x80c>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a17      	ldr	r2, [pc, #92]	; (800385c <HAL_ADC_ConfigChannel+0x864>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d101      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x810>
 8003804:	4a16      	ldr	r2, [pc, #88]	; (8003860 <HAL_ADC_ConfigChannel+0x868>)
 8003806:	e000      	b.n	800380a <HAL_ADC_ConfigChannel+0x812>
 8003808:	4a10      	ldr	r2, [pc, #64]	; (800384c <HAL_ADC_ConfigChannel+0x854>)
 800380a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800380e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003812:	4619      	mov	r1, r3
 8003814:	4610      	mov	r0, r2
 8003816:	f7fe fe7c 	bl	8002512 <LL_ADC_SetCommonPathInternalCh>
 800381a:	e00c      	b.n	8003836 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003820:	f043 0220 	orr.w	r2, r3, #32
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800382e:	e002      	b.n	8003836 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003830:	bf00      	nop
 8003832:	e000      	b.n	8003836 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003834:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800383e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003842:	4618      	mov	r0, r3
 8003844:	37d8      	adds	r7, #216	; 0xd8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	50000700 	.word	0x50000700
 8003850:	c3210000 	.word	0xc3210000
 8003854:	90c00010 	.word	0x90c00010
 8003858:	50000600 	.word	0x50000600
 800385c:	50000100 	.word	0x50000100
 8003860:	50000300 	.word	0x50000300
 8003864:	20000000 	.word	0x20000000
 8003868:	053e2d63 	.word	0x053e2d63
 800386c:	c7520000 	.word	0xc7520000
 8003870:	50000500 	.word	0x50000500
 8003874:	cb840000 	.word	0xcb840000

08003878 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003882:	2300      	movs	r3, #0
 8003884:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff f862 	bl	8002958 <LL_ADC_REG_IsConversionOngoing>
 8003894:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4618      	mov	r0, r3
 800389c:	f7ff f883 	bl	80029a6 <LL_ADC_INJ_IsConversionOngoing>
 80038a0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d103      	bne.n	80038b0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 8098 	beq.w	80039e0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d02a      	beq.n	8003914 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	7f5b      	ldrb	r3, [r3, #29]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d126      	bne.n	8003914 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	7f1b      	ldrb	r3, [r3, #28]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d122      	bne.n	8003914 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80038ce:	2301      	movs	r3, #1
 80038d0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80038d2:	e014      	b.n	80038fe <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	4a45      	ldr	r2, [pc, #276]	; (80039ec <ADC_ConversionStop+0x174>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d90d      	bls.n	80038f8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e0:	f043 0210 	orr.w	r2, r3, #16
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e074      	b.n	80039e2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	3301      	adds	r3, #1
 80038fc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003908:	2b40      	cmp	r3, #64	; 0x40
 800390a:	d1e3      	bne.n	80038d4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2240      	movs	r2, #64	; 0x40
 8003912:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	2b02      	cmp	r3, #2
 8003918:	d014      	beq.n	8003944 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4618      	mov	r0, r3
 8003920:	f7ff f81a 	bl	8002958 <LL_ADC_REG_IsConversionOngoing>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00c      	beq.n	8003944 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe ffd7 	bl	80028e2 <LL_ADC_IsDisableOngoing>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d104      	bne.n	8003944 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7fe fff6 	bl	8002930 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d014      	beq.n	8003974 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f7ff f829 	bl	80029a6 <LL_ADC_INJ_IsConversionOngoing>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00c      	beq.n	8003974 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7fe ffbf 	bl	80028e2 <LL_ADC_IsDisableOngoing>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d104      	bne.n	8003974 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff f805 	bl	800297e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d005      	beq.n	8003986 <ADC_ConversionStop+0x10e>
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b03      	cmp	r3, #3
 800397e:	d105      	bne.n	800398c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003980:	230c      	movs	r3, #12
 8003982:	617b      	str	r3, [r7, #20]
        break;
 8003984:	e005      	b.n	8003992 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003986:	2308      	movs	r3, #8
 8003988:	617b      	str	r3, [r7, #20]
        break;
 800398a:	e002      	b.n	8003992 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800398c:	2304      	movs	r3, #4
 800398e:	617b      	str	r3, [r7, #20]
        break;
 8003990:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003992:	f7fe fd7d 	bl	8002490 <HAL_GetTick>
 8003996:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003998:	e01b      	b.n	80039d2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800399a:	f7fe fd79 	bl	8002490 <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	2b05      	cmp	r3, #5
 80039a6:	d914      	bls.n	80039d2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00d      	beq.n	80039d2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ba:	f043 0210 	orr.w	r2, r3, #16
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c6:	f043 0201 	orr.w	r2, r3, #1
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e007      	b.n	80039e2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	4013      	ands	r3, r2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1dc      	bne.n	800399a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3720      	adds	r7, #32
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	a33fffff 	.word	0xa33fffff

080039f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fe ff5d 	bl	80028bc <LL_ADC_IsEnabled>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d14d      	bne.n	8003aa4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689a      	ldr	r2, [r3, #8]
 8003a0e:	4b28      	ldr	r3, [pc, #160]	; (8003ab0 <ADC_Enable+0xc0>)
 8003a10:	4013      	ands	r3, r2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00d      	beq.n	8003a32 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1a:	f043 0210 	orr.w	r2, r3, #16
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a26:	f043 0201 	orr.w	r2, r3, #1
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e039      	b.n	8003aa6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fe ff18 	bl	800286c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a3c:	f7fe fd28 	bl	8002490 <HAL_GetTick>
 8003a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a42:	e028      	b.n	8003a96 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe ff37 	bl	80028bc <LL_ADC_IsEnabled>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d104      	bne.n	8003a5e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fe ff07 	bl	800286c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a5e:	f7fe fd17 	bl	8002490 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d914      	bls.n	8003a96 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d00d      	beq.n	8003a96 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a7e:	f043 0210 	orr.w	r2, r3, #16
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a8a:	f043 0201 	orr.w	r2, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e007      	b.n	8003aa6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d1cf      	bne.n	8003a44 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3710      	adds	r7, #16
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	8000003f 	.word	0x8000003f

08003ab4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fe ff0e 	bl	80028e2 <LL_ADC_IsDisableOngoing>
 8003ac6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7fe fef5 	bl	80028bc <LL_ADC_IsEnabled>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d047      	beq.n	8003b68 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d144      	bne.n	8003b68 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f003 030d 	and.w	r3, r3, #13
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d10c      	bne.n	8003b06 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fe fecf 	bl	8002894 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2203      	movs	r2, #3
 8003afc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003afe:	f7fe fcc7 	bl	8002490 <HAL_GetTick>
 8003b02:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b04:	e029      	b.n	8003b5a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0a:	f043 0210 	orr.w	r2, r3, #16
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b16:	f043 0201 	orr.w	r2, r3, #1
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e023      	b.n	8003b6a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b22:	f7fe fcb5 	bl	8002490 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d914      	bls.n	8003b5a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00d      	beq.n	8003b5a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b42:	f043 0210 	orr.w	r2, r3, #16
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b4e:	f043 0201 	orr.w	r2, r3, #1
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e007      	b.n	8003b6a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1dc      	bne.n	8003b22 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b084      	sub	sp, #16
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d14b      	bne.n	8003c24 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b90:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d021      	beq.n	8003bea <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7fe fd70 	bl	8002690 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d032      	beq.n	8003c1c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d12b      	bne.n	8003c1c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d11f      	bne.n	8003c1c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be0:	f043 0201 	orr.w	r2, r3, #1
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	65da      	str	r2, [r3, #92]	; 0x5c
 8003be8:	e018      	b.n	8003c1c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d111      	bne.n	8003c1c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bfc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d105      	bne.n	8003c1c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c14:	f043 0201 	orr.w	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f7ff f9cc 	bl	8002fba <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c22:	e00e      	b.n	8003c42 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f7ff f9d6 	bl	8002fe2 <HAL_ADC_ErrorCallback>
}
 8003c36:	e004      	b.n	8003c42 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	4798      	blx	r3
}
 8003c42:	bf00      	nop
 8003c44:	3710      	adds	r7, #16
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c56:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f7ff f9b8 	bl	8002fce <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c5e:	bf00      	nop
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b084      	sub	sp, #16
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c72:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c84:	f043 0204 	orr.w	r2, r3, #4
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f7ff f9a8 	bl	8002fe2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c92:	bf00      	nop
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <LL_ADC_IsEnabled>:
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <LL_ADC_IsEnabled+0x18>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <LL_ADC_IsEnabled+0x1a>
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <LL_ADC_StartCalibration>:
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003cd2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	609a      	str	r2, [r3, #8]
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <LL_ADC_IsCalibrationOnGoing>:
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d06:	d101      	bne.n	8003d0c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e000      	b.n	8003d0e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <LL_ADC_REG_IsConversionOngoing>:
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f003 0304 	and.w	r3, r3, #4
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d101      	bne.n	8003d32 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e000      	b.n	8003d34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d101      	bne.n	8003d5c <HAL_ADCEx_Calibration_Start+0x1c>
 8003d58:	2302      	movs	r3, #2
 8003d5a:	e04d      	b.n	8003df8 <HAL_ADCEx_Calibration_Start+0xb8>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff fea5 	bl	8003ab4 <ADC_Disable>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d6e:	7bfb      	ldrb	r3, [r7, #15]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d136      	bne.n	8003de2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d78:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d7c:	f023 0302 	bic.w	r3, r3, #2
 8003d80:	f043 0202 	orr.w	r2, r3, #2
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6839      	ldr	r1, [r7, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff ff96 	bl	8003cc0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d94:	e014      	b.n	8003dc0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	4a18      	ldr	r2, [pc, #96]	; (8003e00 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d90d      	bls.n	8003dc0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da8:	f023 0312 	bic.w	r3, r3, #18
 8003dac:	f043 0210 	orr.w	r2, r3, #16
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e01b      	b.n	8003df8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7ff ff94 	bl	8003cf2 <LL_ADC_IsCalibrationOnGoing>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e2      	bne.n	8003d96 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd4:	f023 0303 	bic.w	r3, r3, #3
 8003dd8:	f043 0201 	orr.w	r2, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	65da      	str	r2, [r3, #92]	; 0x5c
 8003de0:	e005      	b.n	8003dee <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de6:	f043 0210 	orr.w	r2, r3, #16
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	0004de01 	.word	0x0004de01

08003e04 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003e04:	b590      	push	{r4, r7, lr}
 8003e06:	b0a1      	sub	sp, #132	; 0x84
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003e1e:	2302      	movs	r3, #2
 8003e20:	e0e7      	b.n	8003ff2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003e2e:	2300      	movs	r3, #0
 8003e30:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e3a:	d102      	bne.n	8003e42 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003e3c:	4b6f      	ldr	r3, [pc, #444]	; (8003ffc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e3e:	60bb      	str	r3, [r7, #8]
 8003e40:	e009      	b.n	8003e56 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a6e      	ldr	r2, [pc, #440]	; (8004000 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d102      	bne.n	8003e52 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003e4c:	4b6d      	ldr	r3, [pc, #436]	; (8004004 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e4e:	60bb      	str	r3, [r7, #8]
 8003e50:	e001      	b.n	8003e56 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003e52:	2300      	movs	r3, #0
 8003e54:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10b      	bne.n	8003e74 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e60:	f043 0220 	orr.w	r2, r3, #32
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e0be      	b.n	8003ff2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff ff4f 	bl	8003d1a <LL_ADC_REG_IsConversionOngoing>
 8003e7c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7ff ff49 	bl	8003d1a <LL_ADC_REG_IsConversionOngoing>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f040 80a0 	bne.w	8003fd0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003e90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f040 809c 	bne.w	8003fd0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ea0:	d004      	beq.n	8003eac <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a55      	ldr	r2, [pc, #340]	; (8003ffc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d101      	bne.n	8003eb0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003eac:	4b56      	ldr	r3, [pc, #344]	; (8004008 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003eae:	e000      	b.n	8003eb2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003eb0:	4b56      	ldr	r3, [pc, #344]	; (800400c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003eb2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d04b      	beq.n	8003f54 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003ebc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	6859      	ldr	r1, [r3, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ece:	035b      	lsls	r3, r3, #13
 8003ed0:	430b      	orrs	r3, r1
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ed6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ee0:	d004      	beq.n	8003eec <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a45      	ldr	r2, [pc, #276]	; (8003ffc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d10f      	bne.n	8003f0c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003eec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003ef0:	f7ff fed3 	bl	8003c9a <LL_ADC_IsEnabled>
 8003ef4:	4604      	mov	r4, r0
 8003ef6:	4841      	ldr	r0, [pc, #260]	; (8003ffc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ef8:	f7ff fecf 	bl	8003c9a <LL_ADC_IsEnabled>
 8003efc:	4603      	mov	r3, r0
 8003efe:	4323      	orrs	r3, r4
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	bf0c      	ite	eq
 8003f04:	2301      	moveq	r3, #1
 8003f06:	2300      	movne	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	e012      	b.n	8003f32 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003f0c:	483c      	ldr	r0, [pc, #240]	; (8004000 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003f0e:	f7ff fec4 	bl	8003c9a <LL_ADC_IsEnabled>
 8003f12:	4604      	mov	r4, r0
 8003f14:	483b      	ldr	r0, [pc, #236]	; (8004004 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003f16:	f7ff fec0 	bl	8003c9a <LL_ADC_IsEnabled>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	431c      	orrs	r4, r3
 8003f1e:	483c      	ldr	r0, [pc, #240]	; (8004010 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003f20:	f7ff febb 	bl	8003c9a <LL_ADC_IsEnabled>
 8003f24:	4603      	mov	r3, r0
 8003f26:	4323      	orrs	r3, r4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d056      	beq.n	8003fe4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003f36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003f3e:	f023 030f 	bic.w	r3, r3, #15
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	6811      	ldr	r1, [r2, #0]
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	6892      	ldr	r2, [r2, #8]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f50:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f52:	e047      	b.n	8003fe4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003f54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f5e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f68:	d004      	beq.n	8003f74 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a23      	ldr	r2, [pc, #140]	; (8003ffc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d10f      	bne.n	8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003f74:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003f78:	f7ff fe8f 	bl	8003c9a <LL_ADC_IsEnabled>
 8003f7c:	4604      	mov	r4, r0
 8003f7e:	481f      	ldr	r0, [pc, #124]	; (8003ffc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f80:	f7ff fe8b 	bl	8003c9a <LL_ADC_IsEnabled>
 8003f84:	4603      	mov	r3, r0
 8003f86:	4323      	orrs	r3, r4
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	bf0c      	ite	eq
 8003f8c:	2301      	moveq	r3, #1
 8003f8e:	2300      	movne	r3, #0
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	e012      	b.n	8003fba <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003f94:	481a      	ldr	r0, [pc, #104]	; (8004000 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003f96:	f7ff fe80 	bl	8003c9a <LL_ADC_IsEnabled>
 8003f9a:	4604      	mov	r4, r0
 8003f9c:	4819      	ldr	r0, [pc, #100]	; (8004004 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003f9e:	f7ff fe7c 	bl	8003c9a <LL_ADC_IsEnabled>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	431c      	orrs	r4, r3
 8003fa6:	481a      	ldr	r0, [pc, #104]	; (8004010 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003fa8:	f7ff fe77 	bl	8003c9a <LL_ADC_IsEnabled>
 8003fac:	4603      	mov	r3, r0
 8003fae:	4323      	orrs	r3, r4
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	bf0c      	ite	eq
 8003fb4:	2301      	moveq	r3, #1
 8003fb6:	2300      	movne	r3, #0
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d012      	beq.n	8003fe4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003fbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003fc6:	f023 030f 	bic.w	r3, r3, #15
 8003fca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003fcc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003fce:	e009      	b.n	8003fe4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd4:	f043 0220 	orr.w	r2, r3, #32
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003fe2:	e000      	b.n	8003fe6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003fe4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003fee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3784      	adds	r7, #132	; 0x84
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd90      	pop	{r4, r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	50000100 	.word	0x50000100
 8004000:	50000400 	.word	0x50000400
 8004004:	50000500 	.word	0x50000500
 8004008:	50000300 	.word	0x50000300
 800400c:	50000700 	.word	0x50000700
 8004010:	50000600 	.word	0x50000600

08004014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f003 0307 	and.w	r3, r3, #7
 8004022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004024:	4b0c      	ldr	r3, [pc, #48]	; (8004058 <__NVIC_SetPriorityGrouping+0x44>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004030:	4013      	ands	r3, r2
 8004032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800403c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004046:	4a04      	ldr	r2, [pc, #16]	; (8004058 <__NVIC_SetPriorityGrouping+0x44>)
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	60d3      	str	r3, [r2, #12]
}
 800404c:	bf00      	nop
 800404e:	3714      	adds	r7, #20
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	e000ed00 	.word	0xe000ed00

0800405c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004060:	4b04      	ldr	r3, [pc, #16]	; (8004074 <__NVIC_GetPriorityGrouping+0x18>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	0a1b      	lsrs	r3, r3, #8
 8004066:	f003 0307 	and.w	r3, r3, #7
}
 800406a:	4618      	mov	r0, r3
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	e000ed00 	.word	0xe000ed00

08004078 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	4603      	mov	r3, r0
 8004080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004086:	2b00      	cmp	r3, #0
 8004088:	db0b      	blt.n	80040a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800408a:	79fb      	ldrb	r3, [r7, #7]
 800408c:	f003 021f 	and.w	r2, r3, #31
 8004090:	4907      	ldr	r1, [pc, #28]	; (80040b0 <__NVIC_EnableIRQ+0x38>)
 8004092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004096:	095b      	lsrs	r3, r3, #5
 8004098:	2001      	movs	r0, #1
 800409a:	fa00 f202 	lsl.w	r2, r0, r2
 800409e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040a2:	bf00      	nop
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	e000e100 	.word	0xe000e100

080040b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	6039      	str	r1, [r7, #0]
 80040be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	db0a      	blt.n	80040de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	490c      	ldr	r1, [pc, #48]	; (8004100 <__NVIC_SetPriority+0x4c>)
 80040ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d2:	0112      	lsls	r2, r2, #4
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	440b      	add	r3, r1
 80040d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040dc:	e00a      	b.n	80040f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	4908      	ldr	r1, [pc, #32]	; (8004104 <__NVIC_SetPriority+0x50>)
 80040e4:	79fb      	ldrb	r3, [r7, #7]
 80040e6:	f003 030f 	and.w	r3, r3, #15
 80040ea:	3b04      	subs	r3, #4
 80040ec:	0112      	lsls	r2, r2, #4
 80040ee:	b2d2      	uxtb	r2, r2
 80040f0:	440b      	add	r3, r1
 80040f2:	761a      	strb	r2, [r3, #24]
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	e000e100 	.word	0xe000e100
 8004104:	e000ed00 	.word	0xe000ed00

08004108 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004108:	b480      	push	{r7}
 800410a:	b089      	sub	sp, #36	; 0x24
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	f1c3 0307 	rsb	r3, r3, #7
 8004122:	2b04      	cmp	r3, #4
 8004124:	bf28      	it	cs
 8004126:	2304      	movcs	r3, #4
 8004128:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	3304      	adds	r3, #4
 800412e:	2b06      	cmp	r3, #6
 8004130:	d902      	bls.n	8004138 <NVIC_EncodePriority+0x30>
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	3b03      	subs	r3, #3
 8004136:	e000      	b.n	800413a <NVIC_EncodePriority+0x32>
 8004138:	2300      	movs	r3, #0
 800413a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800413c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	fa02 f303 	lsl.w	r3, r2, r3
 8004146:	43da      	mvns	r2, r3
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	401a      	ands	r2, r3
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004150:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	fa01 f303 	lsl.w	r3, r1, r3
 800415a:	43d9      	mvns	r1, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004160:	4313      	orrs	r3, r2
         );
}
 8004162:	4618      	mov	r0, r3
 8004164:	3724      	adds	r7, #36	; 0x24
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
	...

08004170 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004174:	f3bf 8f4f 	dsb	sy
}
 8004178:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800417a:	4b06      	ldr	r3, [pc, #24]	; (8004194 <__NVIC_SystemReset+0x24>)
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004182:	4904      	ldr	r1, [pc, #16]	; (8004194 <__NVIC_SystemReset+0x24>)
 8004184:	4b04      	ldr	r3, [pc, #16]	; (8004198 <__NVIC_SystemReset+0x28>)
 8004186:	4313      	orrs	r3, r2
 8004188:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800418a:	f3bf 8f4f 	dsb	sy
}
 800418e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004190:	bf00      	nop
 8004192:	e7fd      	b.n	8004190 <__NVIC_SystemReset+0x20>
 8004194:	e000ed00 	.word	0xe000ed00
 8004198:	05fa0004 	.word	0x05fa0004

0800419c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80041ac:	d301      	bcc.n	80041b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041ae:	2301      	movs	r3, #1
 80041b0:	e00f      	b.n	80041d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041b2:	4a0a      	ldr	r2, [pc, #40]	; (80041dc <SysTick_Config+0x40>)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3b01      	subs	r3, #1
 80041b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041ba:	210f      	movs	r1, #15
 80041bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041c0:	f7ff ff78 	bl	80040b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041c4:	4b05      	ldr	r3, [pc, #20]	; (80041dc <SysTick_Config+0x40>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041ca:	4b04      	ldr	r3, [pc, #16]	; (80041dc <SysTick_Config+0x40>)
 80041cc:	2207      	movs	r2, #7
 80041ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3708      	adds	r7, #8
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	e000e010 	.word	0xe000e010

080041e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f7ff ff13 	bl	8004014 <__NVIC_SetPriorityGrouping>
}
 80041ee:	bf00      	nop
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b086      	sub	sp, #24
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	4603      	mov	r3, r0
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	607a      	str	r2, [r7, #4]
 8004202:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004204:	f7ff ff2a 	bl	800405c <__NVIC_GetPriorityGrouping>
 8004208:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68b9      	ldr	r1, [r7, #8]
 800420e:	6978      	ldr	r0, [r7, #20]
 8004210:	f7ff ff7a 	bl	8004108 <NVIC_EncodePriority>
 8004214:	4602      	mov	r2, r0
 8004216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800421a:	4611      	mov	r1, r2
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff ff49 	bl	80040b4 <__NVIC_SetPriority>
}
 8004222:	bf00      	nop
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b082      	sub	sp, #8
 800422e:	af00      	add	r7, sp, #0
 8004230:	4603      	mov	r3, r0
 8004232:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff ff1d 	bl	8004078 <__NVIC_EnableIRQ>
}
 800423e:	bf00      	nop
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800424a:	f7ff ff91 	bl	8004170 <__NVIC_SystemReset>

0800424e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b082      	sub	sp, #8
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7ff ffa0 	bl	800419c <SysTick_Config>
 800425c:	4603      	mov	r3, r0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e08d      	b.n	8004396 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	461a      	mov	r2, r3
 8004280:	4b47      	ldr	r3, [pc, #284]	; (80043a0 <HAL_DMA_Init+0x138>)
 8004282:	429a      	cmp	r2, r3
 8004284:	d80f      	bhi.n	80042a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	4b45      	ldr	r3, [pc, #276]	; (80043a4 <HAL_DMA_Init+0x13c>)
 800428e:	4413      	add	r3, r2
 8004290:	4a45      	ldr	r2, [pc, #276]	; (80043a8 <HAL_DMA_Init+0x140>)
 8004292:	fba2 2303 	umull	r2, r3, r2, r3
 8004296:	091b      	lsrs	r3, r3, #4
 8004298:	009a      	lsls	r2, r3, #2
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a42      	ldr	r2, [pc, #264]	; (80043ac <HAL_DMA_Init+0x144>)
 80042a2:	641a      	str	r2, [r3, #64]	; 0x40
 80042a4:	e00e      	b.n	80042c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	4b40      	ldr	r3, [pc, #256]	; (80043b0 <HAL_DMA_Init+0x148>)
 80042ae:	4413      	add	r3, r2
 80042b0:	4a3d      	ldr	r2, [pc, #244]	; (80043a8 <HAL_DMA_Init+0x140>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	091b      	lsrs	r3, r3, #4
 80042b8:	009a      	lsls	r2, r3, #2
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a3c      	ldr	r2, [pc, #240]	; (80043b4 <HAL_DMA_Init+0x14c>)
 80042c2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2202      	movs	r2, #2
 80042c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80042da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80042e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004300:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a1b      	ldr	r3, [r3, #32]
 8004306:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	4313      	orrs	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 fa10 	bl	800473c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004324:	d102      	bne.n	800432c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004340:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d010      	beq.n	800436c <HAL_DMA_Init+0x104>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2b04      	cmp	r3, #4
 8004350:	d80c      	bhi.n	800436c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 fa30 	bl	80047b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004368:	605a      	str	r2, [r3, #4]
 800436a:	e008      	b.n	800437e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	40020407 	.word	0x40020407
 80043a4:	bffdfff8 	.word	0xbffdfff8
 80043a8:	cccccccd 	.word	0xcccccccd
 80043ac:	40020000 	.word	0x40020000
 80043b0:	bffdfbf8 	.word	0xbffdfbf8
 80043b4:	40020400 	.word	0x40020400

080043b8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
 80043c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043c6:	2300      	movs	r3, #0
 80043c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d101      	bne.n	80043d8 <HAL_DMA_Start_IT+0x20>
 80043d4:	2302      	movs	r3, #2
 80043d6:	e066      	b.n	80044a6 <HAL_DMA_Start_IT+0xee>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d155      	bne.n	8004498 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 0201 	bic.w	r2, r2, #1
 8004408:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	68b9      	ldr	r1, [r7, #8]
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	f000 f954 	bl	80046be <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441a:	2b00      	cmp	r3, #0
 800441c:	d008      	beq.n	8004430 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 020e 	orr.w	r2, r2, #14
 800442c:	601a      	str	r2, [r3, #0]
 800442e:	e00f      	b.n	8004450 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0204 	bic.w	r2, r2, #4
 800443e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 020a 	orr.w	r2, r2, #10
 800444e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d007      	beq.n	800446e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004468:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800446c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004472:	2b00      	cmp	r3, #0
 8004474:	d007      	beq.n	8004486 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004480:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004484:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f042 0201 	orr.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]
 8004496:	e005      	b.n	80044a4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80044a0:	2302      	movs	r3, #2
 80044a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80044a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b085      	sub	sp, #20
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d005      	beq.n	80044d2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2204      	movs	r2, #4
 80044ca:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	73fb      	strb	r3, [r7, #15]
 80044d0:	e037      	b.n	8004542 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 020e 	bic.w	r2, r2, #14
 80044e0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044f0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 0201 	bic.w	r2, r2, #1
 8004500:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004506:	f003 021f 	and.w	r2, r3, #31
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	2101      	movs	r1, #1
 8004510:	fa01 f202 	lsl.w	r2, r1, r2
 8004514:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800451e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00c      	beq.n	8004542 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004532:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004536:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004540:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004552:	7bfb      	ldrb	r3, [r7, #15]
}
 8004554:	4618      	mov	r0, r3
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457c:	f003 031f 	and.w	r3, r3, #31
 8004580:	2204      	movs	r2, #4
 8004582:	409a      	lsls	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	4013      	ands	r3, r2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d026      	beq.n	80045da <HAL_DMA_IRQHandler+0x7a>
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	d021      	beq.n	80045da <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0320 	and.w	r3, r3, #32
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d107      	bne.n	80045b4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0204 	bic.w	r2, r2, #4
 80045b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b8:	f003 021f 	and.w	r2, r3, #31
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c0:	2104      	movs	r1, #4
 80045c2:	fa01 f202 	lsl.w	r2, r1, r2
 80045c6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d071      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80045d8:	e06c      	b.n	80046b4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045de:	f003 031f 	and.w	r3, r3, #31
 80045e2:	2202      	movs	r2, #2
 80045e4:	409a      	lsls	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	4013      	ands	r3, r2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d02e      	beq.n	800464c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d029      	beq.n	800464c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0320 	and.w	r3, r3, #32
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10b      	bne.n	800461e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 020a 	bic.w	r2, r2, #10
 8004614:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004622:	f003 021f 	and.w	r2, r3, #31
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	2102      	movs	r1, #2
 800462c:	fa01 f202 	lsl.w	r2, r1, r2
 8004630:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463e:	2b00      	cmp	r3, #0
 8004640:	d038      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800464a:	e033      	b.n	80046b4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004650:	f003 031f 	and.w	r3, r3, #31
 8004654:	2208      	movs	r2, #8
 8004656:	409a      	lsls	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4013      	ands	r3, r2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d02a      	beq.n	80046b6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b00      	cmp	r3, #0
 8004668:	d025      	beq.n	80046b6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 020e 	bic.w	r2, r2, #14
 8004678:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800467e:	f003 021f 	and.w	r2, r3, #31
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	2101      	movs	r1, #1
 8004688:	fa01 f202 	lsl.w	r2, r1, r2
 800468c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d004      	beq.n	80046b6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
}
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046be:	b480      	push	{r7}
 80046c0:	b085      	sub	sp, #20
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	60f8      	str	r0, [r7, #12]
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	607a      	str	r2, [r7, #4]
 80046ca:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046d4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d004      	beq.n	80046e8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046e6:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ec:	f003 021f 	and.w	r2, r3, #31
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	2101      	movs	r1, #1
 80046f6:	fa01 f202 	lsl.w	r2, r1, r2
 80046fa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	2b10      	cmp	r3, #16
 800470a:	d108      	bne.n	800471e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800471c:	e007      	b.n	800472e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68ba      	ldr	r2, [r7, #8]
 8004724:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	60da      	str	r2, [r3, #12]
}
 800472e:	bf00      	nop
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
	...

0800473c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	4b16      	ldr	r3, [pc, #88]	; (80047a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800474c:	429a      	cmp	r2, r3
 800474e:	d802      	bhi.n	8004756 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004750:	4b15      	ldr	r3, [pc, #84]	; (80047a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004752:	617b      	str	r3, [r7, #20]
 8004754:	e001      	b.n	800475a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004756:	4b15      	ldr	r3, [pc, #84]	; (80047ac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004758:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	b2db      	uxtb	r3, r3
 8004764:	3b08      	subs	r3, #8
 8004766:	4a12      	ldr	r2, [pc, #72]	; (80047b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004768:	fba2 2303 	umull	r2, r3, r2, r3
 800476c:	091b      	lsrs	r3, r3, #4
 800476e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004774:	089b      	lsrs	r3, r3, #2
 8004776:	009a      	lsls	r2, r3, #2
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	4413      	add	r3, r2
 800477c:	461a      	mov	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a0b      	ldr	r2, [pc, #44]	; (80047b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004786:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f003 031f 	and.w	r3, r3, #31
 800478e:	2201      	movs	r2, #1
 8004790:	409a      	lsls	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004796:	bf00      	nop
 8004798:	371c      	adds	r7, #28
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	40020407 	.word	0x40020407
 80047a8:	40020800 	.word	0x40020800
 80047ac:	40020820 	.word	0x40020820
 80047b0:	cccccccd 	.word	0xcccccccd
 80047b4:	40020880 	.word	0x40020880

080047b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80047cc:	4413      	add	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	461a      	mov	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a08      	ldr	r2, [pc, #32]	; (80047fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80047da:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	3b01      	subs	r3, #1
 80047e0:	f003 031f 	and.w	r3, r3, #31
 80047e4:	2201      	movs	r2, #1
 80047e6:	409a      	lsls	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80047ec:	bf00      	nop
 80047ee:	3714      	adds	r7, #20
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	1000823f 	.word	0x1000823f
 80047fc:	40020940 	.word	0x40020940

08004800 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800480a:	2300      	movs	r3, #0
 800480c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800480e:	e15a      	b.n	8004ac6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	2101      	movs	r1, #1
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	fa01 f303 	lsl.w	r3, r1, r3
 800481c:	4013      	ands	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 814c 	beq.w	8004ac0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f003 0303 	and.w	r3, r3, #3
 8004830:	2b01      	cmp	r3, #1
 8004832:	d005      	beq.n	8004840 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800483c:	2b02      	cmp	r3, #2
 800483e:	d130      	bne.n	80048a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	2203      	movs	r2, #3
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	43db      	mvns	r3, r3
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4013      	ands	r3, r2
 8004856:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	68da      	ldr	r2, [r3, #12]
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004876:	2201      	movs	r2, #1
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	43db      	mvns	r3, r3
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4013      	ands	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	091b      	lsrs	r3, r3, #4
 800488c:	f003 0201 	and.w	r2, r3, #1
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	4313      	orrs	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d017      	beq.n	80048de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	2203      	movs	r2, #3
 80048ba:	fa02 f303 	lsl.w	r3, r2, r3
 80048be:	43db      	mvns	r3, r3
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	4013      	ands	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	689a      	ldr	r2, [r3, #8]
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	fa02 f303 	lsl.w	r3, r2, r3
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f003 0303 	and.w	r3, r3, #3
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d123      	bne.n	8004932 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	08da      	lsrs	r2, r3, #3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3208      	adds	r2, #8
 80048f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	220f      	movs	r2, #15
 8004902:	fa02 f303 	lsl.w	r3, r2, r3
 8004906:	43db      	mvns	r3, r3
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4013      	ands	r3, r2
 800490c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	691a      	ldr	r2, [r3, #16]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	fa02 f303 	lsl.w	r3, r2, r3
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	08da      	lsrs	r2, r3, #3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3208      	adds	r2, #8
 800492c:	6939      	ldr	r1, [r7, #16]
 800492e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	2203      	movs	r2, #3
 800493e:	fa02 f303 	lsl.w	r3, r2, r3
 8004942:	43db      	mvns	r3, r3
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	4013      	ands	r3, r2
 8004948:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f003 0203 	and.w	r2, r3, #3
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	fa02 f303 	lsl.w	r3, r2, r3
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4313      	orrs	r3, r2
 800495e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 80a6 	beq.w	8004ac0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004974:	4b5b      	ldr	r3, [pc, #364]	; (8004ae4 <HAL_GPIO_Init+0x2e4>)
 8004976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004978:	4a5a      	ldr	r2, [pc, #360]	; (8004ae4 <HAL_GPIO_Init+0x2e4>)
 800497a:	f043 0301 	orr.w	r3, r3, #1
 800497e:	6613      	str	r3, [r2, #96]	; 0x60
 8004980:	4b58      	ldr	r3, [pc, #352]	; (8004ae4 <HAL_GPIO_Init+0x2e4>)
 8004982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	60bb      	str	r3, [r7, #8]
 800498a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800498c:	4a56      	ldr	r2, [pc, #344]	; (8004ae8 <HAL_GPIO_Init+0x2e8>)
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	089b      	lsrs	r3, r3, #2
 8004992:	3302      	adds	r3, #2
 8004994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004998:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f003 0303 	and.w	r3, r3, #3
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	220f      	movs	r2, #15
 80049a4:	fa02 f303 	lsl.w	r3, r2, r3
 80049a8:	43db      	mvns	r3, r3
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	4013      	ands	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80049b6:	d01f      	beq.n	80049f8 <HAL_GPIO_Init+0x1f8>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a4c      	ldr	r2, [pc, #304]	; (8004aec <HAL_GPIO_Init+0x2ec>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d019      	beq.n	80049f4 <HAL_GPIO_Init+0x1f4>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a4b      	ldr	r2, [pc, #300]	; (8004af0 <HAL_GPIO_Init+0x2f0>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d013      	beq.n	80049f0 <HAL_GPIO_Init+0x1f0>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a4a      	ldr	r2, [pc, #296]	; (8004af4 <HAL_GPIO_Init+0x2f4>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d00d      	beq.n	80049ec <HAL_GPIO_Init+0x1ec>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a49      	ldr	r2, [pc, #292]	; (8004af8 <HAL_GPIO_Init+0x2f8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d007      	beq.n	80049e8 <HAL_GPIO_Init+0x1e8>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a48      	ldr	r2, [pc, #288]	; (8004afc <HAL_GPIO_Init+0x2fc>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d101      	bne.n	80049e4 <HAL_GPIO_Init+0x1e4>
 80049e0:	2305      	movs	r3, #5
 80049e2:	e00a      	b.n	80049fa <HAL_GPIO_Init+0x1fa>
 80049e4:	2306      	movs	r3, #6
 80049e6:	e008      	b.n	80049fa <HAL_GPIO_Init+0x1fa>
 80049e8:	2304      	movs	r3, #4
 80049ea:	e006      	b.n	80049fa <HAL_GPIO_Init+0x1fa>
 80049ec:	2303      	movs	r3, #3
 80049ee:	e004      	b.n	80049fa <HAL_GPIO_Init+0x1fa>
 80049f0:	2302      	movs	r3, #2
 80049f2:	e002      	b.n	80049fa <HAL_GPIO_Init+0x1fa>
 80049f4:	2301      	movs	r3, #1
 80049f6:	e000      	b.n	80049fa <HAL_GPIO_Init+0x1fa>
 80049f8:	2300      	movs	r3, #0
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	f002 0203 	and.w	r2, r2, #3
 8004a00:	0092      	lsls	r2, r2, #2
 8004a02:	4093      	lsls	r3, r2
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a0a:	4937      	ldr	r1, [pc, #220]	; (8004ae8 <HAL_GPIO_Init+0x2e8>)
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	089b      	lsrs	r3, r3, #2
 8004a10:	3302      	adds	r3, #2
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a18:	4b39      	ldr	r3, [pc, #228]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	43db      	mvns	r3, r3
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4013      	ands	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a3c:	4a30      	ldr	r2, [pc, #192]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004a42:	4b2f      	ldr	r3, [pc, #188]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	43db      	mvns	r3, r3
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	4013      	ands	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a66:	4a26      	ldr	r2, [pc, #152]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004a6c:	4b24      	ldr	r3, [pc, #144]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	43db      	mvns	r3, r3
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d003      	beq.n	8004a90 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a90:	4a1b      	ldr	r2, [pc, #108]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004a96:	4b1a      	ldr	r3, [pc, #104]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	43db      	mvns	r3, r3
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004aba:	4a11      	ldr	r2, [pc, #68]	; (8004b00 <HAL_GPIO_Init+0x300>)
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f47f ae9d 	bne.w	8004810 <HAL_GPIO_Init+0x10>
  }
}
 8004ad6:	bf00      	nop
 8004ad8:	bf00      	nop
 8004ada:	371c      	adds	r7, #28
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	40010000 	.word	0x40010000
 8004aec:	48000400 	.word	0x48000400
 8004af0:	48000800 	.word	0x48000800
 8004af4:	48000c00 	.word	0x48000c00
 8004af8:	48001000 	.word	0x48001000
 8004afc:	48001400 	.word	0x48001400
 8004b00:	40010400 	.word	0x40010400

08004b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	807b      	strh	r3, [r7, #2]
 8004b10:	4613      	mov	r3, r2
 8004b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b14:	787b      	ldrb	r3, [r7, #1]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d003      	beq.n	8004b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b1a:	887a      	ldrh	r2, [r7, #2]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b20:	e002      	b.n	8004b28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b22:	887a      	ldrh	r2, [r7, #2]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b28:	bf00      	nop
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e081      	b.n	8004c4a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fc ffac 	bl	8001ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2224      	movs	r2, #36	; 0x24
 8004b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0201 	bic.w	r2, r2, #1
 8004b76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685a      	ldr	r2, [r3, #4]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d107      	bne.n	8004bae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	689a      	ldr	r2, [r3, #8]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004baa:	609a      	str	r2, [r3, #8]
 8004bac:	e006      	b.n	8004bbc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689a      	ldr	r2, [r3, #8]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004bba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d104      	bne.n	8004bce <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bcc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004bdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004be0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68da      	ldr	r2, [r3, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bf0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691a      	ldr	r2, [r3, #16]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	69d9      	ldr	r1, [r3, #28]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a1a      	ldr	r2, [r3, #32]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f042 0201 	orr.w	r2, r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2220      	movs	r2, #32
 8004c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	4608      	mov	r0, r1
 8004c5e:	4611      	mov	r1, r2
 8004c60:	461a      	mov	r2, r3
 8004c62:	4603      	mov	r3, r0
 8004c64:	817b      	strh	r3, [r7, #10]
 8004c66:	460b      	mov	r3, r1
 8004c68:	813b      	strh	r3, [r7, #8]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b20      	cmp	r3, #32
 8004c78:	f040 80f9 	bne.w	8004e6e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d002      	beq.n	8004c88 <HAL_I2C_Mem_Write+0x34>
 8004c82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d105      	bne.n	8004c94 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c8e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e0ed      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d101      	bne.n	8004ca2 <HAL_I2C_Mem_Write+0x4e>
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	e0e6      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004caa:	f7fd fbf1 	bl	8002490 <HAL_GetTick>
 8004cae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	2319      	movs	r3, #25
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f955 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0d1      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2221      	movs	r2, #33	; 0x21
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2240      	movs	r2, #64	; 0x40
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a3a      	ldr	r2, [r7, #32]
 8004ce6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004cec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cf4:	88f8      	ldrh	r0, [r7, #6]
 8004cf6:	893a      	ldrh	r2, [r7, #8]
 8004cf8:	8979      	ldrh	r1, [r7, #10]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	9301      	str	r3, [sp, #4]
 8004cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	4603      	mov	r3, r0
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 f8b9 	bl	8004e7c <I2C_RequestMemoryWrite>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d005      	beq.n	8004d1c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e0a9      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	2bff      	cmp	r3, #255	; 0xff
 8004d24:	d90e      	bls.n	8004d44 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	22ff      	movs	r2, #255	; 0xff
 8004d2a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	8979      	ldrh	r1, [r7, #10]
 8004d34:	2300      	movs	r3, #0
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f000 fabd 	bl	80052bc <I2C_TransferConfig>
 8004d42:	e00f      	b.n	8004d64 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	8979      	ldrh	r1, [r7, #10]
 8004d56:	2300      	movs	r3, #0
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f000 faac 	bl	80052bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 f93f 	bl	8004fec <I2C_WaitOnTXISFlagUntilTimeout>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e07b      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7c:	781a      	ldrb	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da0:	3b01      	subs	r3, #1
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d034      	beq.n	8004e1c <HAL_I2C_Mem_Write+0x1c8>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d130      	bne.n	8004e1c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2180      	movs	r1, #128	; 0x80
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 f8d1 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d001      	beq.n	8004dd4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e04d      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	2bff      	cmp	r3, #255	; 0xff
 8004ddc:	d90e      	bls.n	8004dfc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	22ff      	movs	r2, #255	; 0xff
 8004de2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de8:	b2da      	uxtb	r2, r3
 8004dea:	8979      	ldrh	r1, [r7, #10]
 8004dec:	2300      	movs	r3, #0
 8004dee:	9300      	str	r3, [sp, #0]
 8004df0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 fa61 	bl	80052bc <I2C_TransferConfig>
 8004dfa:	e00f      	b.n	8004e1c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	8979      	ldrh	r1, [r7, #10]
 8004e0e:	2300      	movs	r3, #0
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e16:	68f8      	ldr	r0, [r7, #12]
 8004e18:	f000 fa50 	bl	80052bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d19e      	bne.n	8004d64 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 f91e 	bl	800506c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d001      	beq.n	8004e3a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e01a      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6859      	ldr	r1, [r3, #4]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	4b0a      	ldr	r3, [pc, #40]	; (8004e78 <HAL_I2C_Mem_Write+0x224>)
 8004e4e:	400b      	ands	r3, r1
 8004e50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2220      	movs	r2, #32
 8004e56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e000      	b.n	8004e70 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004e6e:	2302      	movs	r3, #2
  }
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3718      	adds	r7, #24
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	fe00e800 	.word	0xfe00e800

08004e7c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b086      	sub	sp, #24
 8004e80:	af02      	add	r7, sp, #8
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	4608      	mov	r0, r1
 8004e86:	4611      	mov	r1, r2
 8004e88:	461a      	mov	r2, r3
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	817b      	strh	r3, [r7, #10]
 8004e8e:	460b      	mov	r3, r1
 8004e90:	813b      	strh	r3, [r7, #8]
 8004e92:	4613      	mov	r3, r2
 8004e94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004e96:	88fb      	ldrh	r3, [r7, #6]
 8004e98:	b2da      	uxtb	r2, r3
 8004e9a:	8979      	ldrh	r1, [r7, #10]
 8004e9c:	4b20      	ldr	r3, [pc, #128]	; (8004f20 <I2C_RequestMemoryWrite+0xa4>)
 8004e9e:	9300      	str	r3, [sp, #0]
 8004ea0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 fa09 	bl	80052bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eaa:	69fa      	ldr	r2, [r7, #28]
 8004eac:	69b9      	ldr	r1, [r7, #24]
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f000 f89c 	bl	8004fec <I2C_WaitOnTXISFlagUntilTimeout>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d001      	beq.n	8004ebe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e02c      	b.n	8004f18 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ebe:	88fb      	ldrh	r3, [r7, #6]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d105      	bne.n	8004ed0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ec4:	893b      	ldrh	r3, [r7, #8]
 8004ec6:	b2da      	uxtb	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	629a      	str	r2, [r3, #40]	; 0x28
 8004ece:	e015      	b.n	8004efc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ed0:	893b      	ldrh	r3, [r7, #8]
 8004ed2:	0a1b      	lsrs	r3, r3, #8
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	b2da      	uxtb	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ede:	69fa      	ldr	r2, [r7, #28]
 8004ee0:	69b9      	ldr	r1, [r7, #24]
 8004ee2:	68f8      	ldr	r0, [r7, #12]
 8004ee4:	f000 f882 	bl	8004fec <I2C_WaitOnTXISFlagUntilTimeout>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e012      	b.n	8004f18 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ef2:	893b      	ldrh	r3, [r7, #8]
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	9300      	str	r3, [sp, #0]
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	2200      	movs	r2, #0
 8004f04:	2180      	movs	r1, #128	; 0x80
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 f830 	bl	8004f6c <I2C_WaitOnFlagUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e000      	b.n	8004f18 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	80002000 	.word	0x80002000

08004f24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d103      	bne.n	8004f42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d007      	beq.n	8004f60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	619a      	str	r2, [r3, #24]
  }
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f7c:	e022      	b.n	8004fc4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f84:	d01e      	beq.n	8004fc4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f86:	f7fd fa83 	bl	8002490 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d302      	bcc.n	8004f9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d113      	bne.n	8004fc4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa0:	f043 0220 	orr.w	r2, r3, #32
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e00f      	b.n	8004fe4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699a      	ldr	r2, [r3, #24]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	bf0c      	ite	eq
 8004fd4:	2301      	moveq	r3, #1
 8004fd6:	2300      	movne	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	461a      	mov	r2, r3
 8004fdc:	79fb      	ldrb	r3, [r7, #7]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d0cd      	beq.n	8004f7e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ff8:	e02c      	b.n	8005054 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	68b9      	ldr	r1, [r7, #8]
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 f870 	bl	80050e4 <I2C_IsErrorOccurred>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e02a      	b.n	8005064 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005014:	d01e      	beq.n	8005054 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005016:	f7fd fa3b 	bl	8002490 <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	429a      	cmp	r2, r3
 8005024:	d302      	bcc.n	800502c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d113      	bne.n	8005054 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005030:	f043 0220 	orr.w	r2, r3, #32
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e007      	b.n	8005064 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	f003 0302 	and.w	r3, r3, #2
 800505e:	2b02      	cmp	r3, #2
 8005060:	d1cb      	bne.n	8004ffa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005078:	e028      	b.n	80050cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	68b9      	ldr	r1, [r7, #8]
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 f830 	bl	80050e4 <I2C_IsErrorOccurred>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e026      	b.n	80050dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508e:	f7fd f9ff 	bl	8002490 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	429a      	cmp	r2, r3
 800509c:	d302      	bcc.n	80050a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d113      	bne.n	80050cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a8:	f043 0220 	orr.w	r2, r3, #32
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2220      	movs	r2, #32
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e007      	b.n	80050dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	f003 0320 	and.w	r3, r3, #32
 80050d6:	2b20      	cmp	r3, #32
 80050d8:	d1cf      	bne.n	800507a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b08a      	sub	sp, #40	; 0x28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050f0:	2300      	movs	r3, #0
 80050f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80050fe:	2300      	movs	r3, #0
 8005100:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	f003 0310 	and.w	r3, r3, #16
 800510c:	2b00      	cmp	r3, #0
 800510e:	d075      	beq.n	80051fc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2210      	movs	r2, #16
 8005116:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005118:	e056      	b.n	80051c8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005120:	d052      	beq.n	80051c8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005122:	f7fd f9b5 	bl	8002490 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	429a      	cmp	r2, r3
 8005130:	d302      	bcc.n	8005138 <I2C_IsErrorOccurred+0x54>
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d147      	bne.n	80051c8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005142:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800514a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005156:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800515a:	d12e      	bne.n	80051ba <I2C_IsErrorOccurred+0xd6>
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005162:	d02a      	beq.n	80051ba <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005164:	7cfb      	ldrb	r3, [r7, #19]
 8005166:	2b20      	cmp	r3, #32
 8005168:	d027      	beq.n	80051ba <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005178:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800517a:	f7fd f989 	bl	8002490 <HAL_GetTick>
 800517e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005180:	e01b      	b.n	80051ba <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005182:	f7fd f985 	bl	8002490 <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b19      	cmp	r3, #25
 800518e:	d914      	bls.n	80051ba <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005194:	f043 0220 	orr.w	r2, r3, #32
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2220      	movs	r2, #32
 80051a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	f003 0320 	and.w	r3, r3, #32
 80051c4:	2b20      	cmp	r3, #32
 80051c6:	d1dc      	bne.n	8005182 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	f003 0320 	and.w	r3, r3, #32
 80051d2:	2b20      	cmp	r3, #32
 80051d4:	d003      	beq.n	80051de <I2C_IsErrorOccurred+0xfa>
 80051d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d09d      	beq.n	800511a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80051de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d103      	bne.n	80051ee <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2220      	movs	r2, #32
 80051ec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80051ee:	6a3b      	ldr	r3, [r7, #32]
 80051f0:	f043 0304 	orr.w	r3, r3, #4
 80051f4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00b      	beq.n	8005226 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800520e:	6a3b      	ldr	r3, [r7, #32]
 8005210:	f043 0301 	orr.w	r3, r3, #1
 8005214:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800521e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00b      	beq.n	8005248 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	f043 0308 	orr.w	r3, r3, #8
 8005236:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005240:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	f043 0302 	orr.w	r3, r3, #2
 8005258:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005262:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800526a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800526e:	2b00      	cmp	r3, #0
 8005270:	d01c      	beq.n	80052ac <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f7ff fe56 	bl	8004f24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	6859      	ldr	r1, [r3, #4]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <I2C_IsErrorOccurred+0x1d4>)
 8005284:	400b      	ands	r3, r1
 8005286:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	431a      	orrs	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2220      	movs	r2, #32
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80052ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3728      	adds	r7, #40	; 0x28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	fe00e800 	.word	0xfe00e800

080052bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	607b      	str	r3, [r7, #4]
 80052c6:	460b      	mov	r3, r1
 80052c8:	817b      	strh	r3, [r7, #10]
 80052ca:	4613      	mov	r3, r2
 80052cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80052ce:	897b      	ldrh	r3, [r7, #10]
 80052d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80052d4:	7a7b      	ldrb	r3, [r7, #9]
 80052d6:	041b      	lsls	r3, r3, #16
 80052d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80052dc:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80052e2:	6a3b      	ldr	r3, [r7, #32]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052ea:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	6a3b      	ldr	r3, [r7, #32]
 80052f4:	0d5b      	lsrs	r3, r3, #21
 80052f6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80052fa:	4b08      	ldr	r3, [pc, #32]	; (800531c <I2C_TransferConfig+0x60>)
 80052fc:	430b      	orrs	r3, r1
 80052fe:	43db      	mvns	r3, r3
 8005300:	ea02 0103 	and.w	r1, r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	430a      	orrs	r2, r1
 800530c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800530e:	bf00      	nop
 8005310:	371c      	adds	r7, #28
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	03ff63ff 	.word	0x03ff63ff

08005320 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b20      	cmp	r3, #32
 8005334:	d138      	bne.n	80053a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800533c:	2b01      	cmp	r3, #1
 800533e:	d101      	bne.n	8005344 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005340:	2302      	movs	r3, #2
 8005342:	e032      	b.n	80053aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2224      	movs	r2, #36	; 0x24
 8005350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0201 	bic.w	r2, r2, #1
 8005362:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005372:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6819      	ldr	r1, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f042 0201 	orr.w	r2, r2, #1
 8005392:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2220      	movs	r2, #32
 8005398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80053a4:	2300      	movs	r3, #0
 80053a6:	e000      	b.n	80053aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80053a8:	2302      	movs	r3, #2
  }
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80053b6:	b480      	push	{r7}
 80053b8:	b085      	sub	sp, #20
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	d139      	bne.n	8005440 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d101      	bne.n	80053da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80053d6:	2302      	movs	r3, #2
 80053d8:	e033      	b.n	8005442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2224      	movs	r2, #36	; 0x24
 80053e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0201 	bic.w	r2, r2, #1
 80053f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005408:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	021b      	lsls	r3, r3, #8
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4313      	orrs	r3, r2
 8005412:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0201 	orr.w	r2, r2, #1
 800542a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800543c:	2300      	movs	r3, #0
 800543e:	e000      	b.n	8005442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005440:	2302      	movs	r3, #2
  }
}
 8005442:	4618      	mov	r0, r3
 8005444:	3714      	adds	r7, #20
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
	...

08005450 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d141      	bne.n	80054e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800545e:	4b4b      	ldr	r3, [pc, #300]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800546a:	d131      	bne.n	80054d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800546c:	4b47      	ldr	r3, [pc, #284]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800546e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005472:	4a46      	ldr	r2, [pc, #280]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005474:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005478:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800547c:	4b43      	ldr	r3, [pc, #268]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005484:	4a41      	ldr	r2, [pc, #260]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005486:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800548a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800548c:	4b40      	ldr	r3, [pc, #256]	; (8005590 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2232      	movs	r2, #50	; 0x32
 8005492:	fb02 f303 	mul.w	r3, r2, r3
 8005496:	4a3f      	ldr	r2, [pc, #252]	; (8005594 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005498:	fba2 2303 	umull	r2, r3, r2, r3
 800549c:	0c9b      	lsrs	r3, r3, #18
 800549e:	3301      	adds	r3, #1
 80054a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054a2:	e002      	b.n	80054aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	3b01      	subs	r3, #1
 80054a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054aa:	4b38      	ldr	r3, [pc, #224]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054b6:	d102      	bne.n	80054be <HAL_PWREx_ControlVoltageScaling+0x6e>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1f2      	bne.n	80054a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054be:	4b33      	ldr	r3, [pc, #204]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054ca:	d158      	bne.n	800557e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e057      	b.n	8005580 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054d0:	4b2e      	ldr	r3, [pc, #184]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054d6:	4a2d      	ldr	r2, [pc, #180]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80054e0:	e04d      	b.n	800557e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054e8:	d141      	bne.n	800556e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054ea:	4b28      	ldr	r3, [pc, #160]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80054f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054f6:	d131      	bne.n	800555c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054f8:	4b24      	ldr	r3, [pc, #144]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054fe:	4a23      	ldr	r2, [pc, #140]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005504:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005508:	4b20      	ldr	r3, [pc, #128]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005510:	4a1e      	ldr	r2, [pc, #120]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005512:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005516:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005518:	4b1d      	ldr	r3, [pc, #116]	; (8005590 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2232      	movs	r2, #50	; 0x32
 800551e:	fb02 f303 	mul.w	r3, r2, r3
 8005522:	4a1c      	ldr	r2, [pc, #112]	; (8005594 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005524:	fba2 2303 	umull	r2, r3, r2, r3
 8005528:	0c9b      	lsrs	r3, r3, #18
 800552a:	3301      	adds	r3, #1
 800552c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800552e:	e002      	b.n	8005536 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	3b01      	subs	r3, #1
 8005534:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005536:	4b15      	ldr	r3, [pc, #84]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800553e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005542:	d102      	bne.n	800554a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1f2      	bne.n	8005530 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800554a:	4b10      	ldr	r3, [pc, #64]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005556:	d112      	bne.n	800557e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e011      	b.n	8005580 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800555c:	4b0b      	ldr	r3, [pc, #44]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800555e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005562:	4a0a      	ldr	r2, [pc, #40]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005568:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800556c:	e007      	b.n	800557e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800556e:	4b07      	ldr	r3, [pc, #28]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005576:	4a05      	ldr	r2, [pc, #20]	; (800558c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005578:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800557c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	40007000 	.word	0x40007000
 8005590:	20000000 	.word	0x20000000
 8005594:	431bde83 	.word	0x431bde83

08005598 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e306      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d075      	beq.n	80056a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055b6:	4b97      	ldr	r3, [pc, #604]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 030c 	and.w	r3, r3, #12
 80055be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055c0:	4b94      	ldr	r3, [pc, #592]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	f003 0303 	and.w	r3, r3, #3
 80055c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	2b0c      	cmp	r3, #12
 80055ce:	d102      	bne.n	80055d6 <HAL_RCC_OscConfig+0x3e>
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	2b03      	cmp	r3, #3
 80055d4:	d002      	beq.n	80055dc <HAL_RCC_OscConfig+0x44>
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	2b08      	cmp	r3, #8
 80055da:	d10b      	bne.n	80055f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055dc:	4b8d      	ldr	r3, [pc, #564]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d05b      	beq.n	80056a0 <HAL_RCC_OscConfig+0x108>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d157      	bne.n	80056a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e2e1      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055fc:	d106      	bne.n	800560c <HAL_RCC_OscConfig+0x74>
 80055fe:	4b85      	ldr	r3, [pc, #532]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a84      	ldr	r2, [pc, #528]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005604:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005608:	6013      	str	r3, [r2, #0]
 800560a:	e01d      	b.n	8005648 <HAL_RCC_OscConfig+0xb0>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005614:	d10c      	bne.n	8005630 <HAL_RCC_OscConfig+0x98>
 8005616:	4b7f      	ldr	r3, [pc, #508]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a7e      	ldr	r2, [pc, #504]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 800561c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	4b7c      	ldr	r3, [pc, #496]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a7b      	ldr	r2, [pc, #492]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800562c:	6013      	str	r3, [r2, #0]
 800562e:	e00b      	b.n	8005648 <HAL_RCC_OscConfig+0xb0>
 8005630:	4b78      	ldr	r3, [pc, #480]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a77      	ldr	r2, [pc, #476]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005636:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800563a:	6013      	str	r3, [r2, #0]
 800563c:	4b75      	ldr	r3, [pc, #468]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a74      	ldr	r2, [pc, #464]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005642:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d013      	beq.n	8005678 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005650:	f7fc ff1e 	bl	8002490 <HAL_GetTick>
 8005654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005656:	e008      	b.n	800566a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005658:	f7fc ff1a 	bl	8002490 <HAL_GetTick>
 800565c:	4602      	mov	r2, r0
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	2b64      	cmp	r3, #100	; 0x64
 8005664:	d901      	bls.n	800566a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e2a6      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800566a:	4b6a      	ldr	r3, [pc, #424]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0f0      	beq.n	8005658 <HAL_RCC_OscConfig+0xc0>
 8005676:	e014      	b.n	80056a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005678:	f7fc ff0a 	bl	8002490 <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005680:	f7fc ff06 	bl	8002490 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b64      	cmp	r3, #100	; 0x64
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e292      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005692:	4b60      	ldr	r3, [pc, #384]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1f0      	bne.n	8005680 <HAL_RCC_OscConfig+0xe8>
 800569e:	e000      	b.n	80056a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d075      	beq.n	800579a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056ae:	4b59      	ldr	r3, [pc, #356]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 030c 	and.w	r3, r3, #12
 80056b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056b8:	4b56      	ldr	r3, [pc, #344]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	f003 0303 	and.w	r3, r3, #3
 80056c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	2b0c      	cmp	r3, #12
 80056c6:	d102      	bne.n	80056ce <HAL_RCC_OscConfig+0x136>
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d002      	beq.n	80056d4 <HAL_RCC_OscConfig+0x13c>
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d11f      	bne.n	8005714 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056d4:	4b4f      	ldr	r3, [pc, #316]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d005      	beq.n	80056ec <HAL_RCC_OscConfig+0x154>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e265      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ec:	4b49      	ldr	r3, [pc, #292]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	061b      	lsls	r3, r3, #24
 80056fa:	4946      	ldr	r1, [pc, #280]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005700:	4b45      	ldr	r3, [pc, #276]	; (8005818 <HAL_RCC_OscConfig+0x280>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4618      	mov	r0, r3
 8005706:	f7fc fe77 	bl	80023f8 <HAL_InitTick>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d043      	beq.n	8005798 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e251      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d023      	beq.n	8005764 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800571c:	4b3d      	ldr	r3, [pc, #244]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a3c      	ldr	r2, [pc, #240]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005722:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005726:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005728:	f7fc feb2 	bl	8002490 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005730:	f7fc feae 	bl	8002490 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e23a      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005742:	4b34      	ldr	r3, [pc, #208]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800574e:	4b31      	ldr	r3, [pc, #196]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	061b      	lsls	r3, r3, #24
 800575c:	492d      	ldr	r1, [pc, #180]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 800575e:	4313      	orrs	r3, r2
 8005760:	604b      	str	r3, [r1, #4]
 8005762:	e01a      	b.n	800579a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005764:	4b2b      	ldr	r3, [pc, #172]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a2a      	ldr	r2, [pc, #168]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 800576a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800576e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005770:	f7fc fe8e 	bl	8002490 <HAL_GetTick>
 8005774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005776:	e008      	b.n	800578a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005778:	f7fc fe8a 	bl	8002490 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	2b02      	cmp	r3, #2
 8005784:	d901      	bls.n	800578a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e216      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800578a:	4b22      	ldr	r3, [pc, #136]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1f0      	bne.n	8005778 <HAL_RCC_OscConfig+0x1e0>
 8005796:	e000      	b.n	800579a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005798:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0308 	and.w	r3, r3, #8
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d041      	beq.n	800582a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d01c      	beq.n	80057e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057ae:	4b19      	ldr	r3, [pc, #100]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80057b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057b4:	4a17      	ldr	r2, [pc, #92]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80057b6:	f043 0301 	orr.w	r3, r3, #1
 80057ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057be:	f7fc fe67 	bl	8002490 <HAL_GetTick>
 80057c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057c4:	e008      	b.n	80057d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057c6:	f7fc fe63 	bl	8002490 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e1ef      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057d8:	4b0e      	ldr	r3, [pc, #56]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80057da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0ef      	beq.n	80057c6 <HAL_RCC_OscConfig+0x22e>
 80057e6:	e020      	b.n	800582a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057e8:	4b0a      	ldr	r3, [pc, #40]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80057ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057ee:	4a09      	ldr	r2, [pc, #36]	; (8005814 <HAL_RCC_OscConfig+0x27c>)
 80057f0:	f023 0301 	bic.w	r3, r3, #1
 80057f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f8:	f7fc fe4a 	bl	8002490 <HAL_GetTick>
 80057fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80057fe:	e00d      	b.n	800581c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005800:	f7fc fe46 	bl	8002490 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	2b02      	cmp	r3, #2
 800580c:	d906      	bls.n	800581c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e1d2      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
 8005812:	bf00      	nop
 8005814:	40021000 	.word	0x40021000
 8005818:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800581c:	4b8c      	ldr	r3, [pc, #560]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 800581e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1ea      	bne.n	8005800 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0304 	and.w	r3, r3, #4
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80a6 	beq.w	8005984 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005838:	2300      	movs	r3, #0
 800583a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800583c:	4b84      	ldr	r3, [pc, #528]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 800583e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d101      	bne.n	800584c <HAL_RCC_OscConfig+0x2b4>
 8005848:	2301      	movs	r3, #1
 800584a:	e000      	b.n	800584e <HAL_RCC_OscConfig+0x2b6>
 800584c:	2300      	movs	r3, #0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00d      	beq.n	800586e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005852:	4b7f      	ldr	r3, [pc, #508]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005856:	4a7e      	ldr	r2, [pc, #504]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800585c:	6593      	str	r3, [r2, #88]	; 0x58
 800585e:	4b7c      	ldr	r3, [pc, #496]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800586a:	2301      	movs	r3, #1
 800586c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800586e:	4b79      	ldr	r3, [pc, #484]	; (8005a54 <HAL_RCC_OscConfig+0x4bc>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005876:	2b00      	cmp	r3, #0
 8005878:	d118      	bne.n	80058ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800587a:	4b76      	ldr	r3, [pc, #472]	; (8005a54 <HAL_RCC_OscConfig+0x4bc>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a75      	ldr	r2, [pc, #468]	; (8005a54 <HAL_RCC_OscConfig+0x4bc>)
 8005880:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005884:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005886:	f7fc fe03 	bl	8002490 <HAL_GetTick>
 800588a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800588c:	e008      	b.n	80058a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800588e:	f7fc fdff 	bl	8002490 <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	2b02      	cmp	r3, #2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e18b      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058a0:	4b6c      	ldr	r3, [pc, #432]	; (8005a54 <HAL_RCC_OscConfig+0x4bc>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0f0      	beq.n	800588e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d108      	bne.n	80058c6 <HAL_RCC_OscConfig+0x32e>
 80058b4:	4b66      	ldr	r3, [pc, #408]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ba:	4a65      	ldr	r2, [pc, #404]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058bc:	f043 0301 	orr.w	r3, r3, #1
 80058c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058c4:	e024      	b.n	8005910 <HAL_RCC_OscConfig+0x378>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	2b05      	cmp	r3, #5
 80058cc:	d110      	bne.n	80058f0 <HAL_RCC_OscConfig+0x358>
 80058ce:	4b60      	ldr	r3, [pc, #384]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058d4:	4a5e      	ldr	r2, [pc, #376]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058d6:	f043 0304 	orr.w	r3, r3, #4
 80058da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058de:	4b5c      	ldr	r3, [pc, #368]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058e4:	4a5a      	ldr	r2, [pc, #360]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058e6:	f043 0301 	orr.w	r3, r3, #1
 80058ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058ee:	e00f      	b.n	8005910 <HAL_RCC_OscConfig+0x378>
 80058f0:	4b57      	ldr	r3, [pc, #348]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058f6:	4a56      	ldr	r2, [pc, #344]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80058f8:	f023 0301 	bic.w	r3, r3, #1
 80058fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005900:	4b53      	ldr	r3, [pc, #332]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005906:	4a52      	ldr	r2, [pc, #328]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005908:	f023 0304 	bic.w	r3, r3, #4
 800590c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d016      	beq.n	8005946 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005918:	f7fc fdba 	bl	8002490 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800591e:	e00a      	b.n	8005936 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005920:	f7fc fdb6 	bl	8002490 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	f241 3288 	movw	r2, #5000	; 0x1388
 800592e:	4293      	cmp	r3, r2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e140      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005936:	4b46      	ldr	r3, [pc, #280]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005938:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b00      	cmp	r3, #0
 8005942:	d0ed      	beq.n	8005920 <HAL_RCC_OscConfig+0x388>
 8005944:	e015      	b.n	8005972 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005946:	f7fc fda3 	bl	8002490 <HAL_GetTick>
 800594a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800594c:	e00a      	b.n	8005964 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800594e:	f7fc fd9f 	bl	8002490 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	f241 3288 	movw	r2, #5000	; 0x1388
 800595c:	4293      	cmp	r3, r2
 800595e:	d901      	bls.n	8005964 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	e129      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005964:	4b3a      	ldr	r3, [pc, #232]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1ed      	bne.n	800594e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005972:	7ffb      	ldrb	r3, [r7, #31]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d105      	bne.n	8005984 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005978:	4b35      	ldr	r3, [pc, #212]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 800597a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800597c:	4a34      	ldr	r2, [pc, #208]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 800597e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005982:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0320 	and.w	r3, r3, #32
 800598c:	2b00      	cmp	r3, #0
 800598e:	d03c      	beq.n	8005a0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d01c      	beq.n	80059d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005998:	4b2d      	ldr	r3, [pc, #180]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 800599a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800599e:	4a2c      	ldr	r2, [pc, #176]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80059a0:	f043 0301 	orr.w	r3, r3, #1
 80059a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a8:	f7fc fd72 	bl	8002490 <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059b0:	f7fc fd6e 	bl	8002490 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e0fa      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80059c2:	4b23      	ldr	r3, [pc, #140]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80059c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d0ef      	beq.n	80059b0 <HAL_RCC_OscConfig+0x418>
 80059d0:	e01b      	b.n	8005a0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80059d2:	4b1f      	ldr	r3, [pc, #124]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80059d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059d8:	4a1d      	ldr	r2, [pc, #116]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80059da:	f023 0301 	bic.w	r3, r3, #1
 80059de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059e2:	f7fc fd55 	bl	8002490 <HAL_GetTick>
 80059e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80059e8:	e008      	b.n	80059fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059ea:	f7fc fd51 	bl	8002490 <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d901      	bls.n	80059fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e0dd      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80059fc:	4b14      	ldr	r3, [pc, #80]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 80059fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a02:	f003 0302 	and.w	r3, r3, #2
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1ef      	bne.n	80059ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	69db      	ldr	r3, [r3, #28]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80d1 	beq.w	8005bb6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a14:	4b0e      	ldr	r3, [pc, #56]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f003 030c 	and.w	r3, r3, #12
 8005a1c:	2b0c      	cmp	r3, #12
 8005a1e:	f000 808b 	beq.w	8005b38 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d15e      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a2a:	4b09      	ldr	r3, [pc, #36]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a08      	ldr	r2, [pc, #32]	; (8005a50 <HAL_RCC_OscConfig+0x4b8>)
 8005a30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a36:	f7fc fd2b 	bl	8002490 <HAL_GetTick>
 8005a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a3c:	e00c      	b.n	8005a58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a3e:	f7fc fd27 	bl	8002490 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d905      	bls.n	8005a58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e0b3      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
 8005a50:	40021000 	.word	0x40021000
 8005a54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a58:	4b59      	ldr	r3, [pc, #356]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1ec      	bne.n	8005a3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a64:	4b56      	ldr	r3, [pc, #344]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005a66:	68da      	ldr	r2, [r3, #12]
 8005a68:	4b56      	ldr	r3, [pc, #344]	; (8005bc4 <HAL_RCC_OscConfig+0x62c>)
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	6a11      	ldr	r1, [r2, #32]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005a74:	3a01      	subs	r2, #1
 8005a76:	0112      	lsls	r2, r2, #4
 8005a78:	4311      	orrs	r1, r2
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005a7e:	0212      	lsls	r2, r2, #8
 8005a80:	4311      	orrs	r1, r2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a86:	0852      	lsrs	r2, r2, #1
 8005a88:	3a01      	subs	r2, #1
 8005a8a:	0552      	lsls	r2, r2, #21
 8005a8c:	4311      	orrs	r1, r2
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a92:	0852      	lsrs	r2, r2, #1
 8005a94:	3a01      	subs	r2, #1
 8005a96:	0652      	lsls	r2, r2, #25
 8005a98:	4311      	orrs	r1, r2
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005a9e:	06d2      	lsls	r2, r2, #27
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	4947      	ldr	r1, [pc, #284]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005aa8:	4b45      	ldr	r3, [pc, #276]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a44      	ldr	r2, [pc, #272]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005aae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ab2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ab4:	4b42      	ldr	r3, [pc, #264]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	4a41      	ldr	r2, [pc, #260]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005aba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005abe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac0:	f7fc fce6 	bl	8002490 <HAL_GetTick>
 8005ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ac6:	e008      	b.n	8005ada <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac8:	f7fc fce2 	bl	8002490 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e06e      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ada:	4b39      	ldr	r3, [pc, #228]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0f0      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x530>
 8005ae6:	e066      	b.n	8005bb6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ae8:	4b35      	ldr	r3, [pc, #212]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a34      	ldr	r2, [pc, #208]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005aee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005af2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005af4:	4b32      	ldr	r3, [pc, #200]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	4a31      	ldr	r2, [pc, #196]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005afa:	f023 0303 	bic.w	r3, r3, #3
 8005afe:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005b00:	4b2f      	ldr	r3, [pc, #188]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	4a2e      	ldr	r2, [pc, #184]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005b06:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005b0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b0e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b10:	f7fc fcbe 	bl	8002490 <HAL_GetTick>
 8005b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b16:	e008      	b.n	8005b2a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b18:	f7fc fcba 	bl	8002490 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e046      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b2a:	4b25      	ldr	r3, [pc, #148]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f0      	bne.n	8005b18 <HAL_RCC_OscConfig+0x580>
 8005b36:	e03e      	b.n	8005bb6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d101      	bne.n	8005b44 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e039      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005b44:	4b1e      	ldr	r3, [pc, #120]	; (8005bc0 <HAL_RCC_OscConfig+0x628>)
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f003 0203 	and.w	r2, r3, #3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d12c      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b62:	3b01      	subs	r3, #1
 8005b64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d123      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b74:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d11b      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b84:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d113      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b94:	085b      	lsrs	r3, r3, #1
 8005b96:	3b01      	subs	r3, #1
 8005b98:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d109      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ba8:	085b      	lsrs	r3, r3, #1
 8005baa:	3b01      	subs	r3, #1
 8005bac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d001      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e000      	b.n	8005bb8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3720      	adds	r7, #32
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	019f800c 	.word	0x019f800c

08005bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d101      	bne.n	8005be0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e11e      	b.n	8005e1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005be0:	4b91      	ldr	r3, [pc, #580]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 030f 	and.w	r3, r3, #15
 8005be8:	683a      	ldr	r2, [r7, #0]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d910      	bls.n	8005c10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bee:	4b8e      	ldr	r3, [pc, #568]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f023 020f 	bic.w	r2, r3, #15
 8005bf6:	498c      	ldr	r1, [pc, #560]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bfe:	4b8a      	ldr	r3, [pc, #552]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 030f 	and.w	r3, r3, #15
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d001      	beq.n	8005c10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e106      	b.n	8005e1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0301 	and.w	r3, r3, #1
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d073      	beq.n	8005d04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	2b03      	cmp	r3, #3
 8005c22:	d129      	bne.n	8005c78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c24:	4b81      	ldr	r3, [pc, #516]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e0f4      	b.n	8005e1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005c34:	f000 f99c 	bl	8005f70 <RCC_GetSysClockFreqFromPLLSource>
 8005c38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	4a7c      	ldr	r2, [pc, #496]	; (8005e30 <HAL_RCC_ClockConfig+0x268>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d93f      	bls.n	8005cc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005c42:	4b7a      	ldr	r3, [pc, #488]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d009      	beq.n	8005c62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d033      	beq.n	8005cc2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d12f      	bne.n	8005cc2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c62:	4b72      	ldr	r3, [pc, #456]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c6a:	4a70      	ldr	r2, [pc, #448]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005c72:	2380      	movs	r3, #128	; 0x80
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	e024      	b.n	8005cc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d107      	bne.n	8005c90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c80:	4b6a      	ldr	r3, [pc, #424]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d109      	bne.n	8005ca0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e0c6      	b.n	8005e1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c90:	4b66      	ldr	r3, [pc, #408]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d101      	bne.n	8005ca0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e0be      	b.n	8005e1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005ca0:	f000 f8ce 	bl	8005e40 <HAL_RCC_GetSysClockFreq>
 8005ca4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	4a61      	ldr	r2, [pc, #388]	; (8005e30 <HAL_RCC_ClockConfig+0x268>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d909      	bls.n	8005cc2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005cae:	4b5f      	ldr	r3, [pc, #380]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cb6:	4a5d      	ldr	r2, [pc, #372]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005cb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005cbe:	2380      	movs	r3, #128	; 0x80
 8005cc0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005cc2:	4b5a      	ldr	r3, [pc, #360]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f023 0203 	bic.w	r2, r3, #3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	4957      	ldr	r1, [pc, #348]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cd4:	f7fc fbdc 	bl	8002490 <HAL_GetTick>
 8005cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cda:	e00a      	b.n	8005cf2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cdc:	f7fc fbd8 	bl	8002490 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d901      	bls.n	8005cf2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e095      	b.n	8005e1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cf2:	4b4e      	ldr	r3, [pc, #312]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 020c 	and.w	r2, r3, #12
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d1eb      	bne.n	8005cdc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d023      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d005      	beq.n	8005d28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d1c:	4b43      	ldr	r3, [pc, #268]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	4a42      	ldr	r2, [pc, #264]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0308 	and.w	r3, r3, #8
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d007      	beq.n	8005d44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005d34:	4b3d      	ldr	r3, [pc, #244]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005d3c:	4a3b      	ldr	r2, [pc, #236]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d44:	4b39      	ldr	r3, [pc, #228]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	4936      	ldr	r1, [pc, #216]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	608b      	str	r3, [r1, #8]
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	2b80      	cmp	r3, #128	; 0x80
 8005d5c:	d105      	bne.n	8005d6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005d5e:	4b33      	ldr	r3, [pc, #204]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	4a32      	ldr	r2, [pc, #200]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005d64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d6a:	4b2f      	ldr	r3, [pc, #188]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 030f 	and.w	r3, r3, #15
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d21d      	bcs.n	8005db4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d78:	4b2b      	ldr	r3, [pc, #172]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f023 020f 	bic.w	r2, r3, #15
 8005d80:	4929      	ldr	r1, [pc, #164]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d88:	f7fc fb82 	bl	8002490 <HAL_GetTick>
 8005d8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d8e:	e00a      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d90:	f7fc fb7e 	bl	8002490 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e03b      	b.n	8005e1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005da6:	4b20      	ldr	r3, [pc, #128]	; (8005e28 <HAL_RCC_ClockConfig+0x260>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 030f 	and.w	r3, r3, #15
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d1ed      	bne.n	8005d90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0304 	and.w	r3, r3, #4
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d008      	beq.n	8005dd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dc0:	4b1a      	ldr	r3, [pc, #104]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	4917      	ldr	r1, [pc, #92]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0308 	and.w	r3, r3, #8
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d009      	beq.n	8005df2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005dde:	4b13      	ldr	r3, [pc, #76]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	00db      	lsls	r3, r3, #3
 8005dec:	490f      	ldr	r1, [pc, #60]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005df2:	f000 f825 	bl	8005e40 <HAL_RCC_GetSysClockFreq>
 8005df6:	4602      	mov	r2, r0
 8005df8:	4b0c      	ldr	r3, [pc, #48]	; (8005e2c <HAL_RCC_ClockConfig+0x264>)
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	091b      	lsrs	r3, r3, #4
 8005dfe:	f003 030f 	and.w	r3, r3, #15
 8005e02:	490c      	ldr	r1, [pc, #48]	; (8005e34 <HAL_RCC_ClockConfig+0x26c>)
 8005e04:	5ccb      	ldrb	r3, [r1, r3]
 8005e06:	f003 031f 	and.w	r3, r3, #31
 8005e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8005e0e:	4a0a      	ldr	r2, [pc, #40]	; (8005e38 <HAL_RCC_ClockConfig+0x270>)
 8005e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005e12:	4b0a      	ldr	r3, [pc, #40]	; (8005e3c <HAL_RCC_ClockConfig+0x274>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7fc faee 	bl	80023f8 <HAL_InitTick>
 8005e1c:	4603      	mov	r3, r0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3718      	adds	r7, #24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40022000 	.word	0x40022000
 8005e2c:	40021000 	.word	0x40021000
 8005e30:	04c4b400 	.word	0x04c4b400
 8005e34:	0800c47c 	.word	0x0800c47c
 8005e38:	20000000 	.word	0x20000000
 8005e3c:	20000004 	.word	0x20000004

08005e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b087      	sub	sp, #28
 8005e44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005e46:	4b2c      	ldr	r3, [pc, #176]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f003 030c 	and.w	r3, r3, #12
 8005e4e:	2b04      	cmp	r3, #4
 8005e50:	d102      	bne.n	8005e58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e52:	4b2a      	ldr	r3, [pc, #168]	; (8005efc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e54:	613b      	str	r3, [r7, #16]
 8005e56:	e047      	b.n	8005ee8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005e58:	4b27      	ldr	r3, [pc, #156]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f003 030c 	and.w	r3, r3, #12
 8005e60:	2b08      	cmp	r3, #8
 8005e62:	d102      	bne.n	8005e6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e64:	4b25      	ldr	r3, [pc, #148]	; (8005efc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e66:	613b      	str	r3, [r7, #16]
 8005e68:	e03e      	b.n	8005ee8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005e6a:	4b23      	ldr	r3, [pc, #140]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f003 030c 	and.w	r3, r3, #12
 8005e72:	2b0c      	cmp	r3, #12
 8005e74:	d136      	bne.n	8005ee4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e76:	4b20      	ldr	r3, [pc, #128]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	f003 0303 	and.w	r3, r3, #3
 8005e7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e80:	4b1d      	ldr	r3, [pc, #116]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	091b      	lsrs	r3, r3, #4
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	d10c      	bne.n	8005eae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e94:	4a19      	ldr	r2, [pc, #100]	; (8005efc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e9c:	4a16      	ldr	r2, [pc, #88]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e9e:	68d2      	ldr	r2, [r2, #12]
 8005ea0:	0a12      	lsrs	r2, r2, #8
 8005ea2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ea6:	fb02 f303 	mul.w	r3, r2, r3
 8005eaa:	617b      	str	r3, [r7, #20]
      break;
 8005eac:	e00c      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005eae:	4a13      	ldr	r2, [pc, #76]	; (8005efc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb6:	4a10      	ldr	r2, [pc, #64]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005eb8:	68d2      	ldr	r2, [r2, #12]
 8005eba:	0a12      	lsrs	r2, r2, #8
 8005ebc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ec0:	fb02 f303 	mul.w	r3, r2, r3
 8005ec4:	617b      	str	r3, [r7, #20]
      break;
 8005ec6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ec8:	4b0b      	ldr	r3, [pc, #44]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	0e5b      	lsrs	r3, r3, #25
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005ed8:	697a      	ldr	r2, [r7, #20]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee0:	613b      	str	r3, [r7, #16]
 8005ee2:	e001      	b.n	8005ee8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005ee8:	693b      	ldr	r3, [r7, #16]
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	371c      	adds	r7, #28
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	00f42400 	.word	0x00f42400

08005f00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f00:	b480      	push	{r7}
 8005f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f04:	4b03      	ldr	r3, [pc, #12]	; (8005f14 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f06:	681b      	ldr	r3, [r3, #0]
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	20000000 	.word	0x20000000

08005f18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f1c:	f7ff fff0 	bl	8005f00 <HAL_RCC_GetHCLKFreq>
 8005f20:	4602      	mov	r2, r0
 8005f22:	4b06      	ldr	r3, [pc, #24]	; (8005f3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	0a1b      	lsrs	r3, r3, #8
 8005f28:	f003 0307 	and.w	r3, r3, #7
 8005f2c:	4904      	ldr	r1, [pc, #16]	; (8005f40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f2e:	5ccb      	ldrb	r3, [r1, r3]
 8005f30:	f003 031f 	and.w	r3, r3, #31
 8005f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	40021000 	.word	0x40021000
 8005f40:	0800c48c 	.word	0x0800c48c

08005f44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005f48:	f7ff ffda 	bl	8005f00 <HAL_RCC_GetHCLKFreq>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	4b06      	ldr	r3, [pc, #24]	; (8005f68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	0adb      	lsrs	r3, r3, #11
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	4904      	ldr	r1, [pc, #16]	; (8005f6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f5a:	5ccb      	ldrb	r3, [r1, r3]
 8005f5c:	f003 031f 	and.w	r3, r3, #31
 8005f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40021000 	.word	0x40021000
 8005f6c:	0800c48c 	.word	0x0800c48c

08005f70 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f76:	4b1e      	ldr	r3, [pc, #120]	; (8005ff0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f80:	4b1b      	ldr	r3, [pc, #108]	; (8005ff0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	091b      	lsrs	r3, r3, #4
 8005f86:	f003 030f 	and.w	r3, r3, #15
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d10c      	bne.n	8005fae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f94:	4a17      	ldr	r2, [pc, #92]	; (8005ff4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f9c:	4a14      	ldr	r2, [pc, #80]	; (8005ff0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f9e:	68d2      	ldr	r2, [r2, #12]
 8005fa0:	0a12      	lsrs	r2, r2, #8
 8005fa2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005fa6:	fb02 f303 	mul.w	r3, r2, r3
 8005faa:	617b      	str	r3, [r7, #20]
    break;
 8005fac:	e00c      	b.n	8005fc8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005fae:	4a11      	ldr	r2, [pc, #68]	; (8005ff4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb6:	4a0e      	ldr	r2, [pc, #56]	; (8005ff0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005fb8:	68d2      	ldr	r2, [r2, #12]
 8005fba:	0a12      	lsrs	r2, r2, #8
 8005fbc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005fc0:	fb02 f303 	mul.w	r3, r2, r3
 8005fc4:	617b      	str	r3, [r7, #20]
    break;
 8005fc6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005fc8:	4b09      	ldr	r3, [pc, #36]	; (8005ff0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	0e5b      	lsrs	r3, r3, #25
 8005fce:	f003 0303 	and.w	r3, r3, #3
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	005b      	lsls	r3, r3, #1
 8005fd6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005fe2:	687b      	ldr	r3, [r7, #4]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	371c      	adds	r7, #28
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	40021000 	.word	0x40021000
 8005ff4:	00f42400 	.word	0x00f42400

08005ff8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b086      	sub	sp, #24
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006000:	2300      	movs	r3, #0
 8006002:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006004:	2300      	movs	r3, #0
 8006006:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 8098 	beq.w	8006146 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006016:	2300      	movs	r3, #0
 8006018:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800601a:	4b43      	ldr	r3, [pc, #268]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800601c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800601e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10d      	bne.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006026:	4b40      	ldr	r3, [pc, #256]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800602a:	4a3f      	ldr	r2, [pc, #252]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800602c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006030:	6593      	str	r3, [r2, #88]	; 0x58
 8006032:	4b3d      	ldr	r3, [pc, #244]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800603a:	60bb      	str	r3, [r7, #8]
 800603c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800603e:	2301      	movs	r3, #1
 8006040:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006042:	4b3a      	ldr	r3, [pc, #232]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a39      	ldr	r2, [pc, #228]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800604c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800604e:	f7fc fa1f 	bl	8002490 <HAL_GetTick>
 8006052:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006054:	e009      	b.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006056:	f7fc fa1b 	bl	8002490 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	2b02      	cmp	r3, #2
 8006062:	d902      	bls.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006064:	2303      	movs	r3, #3
 8006066:	74fb      	strb	r3, [r7, #19]
        break;
 8006068:	e005      	b.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800606a:	4b30      	ldr	r3, [pc, #192]	; (800612c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006072:	2b00      	cmp	r3, #0
 8006074:	d0ef      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006076:	7cfb      	ldrb	r3, [r7, #19]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d159      	bne.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800607c:	4b2a      	ldr	r3, [pc, #168]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800607e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006086:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d01e      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	429a      	cmp	r2, r3
 8006096:	d019      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006098:	4b23      	ldr	r3, [pc, #140]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800609a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060a4:	4b20      	ldr	r3, [pc, #128]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060aa:	4a1f      	ldr	r2, [pc, #124]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060b4:	4b1c      	ldr	r3, [pc, #112]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ba:	4a1b      	ldr	r2, [pc, #108]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80060c4:	4a18      	ldr	r2, [pc, #96]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f003 0301 	and.w	r3, r3, #1
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d016      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d6:	f7fc f9db 	bl	8002490 <HAL_GetTick>
 80060da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060dc:	e00b      	b.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060de:	f7fc f9d7 	bl	8002490 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d902      	bls.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	74fb      	strb	r3, [r7, #19]
            break;
 80060f4:	e006      	b.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060f6:	4b0c      	ldr	r3, [pc, #48]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060fc:	f003 0302 	and.w	r3, r3, #2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d0ec      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006104:	7cfb      	ldrb	r3, [r7, #19]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d10b      	bne.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800610a:	4b07      	ldr	r3, [pc, #28]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800610c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006110:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006118:	4903      	ldr	r1, [pc, #12]	; (8006128 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800611a:	4313      	orrs	r3, r2
 800611c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006120:	e008      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006122:	7cfb      	ldrb	r3, [r7, #19]
 8006124:	74bb      	strb	r3, [r7, #18]
 8006126:	e005      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006128:	40021000 	.word	0x40021000
 800612c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006130:	7cfb      	ldrb	r3, [r7, #19]
 8006132:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006134:	7c7b      	ldrb	r3, [r7, #17]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d105      	bne.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800613a:	4ba7      	ldr	r3, [pc, #668]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800613c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800613e:	4aa6      	ldr	r2, [pc, #664]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006144:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00a      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006152:	4ba1      	ldr	r3, [pc, #644]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006158:	f023 0203 	bic.w	r2, r3, #3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	499d      	ldr	r1, [pc, #628]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006162:	4313      	orrs	r3, r2
 8006164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0302 	and.w	r3, r3, #2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00a      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006174:	4b98      	ldr	r3, [pc, #608]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800617a:	f023 020c 	bic.w	r2, r3, #12
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	4995      	ldr	r1, [pc, #596]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006184:	4313      	orrs	r3, r2
 8006186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0304 	and.w	r3, r3, #4
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006196:	4b90      	ldr	r3, [pc, #576]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800619c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	498c      	ldr	r1, [pc, #560]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061a6:	4313      	orrs	r3, r2
 80061a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0308 	and.w	r3, r3, #8
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00a      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80061b8:	4b87      	ldr	r3, [pc, #540]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	4984      	ldr	r1, [pc, #528]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0310 	and.w	r3, r3, #16
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061da:	4b7f      	ldr	r3, [pc, #508]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	695b      	ldr	r3, [r3, #20]
 80061e8:	497b      	ldr	r1, [pc, #492]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0320 	and.w	r3, r3, #32
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00a      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061fc:	4b76      	ldr	r3, [pc, #472]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006202:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	4973      	ldr	r1, [pc, #460]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800620c:	4313      	orrs	r3, r2
 800620e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00a      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800621e:	4b6e      	ldr	r3, [pc, #440]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006224:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	69db      	ldr	r3, [r3, #28]
 800622c:	496a      	ldr	r1, [pc, #424]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800622e:	4313      	orrs	r3, r2
 8006230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00a      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006240:	4b65      	ldr	r3, [pc, #404]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006246:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	4962      	ldr	r1, [pc, #392]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006250:	4313      	orrs	r3, r2
 8006252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006262:	4b5d      	ldr	r3, [pc, #372]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006268:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006270:	4959      	ldr	r1, [pc, #356]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006272:	4313      	orrs	r3, r2
 8006274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00a      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006284:	4b54      	ldr	r3, [pc, #336]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006286:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800628a:	f023 0203 	bic.w	r2, r3, #3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006292:	4951      	ldr	r1, [pc, #324]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006294:	4313      	orrs	r3, r2
 8006296:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062a6:	4b4c      	ldr	r3, [pc, #304]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b4:	4948      	ldr	r1, [pc, #288]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d015      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80062c8:	4b43      	ldr	r3, [pc, #268]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d6:	4940      	ldr	r1, [pc, #256]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062e6:	d105      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062e8:	4b3b      	ldr	r3, [pc, #236]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	4a3a      	ldr	r2, [pc, #232]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d015      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006300:	4b35      	ldr	r3, [pc, #212]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006306:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800630e:	4932      	ldr	r1, [pc, #200]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006310:	4313      	orrs	r3, r2
 8006312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800631a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800631e:	d105      	bne.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006320:	4b2d      	ldr	r3, [pc, #180]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	4a2c      	ldr	r2, [pc, #176]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006326:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800632a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d015      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006338:	4b27      	ldr	r3, [pc, #156]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800633a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800633e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006346:	4924      	ldr	r1, [pc, #144]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006348:	4313      	orrs	r3, r2
 800634a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006352:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006356:	d105      	bne.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006358:	4b1f      	ldr	r3, [pc, #124]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	4a1e      	ldr	r2, [pc, #120]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800635e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006362:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800636c:	2b00      	cmp	r3, #0
 800636e:	d015      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006370:	4b19      	ldr	r3, [pc, #100]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006376:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800637e:	4916      	ldr	r1, [pc, #88]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006380:	4313      	orrs	r3, r2
 8006382:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800638a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800638e:	d105      	bne.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006390:	4b11      	ldr	r3, [pc, #68]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	4a10      	ldr	r2, [pc, #64]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800639a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d019      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80063a8:	4b0b      	ldr	r3, [pc, #44]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b6:	4908      	ldr	r1, [pc, #32]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063c6:	d109      	bne.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063c8:	4b03      	ldr	r3, [pc, #12]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	4a02      	ldr	r2, [pc, #8]	; (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063d2:	60d3      	str	r3, [r2, #12]
 80063d4:	e002      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80063d6:	bf00      	nop
 80063d8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d015      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80063e8:	4b29      	ldr	r3, [pc, #164]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f6:	4926      	ldr	r1, [pc, #152]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006402:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006406:	d105      	bne.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006408:	4b21      	ldr	r3, [pc, #132]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	4a20      	ldr	r2, [pc, #128]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800640e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006412:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d015      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006420:	4b1b      	ldr	r3, [pc, #108]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006426:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800642e:	4918      	ldr	r1, [pc, #96]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006430:	4313      	orrs	r3, r2
 8006432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800643a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800643e:	d105      	bne.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006440:	4b13      	ldr	r3, [pc, #76]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	4a12      	ldr	r2, [pc, #72]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800644a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d015      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006458:	4b0d      	ldr	r3, [pc, #52]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800645a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800645e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006466:	490a      	ldr	r1, [pc, #40]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006468:	4313      	orrs	r3, r2
 800646a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006472:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006476:	d105      	bne.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006478:	4b05      	ldr	r3, [pc, #20]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	4a04      	ldr	r2, [pc, #16]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800647e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006482:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006484:	7cbb      	ldrb	r3, [r7, #18]
}
 8006486:	4618      	mov	r0, r3
 8006488:	3718      	adds	r7, #24
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	40021000 	.word	0x40021000

08006494 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e049      	b.n	800653a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d106      	bne.n	80064c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f7fb fb74 	bl	8001ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	3304      	adds	r3, #4
 80064d0:	4619      	mov	r1, r3
 80064d2:	4610      	mov	r0, r2
 80064d4:	f001 f9cc 	bl	8007870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3708      	adds	r7, #8
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
	...

08006544 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b01      	cmp	r3, #1
 8006556:	d001      	beq.n	800655c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e054      	b.n	8006606 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68da      	ldr	r2, [r3, #12]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f042 0201 	orr.w	r2, r2, #1
 8006572:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a26      	ldr	r2, [pc, #152]	; (8006614 <HAL_TIM_Base_Start_IT+0xd0>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d022      	beq.n	80065c4 <HAL_TIM_Base_Start_IT+0x80>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006586:	d01d      	beq.n	80065c4 <HAL_TIM_Base_Start_IT+0x80>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a22      	ldr	r2, [pc, #136]	; (8006618 <HAL_TIM_Base_Start_IT+0xd4>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d018      	beq.n	80065c4 <HAL_TIM_Base_Start_IT+0x80>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a21      	ldr	r2, [pc, #132]	; (800661c <HAL_TIM_Base_Start_IT+0xd8>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d013      	beq.n	80065c4 <HAL_TIM_Base_Start_IT+0x80>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a1f      	ldr	r2, [pc, #124]	; (8006620 <HAL_TIM_Base_Start_IT+0xdc>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d00e      	beq.n	80065c4 <HAL_TIM_Base_Start_IT+0x80>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a1e      	ldr	r2, [pc, #120]	; (8006624 <HAL_TIM_Base_Start_IT+0xe0>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d009      	beq.n	80065c4 <HAL_TIM_Base_Start_IT+0x80>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a1c      	ldr	r2, [pc, #112]	; (8006628 <HAL_TIM_Base_Start_IT+0xe4>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d004      	beq.n	80065c4 <HAL_TIM_Base_Start_IT+0x80>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a1b      	ldr	r2, [pc, #108]	; (800662c <HAL_TIM_Base_Start_IT+0xe8>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d115      	bne.n	80065f0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	689a      	ldr	r2, [r3, #8]
 80065ca:	4b19      	ldr	r3, [pc, #100]	; (8006630 <HAL_TIM_Base_Start_IT+0xec>)
 80065cc:	4013      	ands	r3, r2
 80065ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2b06      	cmp	r3, #6
 80065d4:	d015      	beq.n	8006602 <HAL_TIM_Base_Start_IT+0xbe>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065dc:	d011      	beq.n	8006602 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f042 0201 	orr.w	r2, r2, #1
 80065ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ee:	e008      	b.n	8006602 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0201 	orr.w	r2, r2, #1
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	e000      	b.n	8006604 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006602:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40012c00 	.word	0x40012c00
 8006618:	40000400 	.word	0x40000400
 800661c:	40000800 	.word	0x40000800
 8006620:	40000c00 	.word	0x40000c00
 8006624:	40013400 	.word	0x40013400
 8006628:	40014000 	.word	0x40014000
 800662c:	40015000 	.word	0x40015000
 8006630:	00010007 	.word	0x00010007

08006634 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68da      	ldr	r2, [r3, #12]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f022 0201 	bic.w	r2, r2, #1
 800664a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6a1a      	ldr	r2, [r3, #32]
 8006652:	f241 1311 	movw	r3, #4369	; 0x1111
 8006656:	4013      	ands	r3, r2
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10f      	bne.n	800667c <HAL_TIM_Base_Stop_IT+0x48>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	6a1a      	ldr	r2, [r3, #32]
 8006662:	f244 4344 	movw	r3, #17476	; 0x4444
 8006666:	4013      	ands	r3, r2
 8006668:	2b00      	cmp	r3, #0
 800666a:	d107      	bne.n	800667c <HAL_TIM_Base_Stop_IT+0x48>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f022 0201 	bic.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b082      	sub	sp, #8
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d101      	bne.n	80066a4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e049      	b.n	8006738 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d106      	bne.n	80066be <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f000 f841 	bl	8006740 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2202      	movs	r2, #2
 80066c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	3304      	adds	r3, #4
 80066ce:	4619      	mov	r1, r3
 80066d0:	4610      	mov	r0, r2
 80066d2:	f001 f8cd 	bl	8007870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2201      	movs	r2, #1
 800670a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2201      	movs	r2, #1
 8006722:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3708      	adds	r7, #8
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006748:	bf00      	nop
 800674a:	370c      	adds	r7, #12
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d109      	bne.n	8006778 <HAL_TIM_OC_Start+0x24>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b01      	cmp	r3, #1
 800676e:	bf14      	ite	ne
 8006770:	2301      	movne	r3, #1
 8006772:	2300      	moveq	r3, #0
 8006774:	b2db      	uxtb	r3, r3
 8006776:	e03c      	b.n	80067f2 <HAL_TIM_OC_Start+0x9e>
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	2b04      	cmp	r3, #4
 800677c:	d109      	bne.n	8006792 <HAL_TIM_OC_Start+0x3e>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b01      	cmp	r3, #1
 8006788:	bf14      	ite	ne
 800678a:	2301      	movne	r3, #1
 800678c:	2300      	moveq	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	e02f      	b.n	80067f2 <HAL_TIM_OC_Start+0x9e>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b08      	cmp	r3, #8
 8006796:	d109      	bne.n	80067ac <HAL_TIM_OC_Start+0x58>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	bf14      	ite	ne
 80067a4:	2301      	movne	r3, #1
 80067a6:	2300      	moveq	r3, #0
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	e022      	b.n	80067f2 <HAL_TIM_OC_Start+0x9e>
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	2b0c      	cmp	r3, #12
 80067b0:	d109      	bne.n	80067c6 <HAL_TIM_OC_Start+0x72>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	bf14      	ite	ne
 80067be:	2301      	movne	r3, #1
 80067c0:	2300      	moveq	r3, #0
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	e015      	b.n	80067f2 <HAL_TIM_OC_Start+0x9e>
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2b10      	cmp	r3, #16
 80067ca:	d109      	bne.n	80067e0 <HAL_TIM_OC_Start+0x8c>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	bf14      	ite	ne
 80067d8:	2301      	movne	r3, #1
 80067da:	2300      	moveq	r3, #0
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	e008      	b.n	80067f2 <HAL_TIM_OC_Start+0x9e>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	bf14      	ite	ne
 80067ec:	2301      	movne	r3, #1
 80067ee:	2300      	moveq	r3, #0
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d001      	beq.n	80067fa <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e0a6      	b.n	8006948 <HAL_TIM_OC_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d104      	bne.n	800680a <HAL_TIM_OC_Start+0xb6>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2202      	movs	r2, #2
 8006804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006808:	e023      	b.n	8006852 <HAL_TIM_OC_Start+0xfe>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b04      	cmp	r3, #4
 800680e:	d104      	bne.n	800681a <HAL_TIM_OC_Start+0xc6>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2202      	movs	r2, #2
 8006814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006818:	e01b      	b.n	8006852 <HAL_TIM_OC_Start+0xfe>
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	2b08      	cmp	r3, #8
 800681e:	d104      	bne.n	800682a <HAL_TIM_OC_Start+0xd6>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006828:	e013      	b.n	8006852 <HAL_TIM_OC_Start+0xfe>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b0c      	cmp	r3, #12
 800682e:	d104      	bne.n	800683a <HAL_TIM_OC_Start+0xe6>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006838:	e00b      	b.n	8006852 <HAL_TIM_OC_Start+0xfe>
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b10      	cmp	r3, #16
 800683e:	d104      	bne.n	800684a <HAL_TIM_OC_Start+0xf6>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006848:	e003      	b.n	8006852 <HAL_TIM_OC_Start+0xfe>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2202      	movs	r2, #2
 800684e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2201      	movs	r2, #1
 8006858:	6839      	ldr	r1, [r7, #0]
 800685a:	4618      	mov	r0, r3
 800685c:	f001 fe76 	bl	800854c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a3a      	ldr	r2, [pc, #232]	; (8006950 <HAL_TIM_OC_Start+0x1fc>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d018      	beq.n	800689c <HAL_TIM_OC_Start+0x148>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a39      	ldr	r2, [pc, #228]	; (8006954 <HAL_TIM_OC_Start+0x200>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d013      	beq.n	800689c <HAL_TIM_OC_Start+0x148>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a37      	ldr	r2, [pc, #220]	; (8006958 <HAL_TIM_OC_Start+0x204>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d00e      	beq.n	800689c <HAL_TIM_OC_Start+0x148>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a36      	ldr	r2, [pc, #216]	; (800695c <HAL_TIM_OC_Start+0x208>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d009      	beq.n	800689c <HAL_TIM_OC_Start+0x148>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a34      	ldr	r2, [pc, #208]	; (8006960 <HAL_TIM_OC_Start+0x20c>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d004      	beq.n	800689c <HAL_TIM_OC_Start+0x148>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a33      	ldr	r2, [pc, #204]	; (8006964 <HAL_TIM_OC_Start+0x210>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d101      	bne.n	80068a0 <HAL_TIM_OC_Start+0x14c>
 800689c:	2301      	movs	r3, #1
 800689e:	e000      	b.n	80068a2 <HAL_TIM_OC_Start+0x14e>
 80068a0:	2300      	movs	r3, #0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a25      	ldr	r2, [pc, #148]	; (8006950 <HAL_TIM_OC_Start+0x1fc>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d022      	beq.n	8006906 <HAL_TIM_OC_Start+0x1b2>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068c8:	d01d      	beq.n	8006906 <HAL_TIM_OC_Start+0x1b2>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a26      	ldr	r2, [pc, #152]	; (8006968 <HAL_TIM_OC_Start+0x214>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d018      	beq.n	8006906 <HAL_TIM_OC_Start+0x1b2>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a24      	ldr	r2, [pc, #144]	; (800696c <HAL_TIM_OC_Start+0x218>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d013      	beq.n	8006906 <HAL_TIM_OC_Start+0x1b2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a23      	ldr	r2, [pc, #140]	; (8006970 <HAL_TIM_OC_Start+0x21c>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00e      	beq.n	8006906 <HAL_TIM_OC_Start+0x1b2>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a19      	ldr	r2, [pc, #100]	; (8006954 <HAL_TIM_OC_Start+0x200>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d009      	beq.n	8006906 <HAL_TIM_OC_Start+0x1b2>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a18      	ldr	r2, [pc, #96]	; (8006958 <HAL_TIM_OC_Start+0x204>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d004      	beq.n	8006906 <HAL_TIM_OC_Start+0x1b2>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a18      	ldr	r2, [pc, #96]	; (8006964 <HAL_TIM_OC_Start+0x210>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d115      	bne.n	8006932 <HAL_TIM_OC_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	4b19      	ldr	r3, [pc, #100]	; (8006974 <HAL_TIM_OC_Start+0x220>)
 800690e:	4013      	ands	r3, r2
 8006910:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2b06      	cmp	r3, #6
 8006916:	d015      	beq.n	8006944 <HAL_TIM_OC_Start+0x1f0>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800691e:	d011      	beq.n	8006944 <HAL_TIM_OC_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f042 0201 	orr.w	r2, r2, #1
 800692e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006930:	e008      	b.n	8006944 <HAL_TIM_OC_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f042 0201 	orr.w	r2, r2, #1
 8006940:	601a      	str	r2, [r3, #0]
 8006942:	e000      	b.n	8006946 <HAL_TIM_OC_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006944:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	40012c00 	.word	0x40012c00
 8006954:	40013400 	.word	0x40013400
 8006958:	40014000 	.word	0x40014000
 800695c:	40014400 	.word	0x40014400
 8006960:	40014800 	.word	0x40014800
 8006964:	40015000 	.word	0x40015000
 8006968:	40000400 	.word	0x40000400
 800696c:	40000800 	.word	0x40000800
 8006970:	40000c00 	.word	0x40000c00
 8006974:	00010007 	.word	0x00010007

08006978 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2200      	movs	r2, #0
 8006988:	6839      	ldr	r1, [r7, #0]
 800698a:	4618      	mov	r0, r3
 800698c:	f001 fdde 	bl	800854c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a40      	ldr	r2, [pc, #256]	; (8006a98 <HAL_TIM_OC_Stop+0x120>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d018      	beq.n	80069cc <HAL_TIM_OC_Stop+0x54>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a3f      	ldr	r2, [pc, #252]	; (8006a9c <HAL_TIM_OC_Stop+0x124>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d013      	beq.n	80069cc <HAL_TIM_OC_Stop+0x54>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a3d      	ldr	r2, [pc, #244]	; (8006aa0 <HAL_TIM_OC_Stop+0x128>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d00e      	beq.n	80069cc <HAL_TIM_OC_Stop+0x54>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a3c      	ldr	r2, [pc, #240]	; (8006aa4 <HAL_TIM_OC_Stop+0x12c>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d009      	beq.n	80069cc <HAL_TIM_OC_Stop+0x54>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a3a      	ldr	r2, [pc, #232]	; (8006aa8 <HAL_TIM_OC_Stop+0x130>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d004      	beq.n	80069cc <HAL_TIM_OC_Stop+0x54>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a39      	ldr	r2, [pc, #228]	; (8006aac <HAL_TIM_OC_Stop+0x134>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d101      	bne.n	80069d0 <HAL_TIM_OC_Stop+0x58>
 80069cc:	2301      	movs	r3, #1
 80069ce:	e000      	b.n	80069d2 <HAL_TIM_OC_Stop+0x5a>
 80069d0:	2300      	movs	r3, #0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d017      	beq.n	8006a06 <HAL_TIM_OC_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	6a1a      	ldr	r2, [r3, #32]
 80069dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80069e0:	4013      	ands	r3, r2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10f      	bne.n	8006a06 <HAL_TIM_OC_Stop+0x8e>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	6a1a      	ldr	r2, [r3, #32]
 80069ec:	f244 4344 	movw	r3, #17476	; 0x4444
 80069f0:	4013      	ands	r3, r2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d107      	bne.n	8006a06 <HAL_TIM_OC_Stop+0x8e>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6a1a      	ldr	r2, [r3, #32]
 8006a0c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a10:	4013      	ands	r3, r2
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10f      	bne.n	8006a36 <HAL_TIM_OC_Stop+0xbe>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	6a1a      	ldr	r2, [r3, #32]
 8006a1c:	f244 4344 	movw	r3, #17476	; 0x4444
 8006a20:	4013      	ands	r3, r2
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d107      	bne.n	8006a36 <HAL_TIM_OC_Stop+0xbe>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f022 0201 	bic.w	r2, r2, #1
 8006a34:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d104      	bne.n	8006a46 <HAL_TIM_OC_Stop+0xce>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a44:	e023      	b.n	8006a8e <HAL_TIM_OC_Stop+0x116>
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d104      	bne.n	8006a56 <HAL_TIM_OC_Stop+0xde>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a54:	e01b      	b.n	8006a8e <HAL_TIM_OC_Stop+0x116>
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	2b08      	cmp	r3, #8
 8006a5a:	d104      	bne.n	8006a66 <HAL_TIM_OC_Stop+0xee>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a64:	e013      	b.n	8006a8e <HAL_TIM_OC_Stop+0x116>
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	2b0c      	cmp	r3, #12
 8006a6a:	d104      	bne.n	8006a76 <HAL_TIM_OC_Stop+0xfe>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a74:	e00b      	b.n	8006a8e <HAL_TIM_OC_Stop+0x116>
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	2b10      	cmp	r3, #16
 8006a7a:	d104      	bne.n	8006a86 <HAL_TIM_OC_Stop+0x10e>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a84:	e003      	b.n	8006a8e <HAL_TIM_OC_Stop+0x116>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3708      	adds	r7, #8
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	40012c00 	.word	0x40012c00
 8006a9c:	40013400 	.word	0x40013400
 8006aa0:	40014000 	.word	0x40014000
 8006aa4:	40014400 	.word	0x40014400
 8006aa8:	40014800 	.word	0x40014800
 8006aac:	40015000 	.word	0x40015000

08006ab0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e049      	b.n	8006b56 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d106      	bne.n	8006adc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 f841 	bl	8006b5e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	3304      	adds	r3, #4
 8006aec:	4619      	mov	r1, r3
 8006aee:	4610      	mov	r0, r2
 8006af0:	f000 febe 	bl	8007870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3708      	adds	r7, #8
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006b66:	bf00      	nop
 8006b68:	370c      	adds	r7, #12
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
	...

08006b74 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d104      	bne.n	8006b92 <HAL_TIM_IC_Start_IT+0x1e>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	e023      	b.n	8006bda <HAL_TIM_IC_Start_IT+0x66>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	2b04      	cmp	r3, #4
 8006b96:	d104      	bne.n	8006ba2 <HAL_TIM_IC_Start_IT+0x2e>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	e01b      	b.n	8006bda <HAL_TIM_IC_Start_IT+0x66>
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	2b08      	cmp	r3, #8
 8006ba6:	d104      	bne.n	8006bb2 <HAL_TIM_IC_Start_IT+0x3e>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	e013      	b.n	8006bda <HAL_TIM_IC_Start_IT+0x66>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b0c      	cmp	r3, #12
 8006bb6:	d104      	bne.n	8006bc2 <HAL_TIM_IC_Start_IT+0x4e>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	e00b      	b.n	8006bda <HAL_TIM_IC_Start_IT+0x66>
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b10      	cmp	r3, #16
 8006bc6:	d104      	bne.n	8006bd2 <HAL_TIM_IC_Start_IT+0x5e>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	e003      	b.n	8006bda <HAL_TIM_IC_Start_IT+0x66>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d104      	bne.n	8006bec <HAL_TIM_IC_Start_IT+0x78>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	e013      	b.n	8006c14 <HAL_TIM_IC_Start_IT+0xa0>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b04      	cmp	r3, #4
 8006bf0:	d104      	bne.n	8006bfc <HAL_TIM_IC_Start_IT+0x88>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	e00b      	b.n	8006c14 <HAL_TIM_IC_Start_IT+0xa0>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b08      	cmp	r3, #8
 8006c00:	d104      	bne.n	8006c0c <HAL_TIM_IC_Start_IT+0x98>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	e003      	b.n	8006c14 <HAL_TIM_IC_Start_IT+0xa0>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c16:	7bbb      	ldrb	r3, [r7, #14]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d102      	bne.n	8006c22 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006c1c:	7b7b      	ldrb	r3, [r7, #13]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d001      	beq.n	8006c26 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e0e2      	b.n	8006dec <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d104      	bne.n	8006c36 <HAL_TIM_IC_Start_IT+0xc2>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2202      	movs	r2, #2
 8006c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c34:	e023      	b.n	8006c7e <HAL_TIM_IC_Start_IT+0x10a>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	2b04      	cmp	r3, #4
 8006c3a:	d104      	bne.n	8006c46 <HAL_TIM_IC_Start_IT+0xd2>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2202      	movs	r2, #2
 8006c40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c44:	e01b      	b.n	8006c7e <HAL_TIM_IC_Start_IT+0x10a>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	2b08      	cmp	r3, #8
 8006c4a:	d104      	bne.n	8006c56 <HAL_TIM_IC_Start_IT+0xe2>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2202      	movs	r2, #2
 8006c50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c54:	e013      	b.n	8006c7e <HAL_TIM_IC_Start_IT+0x10a>
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	2b0c      	cmp	r3, #12
 8006c5a:	d104      	bne.n	8006c66 <HAL_TIM_IC_Start_IT+0xf2>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c64:	e00b      	b.n	8006c7e <HAL_TIM_IC_Start_IT+0x10a>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	2b10      	cmp	r3, #16
 8006c6a:	d104      	bne.n	8006c76 <HAL_TIM_IC_Start_IT+0x102>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c74:	e003      	b.n	8006c7e <HAL_TIM_IC_Start_IT+0x10a>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2202      	movs	r2, #2
 8006c7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d104      	bne.n	8006c8e <HAL_TIM_IC_Start_IT+0x11a>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2202      	movs	r2, #2
 8006c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c8c:	e013      	b.n	8006cb6 <HAL_TIM_IC_Start_IT+0x142>
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2b04      	cmp	r3, #4
 8006c92:	d104      	bne.n	8006c9e <HAL_TIM_IC_Start_IT+0x12a>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c9c:	e00b      	b.n	8006cb6 <HAL_TIM_IC_Start_IT+0x142>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b08      	cmp	r3, #8
 8006ca2:	d104      	bne.n	8006cae <HAL_TIM_IC_Start_IT+0x13a>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2202      	movs	r2, #2
 8006ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006cac:	e003      	b.n	8006cb6 <HAL_TIM_IC_Start_IT+0x142>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2202      	movs	r2, #2
 8006cb2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b0c      	cmp	r3, #12
 8006cba:	d841      	bhi.n	8006d40 <HAL_TIM_IC_Start_IT+0x1cc>
 8006cbc:	a201      	add	r2, pc, #4	; (adr r2, 8006cc4 <HAL_TIM_IC_Start_IT+0x150>)
 8006cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc2:	bf00      	nop
 8006cc4:	08006cf9 	.word	0x08006cf9
 8006cc8:	08006d41 	.word	0x08006d41
 8006ccc:	08006d41 	.word	0x08006d41
 8006cd0:	08006d41 	.word	0x08006d41
 8006cd4:	08006d0b 	.word	0x08006d0b
 8006cd8:	08006d41 	.word	0x08006d41
 8006cdc:	08006d41 	.word	0x08006d41
 8006ce0:	08006d41 	.word	0x08006d41
 8006ce4:	08006d1d 	.word	0x08006d1d
 8006ce8:	08006d41 	.word	0x08006d41
 8006cec:	08006d41 	.word	0x08006d41
 8006cf0:	08006d41 	.word	0x08006d41
 8006cf4:	08006d2f 	.word	0x08006d2f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68da      	ldr	r2, [r3, #12]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0202 	orr.w	r2, r2, #2
 8006d06:	60da      	str	r2, [r3, #12]
      break;
 8006d08:	e01d      	b.n	8006d46 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68da      	ldr	r2, [r3, #12]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f042 0204 	orr.w	r2, r2, #4
 8006d18:	60da      	str	r2, [r3, #12]
      break;
 8006d1a:	e014      	b.n	8006d46 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68da      	ldr	r2, [r3, #12]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f042 0208 	orr.w	r2, r2, #8
 8006d2a:	60da      	str	r2, [r3, #12]
      break;
 8006d2c:	e00b      	b.n	8006d46 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f042 0210 	orr.w	r2, r2, #16
 8006d3c:	60da      	str	r2, [r3, #12]
      break;
 8006d3e:	e002      	b.n	8006d46 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	73fb      	strb	r3, [r7, #15]
      break;
 8006d44:	bf00      	nop
  }

  if (status == HAL_OK)
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d14e      	bne.n	8006dea <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2201      	movs	r2, #1
 8006d52:	6839      	ldr	r1, [r7, #0]
 8006d54:	4618      	mov	r0, r3
 8006d56:	f001 fbf9 	bl	800854c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a25      	ldr	r2, [pc, #148]	; (8006df4 <HAL_TIM_IC_Start_IT+0x280>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d022      	beq.n	8006daa <HAL_TIM_IC_Start_IT+0x236>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d6c:	d01d      	beq.n	8006daa <HAL_TIM_IC_Start_IT+0x236>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a21      	ldr	r2, [pc, #132]	; (8006df8 <HAL_TIM_IC_Start_IT+0x284>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d018      	beq.n	8006daa <HAL_TIM_IC_Start_IT+0x236>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a1f      	ldr	r2, [pc, #124]	; (8006dfc <HAL_TIM_IC_Start_IT+0x288>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d013      	beq.n	8006daa <HAL_TIM_IC_Start_IT+0x236>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a1e      	ldr	r2, [pc, #120]	; (8006e00 <HAL_TIM_IC_Start_IT+0x28c>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d00e      	beq.n	8006daa <HAL_TIM_IC_Start_IT+0x236>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a1c      	ldr	r2, [pc, #112]	; (8006e04 <HAL_TIM_IC_Start_IT+0x290>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d009      	beq.n	8006daa <HAL_TIM_IC_Start_IT+0x236>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a1b      	ldr	r2, [pc, #108]	; (8006e08 <HAL_TIM_IC_Start_IT+0x294>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d004      	beq.n	8006daa <HAL_TIM_IC_Start_IT+0x236>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a19      	ldr	r2, [pc, #100]	; (8006e0c <HAL_TIM_IC_Start_IT+0x298>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d115      	bne.n	8006dd6 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	689a      	ldr	r2, [r3, #8]
 8006db0:	4b17      	ldr	r3, [pc, #92]	; (8006e10 <HAL_TIM_IC_Start_IT+0x29c>)
 8006db2:	4013      	ands	r3, r2
 8006db4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2b06      	cmp	r3, #6
 8006dba:	d015      	beq.n	8006de8 <HAL_TIM_IC_Start_IT+0x274>
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dc2:	d011      	beq.n	8006de8 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f042 0201 	orr.w	r2, r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dd4:	e008      	b.n	8006de8 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f042 0201 	orr.w	r2, r2, #1
 8006de4:	601a      	str	r2, [r3, #0]
 8006de6:	e000      	b.n	8006dea <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006de8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	40012c00 	.word	0x40012c00
 8006df8:	40000400 	.word	0x40000400
 8006dfc:	40000800 	.word	0x40000800
 8006e00:	40000c00 	.word	0x40000c00
 8006e04:	40013400 	.word	0x40013400
 8006e08:	40014000 	.word	0x40014000
 8006e0c:	40015000 	.word	0x40015000
 8006e10:	00010007 	.word	0x00010007

08006e14 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2b0c      	cmp	r3, #12
 8006e26:	d841      	bhi.n	8006eac <HAL_TIM_IC_Stop_IT+0x98>
 8006e28:	a201      	add	r2, pc, #4	; (adr r2, 8006e30 <HAL_TIM_IC_Stop_IT+0x1c>)
 8006e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e2e:	bf00      	nop
 8006e30:	08006e65 	.word	0x08006e65
 8006e34:	08006ead 	.word	0x08006ead
 8006e38:	08006ead 	.word	0x08006ead
 8006e3c:	08006ead 	.word	0x08006ead
 8006e40:	08006e77 	.word	0x08006e77
 8006e44:	08006ead 	.word	0x08006ead
 8006e48:	08006ead 	.word	0x08006ead
 8006e4c:	08006ead 	.word	0x08006ead
 8006e50:	08006e89 	.word	0x08006e89
 8006e54:	08006ead 	.word	0x08006ead
 8006e58:	08006ead 	.word	0x08006ead
 8006e5c:	08006ead 	.word	0x08006ead
 8006e60:	08006e9b 	.word	0x08006e9b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0202 	bic.w	r2, r2, #2
 8006e72:	60da      	str	r2, [r3, #12]
      break;
 8006e74:	e01d      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68da      	ldr	r2, [r3, #12]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f022 0204 	bic.w	r2, r2, #4
 8006e84:	60da      	str	r2, [r3, #12]
      break;
 8006e86:	e014      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68da      	ldr	r2, [r3, #12]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f022 0208 	bic.w	r2, r2, #8
 8006e96:	60da      	str	r2, [r3, #12]
      break;
 8006e98:	e00b      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68da      	ldr	r2, [r3, #12]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f022 0210 	bic.w	r2, r2, #16
 8006ea8:	60da      	str	r2, [r3, #12]
      break;
 8006eaa:	e002      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	73fb      	strb	r3, [r7, #15]
      break;
 8006eb0:	bf00      	nop
  }

  if (status == HAL_OK)
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d166      	bne.n	8006f86 <HAL_TIM_IC_Stop_IT+0x172>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	6839      	ldr	r1, [r7, #0]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f001 fb43 	bl	800854c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6a1a      	ldr	r2, [r3, #32]
 8006ecc:	f241 1311 	movw	r3, #4369	; 0x1111
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10f      	bne.n	8006ef6 <HAL_TIM_IC_Stop_IT+0xe2>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6a1a      	ldr	r2, [r3, #32]
 8006edc:	f244 4344 	movw	r3, #17476	; 0x4444
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d107      	bne.n	8006ef6 <HAL_TIM_IC_Stop_IT+0xe2>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 0201 	bic.w	r2, r2, #1
 8006ef4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d104      	bne.n	8006f06 <HAL_TIM_IC_Stop_IT+0xf2>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f04:	e023      	b.n	8006f4e <HAL_TIM_IC_Stop_IT+0x13a>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b04      	cmp	r3, #4
 8006f0a:	d104      	bne.n	8006f16 <HAL_TIM_IC_Stop_IT+0x102>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f14:	e01b      	b.n	8006f4e <HAL_TIM_IC_Stop_IT+0x13a>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b08      	cmp	r3, #8
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_IC_Stop_IT+0x112>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f24:	e013      	b.n	8006f4e <HAL_TIM_IC_Stop_IT+0x13a>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	2b0c      	cmp	r3, #12
 8006f2a:	d104      	bne.n	8006f36 <HAL_TIM_IC_Stop_IT+0x122>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f34:	e00b      	b.n	8006f4e <HAL_TIM_IC_Stop_IT+0x13a>
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b10      	cmp	r3, #16
 8006f3a:	d104      	bne.n	8006f46 <HAL_TIM_IC_Stop_IT+0x132>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f44:	e003      	b.n	8006f4e <HAL_TIM_IC_Stop_IT+0x13a>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d104      	bne.n	8006f5e <HAL_TIM_IC_Stop_IT+0x14a>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f5c:	e013      	b.n	8006f86 <HAL_TIM_IC_Stop_IT+0x172>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b04      	cmp	r3, #4
 8006f62:	d104      	bne.n	8006f6e <HAL_TIM_IC_Stop_IT+0x15a>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f6c:	e00b      	b.n	8006f86 <HAL_TIM_IC_Stop_IT+0x172>
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b08      	cmp	r3, #8
 8006f72:	d104      	bne.n	8006f7e <HAL_TIM_IC_Stop_IT+0x16a>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f7c:	e003      	b.n	8006f86 <HAL_TIM_IC_Stop_IT+0x172>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

  /* Return function status */
  return status;
 8006f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e041      	b.n	8007028 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d106      	bne.n	8006fbe <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 f839 	bl	8007030 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2202      	movs	r2, #2
 8006fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	3304      	adds	r3, #4
 8006fce:	4619      	mov	r1, r3
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	f000 fc4d 	bl	8007870 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f022 0208 	bic.w	r2, r2, #8
 8006fe4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	6819      	ldr	r1, [r3, #0]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	683a      	ldr	r2, [r7, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2201      	movs	r2, #1
 800700a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2201      	movs	r2, #1
 8007012:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2201      	movs	r2, #1
 800701a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3708      	adds	r7, #8
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b082      	sub	sp, #8
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	f003 0302 	and.w	r3, r3, #2
 8007056:	2b02      	cmp	r3, #2
 8007058:	d122      	bne.n	80070a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b02      	cmp	r3, #2
 8007066:	d11b      	bne.n	80070a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f06f 0202 	mvn.w	r2, #2
 8007070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2201      	movs	r2, #1
 8007076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	699b      	ldr	r3, [r3, #24]
 800707e:	f003 0303 	and.w	r3, r3, #3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d003      	beq.n	800708e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fbd4 	bl	8007834 <HAL_TIM_IC_CaptureCallback>
 800708c:	e005      	b.n	800709a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fbc6 	bl	8007820 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 fbd7 	bl	8007848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	691b      	ldr	r3, [r3, #16]
 80070a6:	f003 0304 	and.w	r3, r3, #4
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	d122      	bne.n	80070f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	f003 0304 	and.w	r3, r3, #4
 80070b8:	2b04      	cmp	r3, #4
 80070ba:	d11b      	bne.n	80070f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f06f 0204 	mvn.w	r2, #4
 80070c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2202      	movs	r2, #2
 80070ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	699b      	ldr	r3, [r3, #24]
 80070d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d003      	beq.n	80070e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fbaa 	bl	8007834 <HAL_TIM_IC_CaptureCallback>
 80070e0:	e005      	b.n	80070ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fb9c 	bl	8007820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 fbad 	bl	8007848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	f003 0308 	and.w	r3, r3, #8
 80070fe:	2b08      	cmp	r3, #8
 8007100:	d122      	bne.n	8007148 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f003 0308 	and.w	r3, r3, #8
 800710c:	2b08      	cmp	r3, #8
 800710e:	d11b      	bne.n	8007148 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f06f 0208 	mvn.w	r2, #8
 8007118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2204      	movs	r2, #4
 800711e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	f003 0303 	and.w	r3, r3, #3
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fb80 	bl	8007834 <HAL_TIM_IC_CaptureCallback>
 8007134:	e005      	b.n	8007142 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 fb72 	bl	8007820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fb83 	bl	8007848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	f003 0310 	and.w	r3, r3, #16
 8007152:	2b10      	cmp	r3, #16
 8007154:	d122      	bne.n	800719c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	f003 0310 	and.w	r3, r3, #16
 8007160:	2b10      	cmp	r3, #16
 8007162:	d11b      	bne.n	800719c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f06f 0210 	mvn.w	r2, #16
 800716c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2208      	movs	r2, #8
 8007172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	69db      	ldr	r3, [r3, #28]
 800717a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800717e:	2b00      	cmp	r3, #0
 8007180:	d003      	beq.n	800718a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 fb56 	bl	8007834 <HAL_TIM_IC_CaptureCallback>
 8007188:	e005      	b.n	8007196 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fb48 	bl	8007820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 fb59 	bl	8007848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d10e      	bne.n	80071c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d107      	bne.n	80071c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f06f 0201 	mvn.w	r2, #1
 80071c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fb22 	bl	800780c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071d2:	2b80      	cmp	r3, #128	; 0x80
 80071d4:	d10e      	bne.n	80071f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e0:	2b80      	cmp	r3, #128	; 0x80
 80071e2:	d107      	bne.n	80071f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80071ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f001 fb24 	bl	800883c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007202:	d10e      	bne.n	8007222 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800720e:	2b80      	cmp	r3, #128	; 0x80
 8007210:	d107      	bne.n	8007222 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800721a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f001 fb17 	bl	8008850 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800722c:	2b40      	cmp	r3, #64	; 0x40
 800722e:	d10e      	bne.n	800724e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800723a:	2b40      	cmp	r3, #64	; 0x40
 800723c:	d107      	bne.n	800724e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 fb07 	bl	800785c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	f003 0320 	and.w	r3, r3, #32
 8007258:	2b20      	cmp	r3, #32
 800725a:	d10e      	bne.n	800727a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	f003 0320 	and.w	r3, r3, #32
 8007266:	2b20      	cmp	r3, #32
 8007268:	d107      	bne.n	800727a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f06f 0220 	mvn.w	r2, #32
 8007272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f001 fad7 	bl	8008828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	691b      	ldr	r3, [r3, #16]
 8007280:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007284:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007288:	d10f      	bne.n	80072aa <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007294:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007298:	d107      	bne.n	80072aa <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80072a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f001 fadd 	bl	8008864 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	691b      	ldr	r3, [r3, #16]
 80072b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80072b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072b8:	d10f      	bne.n	80072da <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80072c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072c8:	d107      	bne.n	80072da <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80072d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f001 facf 	bl	8008878 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072e8:	d10f      	bne.n	800730a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072f8:	d107      	bne.n	800730a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8007302:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f001 fac1 	bl	800888c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007314:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007318:	d10f      	bne.n	800733a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007324:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007328:	d107      	bne.n	800733a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8007332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f001 fab3 	bl	80088a0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800733a:	bf00      	nop
 800733c:	3708      	adds	r7, #8
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
	...

08007344 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b086      	sub	sp, #24
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007350:	2300      	movs	r3, #0
 8007352:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800735a:	2b01      	cmp	r3, #1
 800735c:	d101      	bne.n	8007362 <HAL_TIM_OC_ConfigChannel+0x1e>
 800735e:	2302      	movs	r3, #2
 8007360:	e066      	b.n	8007430 <HAL_TIM_OC_ConfigChannel+0xec>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2201      	movs	r2, #1
 8007366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2b14      	cmp	r3, #20
 800736e:	d857      	bhi.n	8007420 <HAL_TIM_OC_ConfigChannel+0xdc>
 8007370:	a201      	add	r2, pc, #4	; (adr r2, 8007378 <HAL_TIM_OC_ConfigChannel+0x34>)
 8007372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007376:	bf00      	nop
 8007378:	080073cd 	.word	0x080073cd
 800737c:	08007421 	.word	0x08007421
 8007380:	08007421 	.word	0x08007421
 8007384:	08007421 	.word	0x08007421
 8007388:	080073db 	.word	0x080073db
 800738c:	08007421 	.word	0x08007421
 8007390:	08007421 	.word	0x08007421
 8007394:	08007421 	.word	0x08007421
 8007398:	080073e9 	.word	0x080073e9
 800739c:	08007421 	.word	0x08007421
 80073a0:	08007421 	.word	0x08007421
 80073a4:	08007421 	.word	0x08007421
 80073a8:	080073f7 	.word	0x080073f7
 80073ac:	08007421 	.word	0x08007421
 80073b0:	08007421 	.word	0x08007421
 80073b4:	08007421 	.word	0x08007421
 80073b8:	08007405 	.word	0x08007405
 80073bc:	08007421 	.word	0x08007421
 80073c0:	08007421 	.word	0x08007421
 80073c4:	08007421 	.word	0x08007421
 80073c8:	08007413 	.word	0x08007413
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68b9      	ldr	r1, [r7, #8]
 80073d2:	4618      	mov	r0, r3
 80073d4:	f000 faf4 	bl	80079c0 <TIM_OC1_SetConfig>
      break;
 80073d8:	e025      	b.n	8007426 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	68b9      	ldr	r1, [r7, #8]
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 fb87 	bl	8007af4 <TIM_OC2_SetConfig>
      break;
 80073e6:	e01e      	b.n	8007426 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68b9      	ldr	r1, [r7, #8]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f000 fc14 	bl	8007c1c <TIM_OC3_SetConfig>
      break;
 80073f4:	e017      	b.n	8007426 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68b9      	ldr	r1, [r7, #8]
 80073fc:	4618      	mov	r0, r3
 80073fe:	f000 fc9f 	bl	8007d40 <TIM_OC4_SetConfig>
      break;
 8007402:	e010      	b.n	8007426 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68b9      	ldr	r1, [r7, #8]
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fd2c 	bl	8007e68 <TIM_OC5_SetConfig>
      break;
 8007410:	e009      	b.n	8007426 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68b9      	ldr	r1, [r7, #8]
 8007418:	4618      	mov	r0, r3
 800741a:	f000 fd8f 	bl	8007f3c <TIM_OC6_SetConfig>
      break;
 800741e:	e002      	b.n	8007426 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	75fb      	strb	r3, [r7, #23]
      break;
 8007424:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800742e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007430:	4618      	mov	r0, r3
 8007432:	3718      	adds	r7, #24
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b086      	sub	sp, #24
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007444:	2300      	movs	r3, #0
 8007446:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800744e:	2b01      	cmp	r3, #1
 8007450:	d101      	bne.n	8007456 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007452:	2302      	movs	r3, #2
 8007454:	e088      	b.n	8007568 <HAL_TIM_IC_ConfigChannel+0x130>
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	2201      	movs	r2, #1
 800745a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d11b      	bne.n	800749c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6818      	ldr	r0, [r3, #0]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	6819      	ldr	r1, [r3, #0]
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	685a      	ldr	r2, [r3, #4]
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	f000 fea4 	bl	80081c0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	699a      	ldr	r2, [r3, #24]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f022 020c 	bic.w	r2, r2, #12
 8007486:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6999      	ldr	r1, [r3, #24]
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	689a      	ldr	r2, [r3, #8]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	430a      	orrs	r2, r1
 8007498:	619a      	str	r2, [r3, #24]
 800749a:	e060      	b.n	800755e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2b04      	cmp	r3, #4
 80074a0:	d11c      	bne.n	80074dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6818      	ldr	r0, [r3, #0]
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	6819      	ldr	r1, [r3, #0]
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	685a      	ldr	r2, [r3, #4]
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	f000 ff28 	bl	8008306 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	699a      	ldr	r2, [r3, #24]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80074c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	6999      	ldr	r1, [r3, #24]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	021a      	lsls	r2, r3, #8
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	430a      	orrs	r2, r1
 80074d8:	619a      	str	r2, [r3, #24]
 80074da:	e040      	b.n	800755e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b08      	cmp	r3, #8
 80074e0:	d11b      	bne.n	800751a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6818      	ldr	r0, [r3, #0]
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	6819      	ldr	r1, [r3, #0]
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	685a      	ldr	r2, [r3, #4]
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	f000 ff75 	bl	80083e0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69da      	ldr	r2, [r3, #28]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f022 020c 	bic.w	r2, r2, #12
 8007504:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	69d9      	ldr	r1, [r3, #28]
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	689a      	ldr	r2, [r3, #8]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	430a      	orrs	r2, r1
 8007516:	61da      	str	r2, [r3, #28]
 8007518:	e021      	b.n	800755e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2b0c      	cmp	r3, #12
 800751e:	d11c      	bne.n	800755a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6818      	ldr	r0, [r3, #0]
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	6819      	ldr	r1, [r3, #0]
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	685a      	ldr	r2, [r3, #4]
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	68db      	ldr	r3, [r3, #12]
 8007530:	f000 ff92 	bl	8008458 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	69da      	ldr	r2, [r3, #28]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007542:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	69d9      	ldr	r1, [r3, #28]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	021a      	lsls	r2, r3, #8
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	430a      	orrs	r2, r1
 8007556:	61da      	str	r2, [r3, #28]
 8007558:	e001      	b.n	800755e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007566:	7dfb      	ldrb	r3, [r7, #23]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3718      	adds	r7, #24
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800757a:	2300      	movs	r3, #0
 800757c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007584:	2b01      	cmp	r3, #1
 8007586:	d101      	bne.n	800758c <HAL_TIM_ConfigClockSource+0x1c>
 8007588:	2302      	movs	r3, #2
 800758a:	e0ee      	b.n	800776a <HAL_TIM_ConfigClockSource+0x1fa>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80075aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80075ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68ba      	ldr	r2, [r7, #8]
 80075be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a6b      	ldr	r2, [pc, #428]	; (8007774 <HAL_TIM_ConfigClockSource+0x204>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	f000 80b9 	beq.w	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 80075cc:	4a69      	ldr	r2, [pc, #420]	; (8007774 <HAL_TIM_ConfigClockSource+0x204>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	f200 80be 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 80075d4:	4a68      	ldr	r2, [pc, #416]	; (8007778 <HAL_TIM_ConfigClockSource+0x208>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	f000 80b1 	beq.w	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 80075dc:	4a66      	ldr	r2, [pc, #408]	; (8007778 <HAL_TIM_ConfigClockSource+0x208>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	f200 80b6 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 80075e4:	4a65      	ldr	r2, [pc, #404]	; (800777c <HAL_TIM_ConfigClockSource+0x20c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	f000 80a9 	beq.w	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 80075ec:	4a63      	ldr	r2, [pc, #396]	; (800777c <HAL_TIM_ConfigClockSource+0x20c>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	f200 80ae 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 80075f4:	4a62      	ldr	r2, [pc, #392]	; (8007780 <HAL_TIM_ConfigClockSource+0x210>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	f000 80a1 	beq.w	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 80075fc:	4a60      	ldr	r2, [pc, #384]	; (8007780 <HAL_TIM_ConfigClockSource+0x210>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	f200 80a6 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007604:	4a5f      	ldr	r2, [pc, #380]	; (8007784 <HAL_TIM_ConfigClockSource+0x214>)
 8007606:	4293      	cmp	r3, r2
 8007608:	f000 8099 	beq.w	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 800760c:	4a5d      	ldr	r2, [pc, #372]	; (8007784 <HAL_TIM_ConfigClockSource+0x214>)
 800760e:	4293      	cmp	r3, r2
 8007610:	f200 809e 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007614:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007618:	f000 8091 	beq.w	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 800761c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007620:	f200 8096 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007624:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007628:	f000 8089 	beq.w	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 800762c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007630:	f200 808e 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007634:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007638:	d03e      	beq.n	80076b8 <HAL_TIM_ConfigClockSource+0x148>
 800763a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800763e:	f200 8087 	bhi.w	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007646:	f000 8086 	beq.w	8007756 <HAL_TIM_ConfigClockSource+0x1e6>
 800764a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800764e:	d87f      	bhi.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007650:	2b70      	cmp	r3, #112	; 0x70
 8007652:	d01a      	beq.n	800768a <HAL_TIM_ConfigClockSource+0x11a>
 8007654:	2b70      	cmp	r3, #112	; 0x70
 8007656:	d87b      	bhi.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007658:	2b60      	cmp	r3, #96	; 0x60
 800765a:	d050      	beq.n	80076fe <HAL_TIM_ConfigClockSource+0x18e>
 800765c:	2b60      	cmp	r3, #96	; 0x60
 800765e:	d877      	bhi.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007660:	2b50      	cmp	r3, #80	; 0x50
 8007662:	d03c      	beq.n	80076de <HAL_TIM_ConfigClockSource+0x16e>
 8007664:	2b50      	cmp	r3, #80	; 0x50
 8007666:	d873      	bhi.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007668:	2b40      	cmp	r3, #64	; 0x40
 800766a:	d058      	beq.n	800771e <HAL_TIM_ConfigClockSource+0x1ae>
 800766c:	2b40      	cmp	r3, #64	; 0x40
 800766e:	d86f      	bhi.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007670:	2b30      	cmp	r3, #48	; 0x30
 8007672:	d064      	beq.n	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 8007674:	2b30      	cmp	r3, #48	; 0x30
 8007676:	d86b      	bhi.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007678:	2b20      	cmp	r3, #32
 800767a:	d060      	beq.n	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 800767c:	2b20      	cmp	r3, #32
 800767e:	d867      	bhi.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
 8007680:	2b00      	cmp	r3, #0
 8007682:	d05c      	beq.n	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 8007684:	2b10      	cmp	r3, #16
 8007686:	d05a      	beq.n	800773e <HAL_TIM_ConfigClockSource+0x1ce>
 8007688:	e062      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6818      	ldr	r0, [r3, #0]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	6899      	ldr	r1, [r3, #8]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	f000 ff37 	bl	800850c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	609a      	str	r2, [r3, #8]
      break;
 80076b6:	e04f      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6818      	ldr	r0, [r3, #0]
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	6899      	ldr	r1, [r3, #8]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685a      	ldr	r2, [r3, #4]
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	f000 ff20 	bl	800850c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	689a      	ldr	r2, [r3, #8]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076da:	609a      	str	r2, [r3, #8]
      break;
 80076dc:	e03c      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6818      	ldr	r0, [r3, #0]
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	6859      	ldr	r1, [r3, #4]
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	461a      	mov	r2, r3
 80076ec:	f000 fddc 	bl	80082a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2150      	movs	r1, #80	; 0x50
 80076f6:	4618      	mov	r0, r3
 80076f8:	f000 feeb 	bl	80084d2 <TIM_ITRx_SetConfig>
      break;
 80076fc:	e02c      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6818      	ldr	r0, [r3, #0]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	6859      	ldr	r1, [r3, #4]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	461a      	mov	r2, r3
 800770c:	f000 fe38 	bl	8008380 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2160      	movs	r1, #96	; 0x60
 8007716:	4618      	mov	r0, r3
 8007718:	f000 fedb 	bl	80084d2 <TIM_ITRx_SetConfig>
      break;
 800771c:	e01c      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6818      	ldr	r0, [r3, #0]
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	6859      	ldr	r1, [r3, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	461a      	mov	r2, r3
 800772c:	f000 fdbc 	bl	80082a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2140      	movs	r1, #64	; 0x40
 8007736:	4618      	mov	r0, r3
 8007738:	f000 fecb 	bl	80084d2 <TIM_ITRx_SetConfig>
      break;
 800773c:	e00c      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4619      	mov	r1, r3
 8007748:	4610      	mov	r0, r2
 800774a:	f000 fec2 	bl	80084d2 <TIM_ITRx_SetConfig>
      break;
 800774e:	e003      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	73fb      	strb	r3, [r7, #15]
      break;
 8007754:	e000      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 8007756:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007768:	7bfb      	ldrb	r3, [r7, #15]
}
 800776a:	4618      	mov	r0, r3
 800776c:	3710      	adds	r7, #16
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	00100070 	.word	0x00100070
 8007778:	00100050 	.word	0x00100050
 800777c:	00100040 	.word	0x00100040
 8007780:	00100030 	.word	0x00100030
 8007784:	00100020 	.word	0x00100020

08007788 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007798:	2b01      	cmp	r3, #1
 800779a:	d101      	bne.n	80077a0 <HAL_TIM_SlaveConfigSynchro+0x18>
 800779c:	2302      	movs	r3, #2
 800779e:	e031      	b.n	8007804 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2202      	movs	r2, #2
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80077b0:	6839      	ldr	r1, [r7, #0]
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 fc2e 	bl	8008014 <TIM_SlaveTimer_SetConfig>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d009      	beq.n	80077d2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e018      	b.n	8007804 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	68da      	ldr	r2, [r3, #12]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077e0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68da      	ldr	r2, [r3, #12]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80077f0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2201      	movs	r2, #1
 80077f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3708      	adds	r7, #8
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007814:	bf00      	nop
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007828:	bf00      	nop
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007864:	bf00      	nop
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a46      	ldr	r2, [pc, #280]	; (800799c <TIM_Base_SetConfig+0x12c>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d017      	beq.n	80078b8 <TIM_Base_SetConfig+0x48>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800788e:	d013      	beq.n	80078b8 <TIM_Base_SetConfig+0x48>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a43      	ldr	r2, [pc, #268]	; (80079a0 <TIM_Base_SetConfig+0x130>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d00f      	beq.n	80078b8 <TIM_Base_SetConfig+0x48>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a42      	ldr	r2, [pc, #264]	; (80079a4 <TIM_Base_SetConfig+0x134>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d00b      	beq.n	80078b8 <TIM_Base_SetConfig+0x48>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a41      	ldr	r2, [pc, #260]	; (80079a8 <TIM_Base_SetConfig+0x138>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d007      	beq.n	80078b8 <TIM_Base_SetConfig+0x48>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a40      	ldr	r2, [pc, #256]	; (80079ac <TIM_Base_SetConfig+0x13c>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d003      	beq.n	80078b8 <TIM_Base_SetConfig+0x48>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a3f      	ldr	r2, [pc, #252]	; (80079b0 <TIM_Base_SetConfig+0x140>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d108      	bne.n	80078ca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a33      	ldr	r2, [pc, #204]	; (800799c <TIM_Base_SetConfig+0x12c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d023      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078d8:	d01f      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a30      	ldr	r2, [pc, #192]	; (80079a0 <TIM_Base_SetConfig+0x130>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d01b      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a2f      	ldr	r2, [pc, #188]	; (80079a4 <TIM_Base_SetConfig+0x134>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d017      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a2e      	ldr	r2, [pc, #184]	; (80079a8 <TIM_Base_SetConfig+0x138>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d013      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a2d      	ldr	r2, [pc, #180]	; (80079ac <TIM_Base_SetConfig+0x13c>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d00f      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a2d      	ldr	r2, [pc, #180]	; (80079b4 <TIM_Base_SetConfig+0x144>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d00b      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a2c      	ldr	r2, [pc, #176]	; (80079b8 <TIM_Base_SetConfig+0x148>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d007      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a2b      	ldr	r2, [pc, #172]	; (80079bc <TIM_Base_SetConfig+0x14c>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d003      	beq.n	800791a <TIM_Base_SetConfig+0xaa>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a26      	ldr	r2, [pc, #152]	; (80079b0 <TIM_Base_SetConfig+0x140>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d108      	bne.n	800792c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	4313      	orrs	r3, r2
 800792a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	4313      	orrs	r3, r2
 8007938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	689a      	ldr	r2, [r3, #8]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a12      	ldr	r2, [pc, #72]	; (800799c <TIM_Base_SetConfig+0x12c>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d013      	beq.n	8007980 <TIM_Base_SetConfig+0x110>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a14      	ldr	r2, [pc, #80]	; (80079ac <TIM_Base_SetConfig+0x13c>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d00f      	beq.n	8007980 <TIM_Base_SetConfig+0x110>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a14      	ldr	r2, [pc, #80]	; (80079b4 <TIM_Base_SetConfig+0x144>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d00b      	beq.n	8007980 <TIM_Base_SetConfig+0x110>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a13      	ldr	r2, [pc, #76]	; (80079b8 <TIM_Base_SetConfig+0x148>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d007      	beq.n	8007980 <TIM_Base_SetConfig+0x110>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a12      	ldr	r2, [pc, #72]	; (80079bc <TIM_Base_SetConfig+0x14c>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d003      	beq.n	8007980 <TIM_Base_SetConfig+0x110>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a0d      	ldr	r2, [pc, #52]	; (80079b0 <TIM_Base_SetConfig+0x140>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d103      	bne.n	8007988 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	691a      	ldr	r2, [r3, #16]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2201      	movs	r2, #1
 800798c:	615a      	str	r2, [r3, #20]
}
 800798e:	bf00      	nop
 8007990:	3714      	adds	r7, #20
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	40012c00 	.word	0x40012c00
 80079a0:	40000400 	.word	0x40000400
 80079a4:	40000800 	.word	0x40000800
 80079a8:	40000c00 	.word	0x40000c00
 80079ac:	40013400 	.word	0x40013400
 80079b0:	40015000 	.word	0x40015000
 80079b4:	40014000 	.word	0x40014000
 80079b8:	40014400 	.word	0x40014400
 80079bc:	40014800 	.word	0x40014800

080079c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b087      	sub	sp, #28
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	f023 0201 	bic.w	r2, r3, #1
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	699b      	ldr	r3, [r3, #24]
 80079e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f023 0303 	bic.w	r3, r3, #3
 80079fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f023 0302 	bic.w	r3, r3, #2
 8007a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a30      	ldr	r2, [pc, #192]	; (8007adc <TIM_OC1_SetConfig+0x11c>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d013      	beq.n	8007a48 <TIM_OC1_SetConfig+0x88>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a2f      	ldr	r2, [pc, #188]	; (8007ae0 <TIM_OC1_SetConfig+0x120>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d00f      	beq.n	8007a48 <TIM_OC1_SetConfig+0x88>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	4a2e      	ldr	r2, [pc, #184]	; (8007ae4 <TIM_OC1_SetConfig+0x124>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d00b      	beq.n	8007a48 <TIM_OC1_SetConfig+0x88>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4a2d      	ldr	r2, [pc, #180]	; (8007ae8 <TIM_OC1_SetConfig+0x128>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d007      	beq.n	8007a48 <TIM_OC1_SetConfig+0x88>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a2c      	ldr	r2, [pc, #176]	; (8007aec <TIM_OC1_SetConfig+0x12c>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d003      	beq.n	8007a48 <TIM_OC1_SetConfig+0x88>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a2b      	ldr	r2, [pc, #172]	; (8007af0 <TIM_OC1_SetConfig+0x130>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d10c      	bne.n	8007a62 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	f023 0308 	bic.w	r3, r3, #8
 8007a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	f023 0304 	bic.w	r3, r3, #4
 8007a60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a1d      	ldr	r2, [pc, #116]	; (8007adc <TIM_OC1_SetConfig+0x11c>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d013      	beq.n	8007a92 <TIM_OC1_SetConfig+0xd2>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a1c      	ldr	r2, [pc, #112]	; (8007ae0 <TIM_OC1_SetConfig+0x120>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d00f      	beq.n	8007a92 <TIM_OC1_SetConfig+0xd2>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a1b      	ldr	r2, [pc, #108]	; (8007ae4 <TIM_OC1_SetConfig+0x124>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d00b      	beq.n	8007a92 <TIM_OC1_SetConfig+0xd2>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a1a      	ldr	r2, [pc, #104]	; (8007ae8 <TIM_OC1_SetConfig+0x128>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d007      	beq.n	8007a92 <TIM_OC1_SetConfig+0xd2>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a19      	ldr	r2, [pc, #100]	; (8007aec <TIM_OC1_SetConfig+0x12c>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d003      	beq.n	8007a92 <TIM_OC1_SetConfig+0xd2>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a18      	ldr	r2, [pc, #96]	; (8007af0 <TIM_OC1_SetConfig+0x130>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d111      	bne.n	8007ab6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	695b      	ldr	r3, [r3, #20]
 8007aa6:	693a      	ldr	r2, [r7, #16]
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	699b      	ldr	r3, [r3, #24]
 8007ab0:	693a      	ldr	r2, [r7, #16]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	693a      	ldr	r2, [r7, #16]
 8007aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	68fa      	ldr	r2, [r7, #12]
 8007ac0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	621a      	str	r2, [r3, #32]
}
 8007ad0:	bf00      	nop
 8007ad2:	371c      	adds	r7, #28
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	40012c00 	.word	0x40012c00
 8007ae0:	40013400 	.word	0x40013400
 8007ae4:	40014000 	.word	0x40014000
 8007ae8:	40014400 	.word	0x40014400
 8007aec:	40014800 	.word	0x40014800
 8007af0:	40015000 	.word	0x40015000

08007af4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	f023 0210 	bic.w	r2, r3, #16
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	699b      	ldr	r3, [r3, #24]
 8007b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	021b      	lsls	r3, r3, #8
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	f023 0320 	bic.w	r3, r3, #32
 8007b42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	011b      	lsls	r3, r3, #4
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a2c      	ldr	r2, [pc, #176]	; (8007c04 <TIM_OC2_SetConfig+0x110>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d007      	beq.n	8007b68 <TIM_OC2_SetConfig+0x74>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a2b      	ldr	r2, [pc, #172]	; (8007c08 <TIM_OC2_SetConfig+0x114>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d003      	beq.n	8007b68 <TIM_OC2_SetConfig+0x74>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a2a      	ldr	r2, [pc, #168]	; (8007c0c <TIM_OC2_SetConfig+0x118>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d10d      	bne.n	8007b84 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	011b      	lsls	r3, r3, #4
 8007b76:	697a      	ldr	r2, [r7, #20]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	4a1f      	ldr	r2, [pc, #124]	; (8007c04 <TIM_OC2_SetConfig+0x110>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d013      	beq.n	8007bb4 <TIM_OC2_SetConfig+0xc0>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a1e      	ldr	r2, [pc, #120]	; (8007c08 <TIM_OC2_SetConfig+0x114>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d00f      	beq.n	8007bb4 <TIM_OC2_SetConfig+0xc0>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a1e      	ldr	r2, [pc, #120]	; (8007c10 <TIM_OC2_SetConfig+0x11c>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d00b      	beq.n	8007bb4 <TIM_OC2_SetConfig+0xc0>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a1d      	ldr	r2, [pc, #116]	; (8007c14 <TIM_OC2_SetConfig+0x120>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d007      	beq.n	8007bb4 <TIM_OC2_SetConfig+0xc0>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a1c      	ldr	r2, [pc, #112]	; (8007c18 <TIM_OC2_SetConfig+0x124>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d003      	beq.n	8007bb4 <TIM_OC2_SetConfig+0xc0>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a17      	ldr	r2, [pc, #92]	; (8007c0c <TIM_OC2_SetConfig+0x118>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d113      	bne.n	8007bdc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	695b      	ldr	r3, [r3, #20]
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	693a      	ldr	r2, [r7, #16]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	699b      	ldr	r3, [r3, #24]
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	693a      	ldr	r2, [r7, #16]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	685a      	ldr	r2, [r3, #4]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	621a      	str	r2, [r3, #32]
}
 8007bf6:	bf00      	nop
 8007bf8:	371c      	adds	r7, #28
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	40012c00 	.word	0x40012c00
 8007c08:	40013400 	.word	0x40013400
 8007c0c:	40015000 	.word	0x40015000
 8007c10:	40014000 	.word	0x40014000
 8007c14:	40014400 	.word	0x40014400
 8007c18:	40014800 	.word	0x40014800

08007c1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b087      	sub	sp, #28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a1b      	ldr	r3, [r3, #32]
 8007c2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	69db      	ldr	r3, [r3, #28]
 8007c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f023 0303 	bic.w	r3, r3, #3
 8007c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	021b      	lsls	r3, r3, #8
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a2b      	ldr	r2, [pc, #172]	; (8007d28 <TIM_OC3_SetConfig+0x10c>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d007      	beq.n	8007c8e <TIM_OC3_SetConfig+0x72>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a2a      	ldr	r2, [pc, #168]	; (8007d2c <TIM_OC3_SetConfig+0x110>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d003      	beq.n	8007c8e <TIM_OC3_SetConfig+0x72>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a29      	ldr	r2, [pc, #164]	; (8007d30 <TIM_OC3_SetConfig+0x114>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d10d      	bne.n	8007caa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	021b      	lsls	r3, r3, #8
 8007c9c:	697a      	ldr	r2, [r7, #20]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a1e      	ldr	r2, [pc, #120]	; (8007d28 <TIM_OC3_SetConfig+0x10c>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d013      	beq.n	8007cda <TIM_OC3_SetConfig+0xbe>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a1d      	ldr	r2, [pc, #116]	; (8007d2c <TIM_OC3_SetConfig+0x110>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d00f      	beq.n	8007cda <TIM_OC3_SetConfig+0xbe>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a1d      	ldr	r2, [pc, #116]	; (8007d34 <TIM_OC3_SetConfig+0x118>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d00b      	beq.n	8007cda <TIM_OC3_SetConfig+0xbe>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	4a1c      	ldr	r2, [pc, #112]	; (8007d38 <TIM_OC3_SetConfig+0x11c>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d007      	beq.n	8007cda <TIM_OC3_SetConfig+0xbe>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4a1b      	ldr	r2, [pc, #108]	; (8007d3c <TIM_OC3_SetConfig+0x120>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d003      	beq.n	8007cda <TIM_OC3_SetConfig+0xbe>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4a16      	ldr	r2, [pc, #88]	; (8007d30 <TIM_OC3_SetConfig+0x114>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d113      	bne.n	8007d02 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	695b      	ldr	r3, [r3, #20]
 8007cee:	011b      	lsls	r3, r3, #4
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	699b      	ldr	r3, [r3, #24]
 8007cfa:	011b      	lsls	r3, r3, #4
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	621a      	str	r2, [r3, #32]
}
 8007d1c:	bf00      	nop
 8007d1e:	371c      	adds	r7, #28
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr
 8007d28:	40012c00 	.word	0x40012c00
 8007d2c:	40013400 	.word	0x40013400
 8007d30:	40015000 	.word	0x40015000
 8007d34:	40014000 	.word	0x40014000
 8007d38:	40014400 	.word	0x40014400
 8007d3c:	40014800 	.word	0x40014800

08007d40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	69db      	ldr	r3, [r3, #28]
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	021b      	lsls	r3, r3, #8
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	031b      	lsls	r3, r3, #12
 8007d96:	697a      	ldr	r2, [r7, #20]
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a2c      	ldr	r2, [pc, #176]	; (8007e50 <TIM_OC4_SetConfig+0x110>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d007      	beq.n	8007db4 <TIM_OC4_SetConfig+0x74>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a2b      	ldr	r2, [pc, #172]	; (8007e54 <TIM_OC4_SetConfig+0x114>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d003      	beq.n	8007db4 <TIM_OC4_SetConfig+0x74>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a2a      	ldr	r2, [pc, #168]	; (8007e58 <TIM_OC4_SetConfig+0x118>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d10d      	bne.n	8007dd0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007dba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	031b      	lsls	r3, r3, #12
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007dce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a1f      	ldr	r2, [pc, #124]	; (8007e50 <TIM_OC4_SetConfig+0x110>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d013      	beq.n	8007e00 <TIM_OC4_SetConfig+0xc0>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a1e      	ldr	r2, [pc, #120]	; (8007e54 <TIM_OC4_SetConfig+0x114>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d00f      	beq.n	8007e00 <TIM_OC4_SetConfig+0xc0>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a1e      	ldr	r2, [pc, #120]	; (8007e5c <TIM_OC4_SetConfig+0x11c>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d00b      	beq.n	8007e00 <TIM_OC4_SetConfig+0xc0>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a1d      	ldr	r2, [pc, #116]	; (8007e60 <TIM_OC4_SetConfig+0x120>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d007      	beq.n	8007e00 <TIM_OC4_SetConfig+0xc0>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a1c      	ldr	r2, [pc, #112]	; (8007e64 <TIM_OC4_SetConfig+0x124>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d003      	beq.n	8007e00 <TIM_OC4_SetConfig+0xc0>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a17      	ldr	r2, [pc, #92]	; (8007e58 <TIM_OC4_SetConfig+0x118>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d113      	bne.n	8007e28 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e06:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007e0e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	695b      	ldr	r3, [r3, #20]
 8007e14:	019b      	lsls	r3, r3, #6
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	699b      	ldr	r3, [r3, #24]
 8007e20:	019b      	lsls	r3, r3, #6
 8007e22:	693a      	ldr	r2, [r7, #16]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68fa      	ldr	r2, [r7, #12]
 8007e32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	685a      	ldr	r2, [r3, #4]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	621a      	str	r2, [r3, #32]
}
 8007e42:	bf00      	nop
 8007e44:	371c      	adds	r7, #28
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40012c00 	.word	0x40012c00
 8007e54:	40013400 	.word	0x40013400
 8007e58:	40015000 	.word	0x40015000
 8007e5c:	40014000 	.word	0x40014000
 8007e60:	40014400 	.word	0x40014400
 8007e64:	40014800 	.word	0x40014800

08007e68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b087      	sub	sp, #28
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6a1b      	ldr	r3, [r3, #32]
 8007e82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007eac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	041b      	lsls	r3, r3, #16
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a19      	ldr	r2, [pc, #100]	; (8007f24 <TIM_OC5_SetConfig+0xbc>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d013      	beq.n	8007eea <TIM_OC5_SetConfig+0x82>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a18      	ldr	r2, [pc, #96]	; (8007f28 <TIM_OC5_SetConfig+0xc0>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d00f      	beq.n	8007eea <TIM_OC5_SetConfig+0x82>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	4a17      	ldr	r2, [pc, #92]	; (8007f2c <TIM_OC5_SetConfig+0xc4>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d00b      	beq.n	8007eea <TIM_OC5_SetConfig+0x82>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	4a16      	ldr	r2, [pc, #88]	; (8007f30 <TIM_OC5_SetConfig+0xc8>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d007      	beq.n	8007eea <TIM_OC5_SetConfig+0x82>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	4a15      	ldr	r2, [pc, #84]	; (8007f34 <TIM_OC5_SetConfig+0xcc>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d003      	beq.n	8007eea <TIM_OC5_SetConfig+0x82>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a14      	ldr	r2, [pc, #80]	; (8007f38 <TIM_OC5_SetConfig+0xd0>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d109      	bne.n	8007efe <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ef0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	021b      	lsls	r3, r3, #8
 8007ef8:	697a      	ldr	r2, [r7, #20]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	68fa      	ldr	r2, [r7, #12]
 8007f08:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	621a      	str	r2, [r3, #32]
}
 8007f18:	bf00      	nop
 8007f1a:	371c      	adds	r7, #28
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr
 8007f24:	40012c00 	.word	0x40012c00
 8007f28:	40013400 	.word	0x40013400
 8007f2c:	40014000 	.word	0x40014000
 8007f30:	40014400 	.word	0x40014400
 8007f34:	40014800 	.word	0x40014800
 8007f38:	40015000 	.word	0x40015000

08007f3c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b087      	sub	sp, #28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	021b      	lsls	r3, r3, #8
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007f82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	051b      	lsls	r3, r3, #20
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a1a      	ldr	r2, [pc, #104]	; (8007ffc <TIM_OC6_SetConfig+0xc0>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d013      	beq.n	8007fc0 <TIM_OC6_SetConfig+0x84>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a19      	ldr	r2, [pc, #100]	; (8008000 <TIM_OC6_SetConfig+0xc4>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d00f      	beq.n	8007fc0 <TIM_OC6_SetConfig+0x84>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a18      	ldr	r2, [pc, #96]	; (8008004 <TIM_OC6_SetConfig+0xc8>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d00b      	beq.n	8007fc0 <TIM_OC6_SetConfig+0x84>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a17      	ldr	r2, [pc, #92]	; (8008008 <TIM_OC6_SetConfig+0xcc>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d007      	beq.n	8007fc0 <TIM_OC6_SetConfig+0x84>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4a16      	ldr	r2, [pc, #88]	; (800800c <TIM_OC6_SetConfig+0xd0>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d003      	beq.n	8007fc0 <TIM_OC6_SetConfig+0x84>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a15      	ldr	r2, [pc, #84]	; (8008010 <TIM_OC6_SetConfig+0xd4>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d109      	bne.n	8007fd4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	695b      	ldr	r3, [r3, #20]
 8007fcc:	029b      	lsls	r3, r3, #10
 8007fce:	697a      	ldr	r2, [r7, #20]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	697a      	ldr	r2, [r7, #20]
 8007fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	621a      	str	r2, [r3, #32]
}
 8007fee:	bf00      	nop
 8007ff0:	371c      	adds	r7, #28
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	40012c00 	.word	0x40012c00
 8008000:	40013400 	.word	0x40013400
 8008004:	40014000 	.word	0x40014000
 8008008:	40014400 	.word	0x40014400
 800800c:	40014800 	.word	0x40014800
 8008010:	40015000 	.word	0x40015000

08008014 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b086      	sub	sp, #24
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800801e:	2300      	movs	r3, #0
 8008020:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008034:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	693a      	ldr	r2, [r7, #16]
 800803c:	4313      	orrs	r3, r2
 800803e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008046:	f023 0307 	bic.w	r3, r3, #7
 800804a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	4313      	orrs	r3, r2
 8008054:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	693a      	ldr	r2, [r7, #16]
 800805c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	4a52      	ldr	r2, [pc, #328]	; (80081ac <TIM_SlaveTimer_SetConfig+0x198>)
 8008064:	4293      	cmp	r3, r2
 8008066:	f000 809a 	beq.w	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 800806a:	4a50      	ldr	r2, [pc, #320]	; (80081ac <TIM_SlaveTimer_SetConfig+0x198>)
 800806c:	4293      	cmp	r3, r2
 800806e:	f200 8093 	bhi.w	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 8008072:	4a4f      	ldr	r2, [pc, #316]	; (80081b0 <TIM_SlaveTimer_SetConfig+0x19c>)
 8008074:	4293      	cmp	r3, r2
 8008076:	f000 8092 	beq.w	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 800807a:	4a4d      	ldr	r2, [pc, #308]	; (80081b0 <TIM_SlaveTimer_SetConfig+0x19c>)
 800807c:	4293      	cmp	r3, r2
 800807e:	f200 808b 	bhi.w	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 8008082:	4a4c      	ldr	r2, [pc, #304]	; (80081b4 <TIM_SlaveTimer_SetConfig+0x1a0>)
 8008084:	4293      	cmp	r3, r2
 8008086:	f000 808a 	beq.w	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 800808a:	4a4a      	ldr	r2, [pc, #296]	; (80081b4 <TIM_SlaveTimer_SetConfig+0x1a0>)
 800808c:	4293      	cmp	r3, r2
 800808e:	f200 8083 	bhi.w	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 8008092:	4a49      	ldr	r2, [pc, #292]	; (80081b8 <TIM_SlaveTimer_SetConfig+0x1a4>)
 8008094:	4293      	cmp	r3, r2
 8008096:	f000 8082 	beq.w	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 800809a:	4a47      	ldr	r2, [pc, #284]	; (80081b8 <TIM_SlaveTimer_SetConfig+0x1a4>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d87b      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080a0:	4a46      	ldr	r2, [pc, #280]	; (80081bc <TIM_SlaveTimer_SetConfig+0x1a8>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d07b      	beq.n	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 80080a6:	4a45      	ldr	r2, [pc, #276]	; (80081bc <TIM_SlaveTimer_SetConfig+0x1a8>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d875      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080ac:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80080b0:	d075      	beq.n	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 80080b2:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80080b6:	d86f      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080bc:	d06f      	beq.n	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 80080be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080c2:	d869      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080c4:	2b70      	cmp	r3, #112	; 0x70
 80080c6:	d01a      	beq.n	80080fe <TIM_SlaveTimer_SetConfig+0xea>
 80080c8:	2b70      	cmp	r3, #112	; 0x70
 80080ca:	d865      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080cc:	2b60      	cmp	r3, #96	; 0x60
 80080ce:	d059      	beq.n	8008184 <TIM_SlaveTimer_SetConfig+0x170>
 80080d0:	2b60      	cmp	r3, #96	; 0x60
 80080d2:	d861      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080d4:	2b50      	cmp	r3, #80	; 0x50
 80080d6:	d04b      	beq.n	8008170 <TIM_SlaveTimer_SetConfig+0x15c>
 80080d8:	2b50      	cmp	r3, #80	; 0x50
 80080da:	d85d      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080dc:	2b40      	cmp	r3, #64	; 0x40
 80080de:	d019      	beq.n	8008114 <TIM_SlaveTimer_SetConfig+0x100>
 80080e0:	2b40      	cmp	r3, #64	; 0x40
 80080e2:	d859      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080e4:	2b30      	cmp	r3, #48	; 0x30
 80080e6:	d05a      	beq.n	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 80080e8:	2b30      	cmp	r3, #48	; 0x30
 80080ea:	d855      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080ec:	2b20      	cmp	r3, #32
 80080ee:	d056      	beq.n	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 80080f0:	2b20      	cmp	r3, #32
 80080f2:	d851      	bhi.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d052      	beq.n	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 80080f8:	2b10      	cmp	r3, #16
 80080fa:	d050      	beq.n	800819e <TIM_SlaveTimer_SetConfig+0x18a>
 80080fc:	e04c      	b.n	8008198 <TIM_SlaveTimer_SetConfig+0x184>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6818      	ldr	r0, [r3, #0]
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	68d9      	ldr	r1, [r3, #12]
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	689a      	ldr	r2, [r3, #8]
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	f000 f9fd 	bl	800850c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8008112:	e045      	b.n	80081a0 <TIM_SlaveTimer_SetConfig+0x18c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b05      	cmp	r3, #5
 800811a:	d004      	beq.n	8008126 <TIM_SlaveTimer_SetConfig+0x112>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8008120:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8008124:	d101      	bne.n	800812a <TIM_SlaveTimer_SetConfig+0x116>
      {
        return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e03b      	b.n	80081a2 <TIM_SlaveTimer_SetConfig+0x18e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	6a1b      	ldr	r3, [r3, #32]
 8008130:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	6a1a      	ldr	r2, [r3, #32]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f022 0201 	bic.w	r2, r2, #1
 8008140:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	699b      	ldr	r3, [r3, #24]
 8008148:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008150:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	011b      	lsls	r3, r3, #4
 8008158:	68ba      	ldr	r2, [r7, #8]
 800815a:	4313      	orrs	r3, r2
 800815c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68ba      	ldr	r2, [r7, #8]
 8008164:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	621a      	str	r2, [r3, #32]
      break;
 800816e:	e017      	b.n	80081a0 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6818      	ldr	r0, [r3, #0]
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	6899      	ldr	r1, [r3, #8]
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	691b      	ldr	r3, [r3, #16]
 800817c:	461a      	mov	r2, r3
 800817e:	f000 f893 	bl	80082a8 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008182:	e00d      	b.n	80081a0 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6818      	ldr	r0, [r3, #0]
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	6899      	ldr	r1, [r3, #8]
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	461a      	mov	r2, r3
 8008192:	f000 f8f5 	bl	8008380 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008196:	e003      	b.n	80081a0 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	75fb      	strb	r3, [r7, #23]
      break;
 800819c:	e000      	b.n	80081a0 <TIM_SlaveTimer_SetConfig+0x18c>
      break;
 800819e:	bf00      	nop
  }

  return status;
 80081a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3718      	adds	r7, #24
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	00100070 	.word	0x00100070
 80081b0:	00100050 	.word	0x00100050
 80081b4:	00100040 	.word	0x00100040
 80081b8:	00100030 	.word	0x00100030
 80081bc:	00100020 	.word	0x00100020

080081c0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b087      	sub	sp, #28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
 80081cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6a1b      	ldr	r3, [r3, #32]
 80081d2:	f023 0201 	bic.w	r2, r3, #1
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	699b      	ldr	r3, [r3, #24]
 80081de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6a1b      	ldr	r3, [r3, #32]
 80081e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	4a28      	ldr	r2, [pc, #160]	; (800828c <TIM_TI1_SetConfig+0xcc>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d01b      	beq.n	8008226 <TIM_TI1_SetConfig+0x66>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081f4:	d017      	beq.n	8008226 <TIM_TI1_SetConfig+0x66>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	4a25      	ldr	r2, [pc, #148]	; (8008290 <TIM_TI1_SetConfig+0xd0>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d013      	beq.n	8008226 <TIM_TI1_SetConfig+0x66>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4a24      	ldr	r2, [pc, #144]	; (8008294 <TIM_TI1_SetConfig+0xd4>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d00f      	beq.n	8008226 <TIM_TI1_SetConfig+0x66>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	4a23      	ldr	r2, [pc, #140]	; (8008298 <TIM_TI1_SetConfig+0xd8>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d00b      	beq.n	8008226 <TIM_TI1_SetConfig+0x66>
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	4a22      	ldr	r2, [pc, #136]	; (800829c <TIM_TI1_SetConfig+0xdc>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d007      	beq.n	8008226 <TIM_TI1_SetConfig+0x66>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	4a21      	ldr	r2, [pc, #132]	; (80082a0 <TIM_TI1_SetConfig+0xe0>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d003      	beq.n	8008226 <TIM_TI1_SetConfig+0x66>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	4a20      	ldr	r2, [pc, #128]	; (80082a4 <TIM_TI1_SetConfig+0xe4>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d101      	bne.n	800822a <TIM_TI1_SetConfig+0x6a>
 8008226:	2301      	movs	r3, #1
 8008228:	e000      	b.n	800822c <TIM_TI1_SetConfig+0x6c>
 800822a:	2300      	movs	r3, #0
 800822c:	2b00      	cmp	r3, #0
 800822e:	d008      	beq.n	8008242 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	f023 0303 	bic.w	r3, r3, #3
 8008236:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008238:	697a      	ldr	r2, [r7, #20]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4313      	orrs	r3, r2
 800823e:	617b      	str	r3, [r7, #20]
 8008240:	e003      	b.n	800824a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f043 0301 	orr.w	r3, r3, #1
 8008248:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008250:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	011b      	lsls	r3, r3, #4
 8008256:	b2db      	uxtb	r3, r3
 8008258:	697a      	ldr	r2, [r7, #20]
 800825a:	4313      	orrs	r3, r2
 800825c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	f023 030a 	bic.w	r3, r3, #10
 8008264:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	f003 030a 	and.w	r3, r3, #10
 800826c:	693a      	ldr	r2, [r7, #16]
 800826e:	4313      	orrs	r3, r2
 8008270:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	697a      	ldr	r2, [r7, #20]
 8008276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	693a      	ldr	r2, [r7, #16]
 800827c:	621a      	str	r2, [r3, #32]
}
 800827e:	bf00      	nop
 8008280:	371c      	adds	r7, #28
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr
 800828a:	bf00      	nop
 800828c:	40012c00 	.word	0x40012c00
 8008290:	40000400 	.word	0x40000400
 8008294:	40000800 	.word	0x40000800
 8008298:	40000c00 	.word	0x40000c00
 800829c:	40013400 	.word	0x40013400
 80082a0:	40014000 	.word	0x40014000
 80082a4:	40015000 	.word	0x40015000

080082a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b087      	sub	sp, #28
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6a1b      	ldr	r3, [r3, #32]
 80082b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6a1b      	ldr	r3, [r3, #32]
 80082be:	f023 0201 	bic.w	r2, r3, #1
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	011b      	lsls	r3, r3, #4
 80082d8:	693a      	ldr	r2, [r7, #16]
 80082da:	4313      	orrs	r3, r2
 80082dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	f023 030a 	bic.w	r3, r3, #10
 80082e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082e6:	697a      	ldr	r2, [r7, #20]
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	693a      	ldr	r2, [r7, #16]
 80082f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	697a      	ldr	r2, [r7, #20]
 80082f8:	621a      	str	r2, [r3, #32]
}
 80082fa:	bf00      	nop
 80082fc:	371c      	adds	r7, #28
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008306:	b480      	push	{r7}
 8008308:	b087      	sub	sp, #28
 800830a:	af00      	add	r7, sp, #0
 800830c:	60f8      	str	r0, [r7, #12]
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	607a      	str	r2, [r7, #4]
 8008312:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6a1b      	ldr	r3, [r3, #32]
 8008318:	f023 0210 	bic.w	r2, r3, #16
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	699b      	ldr	r3, [r3, #24]
 8008324:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	6a1b      	ldr	r3, [r3, #32]
 800832a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008332:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	021b      	lsls	r3, r3, #8
 8008338:	697a      	ldr	r2, [r7, #20]
 800833a:	4313      	orrs	r3, r2
 800833c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008344:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	031b      	lsls	r3, r3, #12
 800834a:	b29b      	uxth	r3, r3
 800834c:	697a      	ldr	r2, [r7, #20]
 800834e:	4313      	orrs	r3, r2
 8008350:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008358:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	011b      	lsls	r3, r3, #4
 800835e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008362:	693a      	ldr	r2, [r7, #16]
 8008364:	4313      	orrs	r3, r2
 8008366:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	621a      	str	r2, [r3, #32]
}
 8008374:	bf00      	nop
 8008376:	371c      	adds	r7, #28
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008380:	b480      	push	{r7}
 8008382:	b087      	sub	sp, #28
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6a1b      	ldr	r3, [r3, #32]
 8008390:	f023 0210 	bic.w	r2, r3, #16
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	699b      	ldr	r3, [r3, #24]
 800839c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6a1b      	ldr	r3, [r3, #32]
 80083a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	031b      	lsls	r3, r3, #12
 80083b0:	697a      	ldr	r2, [r7, #20]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80083bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	011b      	lsls	r3, r3, #4
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	697a      	ldr	r2, [r7, #20]
 80083cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	693a      	ldr	r2, [r7, #16]
 80083d2:	621a      	str	r2, [r3, #32]
}
 80083d4:	bf00      	nop
 80083d6:	371c      	adds	r7, #28
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b087      	sub	sp, #28
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	60b9      	str	r1, [r7, #8]
 80083ea:	607a      	str	r2, [r7, #4]
 80083ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6a1b      	ldr	r3, [r3, #32]
 80083f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	69db      	ldr	r3, [r3, #28]
 80083fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6a1b      	ldr	r3, [r3, #32]
 8008404:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f023 0303 	bic.w	r3, r3, #3
 800840c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800840e:	697a      	ldr	r2, [r7, #20]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4313      	orrs	r3, r2
 8008414:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800841c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	011b      	lsls	r3, r3, #4
 8008422:	b2db      	uxtb	r3, r3
 8008424:	697a      	ldr	r2, [r7, #20]
 8008426:	4313      	orrs	r3, r2
 8008428:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008430:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	021b      	lsls	r3, r3, #8
 8008436:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	4313      	orrs	r3, r2
 800843e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	697a      	ldr	r2, [r7, #20]
 8008444:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	693a      	ldr	r2, [r7, #16]
 800844a:	621a      	str	r2, [r3, #32]
}
 800844c:	bf00      	nop
 800844e:	371c      	adds	r7, #28
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008458:	b480      	push	{r7}
 800845a:	b087      	sub	sp, #28
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6a1b      	ldr	r3, [r3, #32]
 800846a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6a1b      	ldr	r3, [r3, #32]
 800847c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008484:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	021b      	lsls	r3, r3, #8
 800848a:	697a      	ldr	r2, [r7, #20]
 800848c:	4313      	orrs	r3, r2
 800848e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008496:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	031b      	lsls	r3, r3, #12
 800849c:	b29b      	uxth	r3, r3
 800849e:	697a      	ldr	r2, [r7, #20]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80084aa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	031b      	lsls	r3, r3, #12
 80084b0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80084b4:	693a      	ldr	r2, [r7, #16]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	697a      	ldr	r2, [r7, #20]
 80084be:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	621a      	str	r2, [r3, #32]
}
 80084c6:	bf00      	nop
 80084c8:	371c      	adds	r7, #28
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr

080084d2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084d2:	b480      	push	{r7}
 80084d4:	b085      	sub	sp, #20
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
 80084da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80084e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084ee:	683a      	ldr	r2, [r7, #0]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	4313      	orrs	r3, r2
 80084f4:	f043 0307 	orr.w	r3, r3, #7
 80084f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	68fa      	ldr	r2, [r7, #12]
 80084fe:	609a      	str	r2, [r3, #8]
}
 8008500:	bf00      	nop
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800850c:	b480      	push	{r7}
 800850e:	b087      	sub	sp, #28
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
 8008518:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008526:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	021a      	lsls	r2, r3, #8
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	431a      	orrs	r2, r3
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	4313      	orrs	r3, r2
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	4313      	orrs	r3, r2
 8008538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	609a      	str	r2, [r3, #8]
}
 8008540:	bf00      	nop
 8008542:	371c      	adds	r7, #28
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800854c:	b480      	push	{r7}
 800854e:	b087      	sub	sp, #28
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f003 031f 	and.w	r3, r3, #31
 800855e:	2201      	movs	r2, #1
 8008560:	fa02 f303 	lsl.w	r3, r2, r3
 8008564:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6a1a      	ldr	r2, [r3, #32]
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	43db      	mvns	r3, r3
 800856e:	401a      	ands	r2, r3
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6a1a      	ldr	r2, [r3, #32]
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	f003 031f 	and.w	r3, r3, #31
 800857e:	6879      	ldr	r1, [r7, #4]
 8008580:	fa01 f303 	lsl.w	r3, r1, r3
 8008584:	431a      	orrs	r2, r3
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	621a      	str	r2, [r3, #32]
}
 800858a:	bf00      	nop
 800858c:	371c      	adds	r7, #28
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr
	...

08008598 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008598:	b480      	push	{r7}
 800859a:	b085      	sub	sp, #20
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d101      	bne.n	80085b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085ac:	2302      	movs	r3, #2
 80085ae:	e074      	b.n	800869a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2202      	movs	r2, #2
 80085bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a34      	ldr	r2, [pc, #208]	; (80086a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d009      	beq.n	80085ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a33      	ldr	r2, [pc, #204]	; (80086ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d004      	beq.n	80085ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a31      	ldr	r2, [pc, #196]	; (80086b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d108      	bne.n	8008600 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80085f4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	68fa      	ldr	r2, [r7, #12]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800860a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	4313      	orrs	r3, r2
 8008614:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a21      	ldr	r2, [pc, #132]	; (80086a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d022      	beq.n	800866e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008630:	d01d      	beq.n	800866e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a1f      	ldr	r2, [pc, #124]	; (80086b4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d018      	beq.n	800866e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a1d      	ldr	r2, [pc, #116]	; (80086b8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d013      	beq.n	800866e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a1c      	ldr	r2, [pc, #112]	; (80086bc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d00e      	beq.n	800866e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a15      	ldr	r2, [pc, #84]	; (80086ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d009      	beq.n	800866e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a18      	ldr	r2, [pc, #96]	; (80086c0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d004      	beq.n	800866e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a11      	ldr	r2, [pc, #68]	; (80086b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d10c      	bne.n	8008688 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008674:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	4313      	orrs	r3, r2
 800867e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	68ba      	ldr	r2, [r7, #8]
 8008686:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3714      	adds	r7, #20
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	40012c00 	.word	0x40012c00
 80086ac:	40013400 	.word	0x40013400
 80086b0:	40015000 	.word	0x40015000
 80086b4:	40000400 	.word	0x40000400
 80086b8:	40000800 	.word	0x40000800
 80086bc:	40000c00 	.word	0x40000c00
 80086c0:	40014000 	.word	0x40014000

080086c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80086ce:	2300      	movs	r3, #0
 80086d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d101      	bne.n	80086e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80086dc:	2302      	movs	r3, #2
 80086de:	e096      	b.n	800880e <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	4313      	orrs	r3, r2
 8008702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	4313      	orrs	r3, r2
 8008710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4313      	orrs	r3, r2
 800871e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	4313      	orrs	r3, r2
 800872c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	695b      	ldr	r3, [r3, #20]
 8008738:	4313      	orrs	r3, r2
 800873a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008746:	4313      	orrs	r3, r2
 8008748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	699b      	ldr	r3, [r3, #24]
 8008754:	041b      	lsls	r3, r3, #16
 8008756:	4313      	orrs	r3, r2
 8008758:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a2f      	ldr	r2, [pc, #188]	; (800881c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d009      	beq.n	8008778 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a2d      	ldr	r2, [pc, #180]	; (8008820 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d004      	beq.n	8008778 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a2c      	ldr	r2, [pc, #176]	; (8008824 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d106      	bne.n	8008786 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	69db      	ldr	r3, [r3, #28]
 8008782:	4313      	orrs	r3, r2
 8008784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a24      	ldr	r2, [pc, #144]	; (800881c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d009      	beq.n	80087a4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a22      	ldr	r2, [pc, #136]	; (8008820 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d004      	beq.n	80087a4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a21      	ldr	r2, [pc, #132]	; (8008824 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d12b      	bne.n	80087fc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087ae:	051b      	lsls	r3, r3, #20
 80087b0:	4313      	orrs	r3, r2
 80087b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	4313      	orrs	r3, r2
 80087c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087cc:	4313      	orrs	r3, r2
 80087ce:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a11      	ldr	r2, [pc, #68]	; (800881c <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d009      	beq.n	80087ee <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a10      	ldr	r2, [pc, #64]	; (8008820 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d004      	beq.n	80087ee <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a0e      	ldr	r2, [pc, #56]	; (8008824 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d106      	bne.n	80087fc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087f8:	4313      	orrs	r3, r2
 80087fa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	40012c00 	.word	0x40012c00
 8008820:	40013400 	.word	0x40013400
 8008824:	40015000 	.word	0x40015000

08008828 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008880:	bf00      	nop
 8008882:	370c      	adds	r7, #12
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800888c:	b480      	push	{r7}
 800888e:	b083      	sub	sp, #12
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008894:	bf00      	nop
 8008896:	370c      	adds	r7, #12
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80088a8:	bf00      	nop
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b082      	sub	sp, #8
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d101      	bne.n	80088c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e042      	b.n	800894c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d106      	bne.n	80088de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f7f9 fa45 	bl	8001d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2224      	movs	r2, #36	; 0x24
 80088e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f022 0201 	bic.w	r2, r2, #1
 80088f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 f8c2 	bl	8008a80 <UART_SetConfig>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d101      	bne.n	8008906 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e022      	b.n	800894c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800890a:	2b00      	cmp	r3, #0
 800890c:	d002      	beq.n	8008914 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 fbb2 	bl	8009078 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685a      	ldr	r2, [r3, #4]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008922:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	689a      	ldr	r2, [r3, #8]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008932:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f042 0201 	orr.w	r2, r2, #1
 8008942:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 fc39 	bl	80091bc <UART_CheckIdleState>
 800894a:	4603      	mov	r3, r0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b08a      	sub	sp, #40	; 0x28
 8008958:	af02      	add	r7, sp, #8
 800895a:	60f8      	str	r0, [r7, #12]
 800895c:	60b9      	str	r1, [r7, #8]
 800895e:	603b      	str	r3, [r7, #0]
 8008960:	4613      	mov	r3, r2
 8008962:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800896a:	2b20      	cmp	r3, #32
 800896c:	f040 8083 	bne.w	8008a76 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d002      	beq.n	800897c <HAL_UART_Transmit+0x28>
 8008976:	88fb      	ldrh	r3, [r7, #6]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d101      	bne.n	8008980 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800897c:	2301      	movs	r3, #1
 800897e:	e07b      	b.n	8008a78 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008986:	2b01      	cmp	r3, #1
 8008988:	d101      	bne.n	800898e <HAL_UART_Transmit+0x3a>
 800898a:	2302      	movs	r3, #2
 800898c:	e074      	b.n	8008a78 <HAL_UART_Transmit+0x124>
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2201      	movs	r2, #1
 8008992:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2221      	movs	r2, #33	; 0x21
 80089a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80089a6:	f7f9 fd73 	bl	8002490 <HAL_GetTick>
 80089aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	88fa      	ldrh	r2, [r7, #6]
 80089b0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	88fa      	ldrh	r2, [r7, #6]
 80089b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089c4:	d108      	bne.n	80089d8 <HAL_UART_Transmit+0x84>
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d104      	bne.n	80089d8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80089ce:	2300      	movs	r3, #0
 80089d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	61bb      	str	r3, [r7, #24]
 80089d6:	e003      	b.n	80089e0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80089dc:	2300      	movs	r3, #0
 80089de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80089e8:	e02c      	b.n	8008a44 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	9300      	str	r3, [sp, #0]
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	2200      	movs	r2, #0
 80089f2:	2180      	movs	r1, #128	; 0x80
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 fc2c 	bl	8009252 <UART_WaitOnFlagUntilTimeout>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d001      	beq.n	8008a04 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8008a00:	2303      	movs	r3, #3
 8008a02:	e039      	b.n	8008a78 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d10b      	bne.n	8008a22 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	881b      	ldrh	r3, [r3, #0]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a18:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	3302      	adds	r3, #2
 8008a1e:	61bb      	str	r3, [r7, #24]
 8008a20:	e007      	b.n	8008a32 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008a22:	69fb      	ldr	r3, [r7, #28]
 8008a24:	781a      	ldrb	r2, [r3, #0]
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	3301      	adds	r3, #1
 8008a30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1cc      	bne.n	80089ea <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	9300      	str	r3, [sp, #0]
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	2200      	movs	r2, #0
 8008a58:	2140      	movs	r1, #64	; 0x40
 8008a5a:	68f8      	ldr	r0, [r7, #12]
 8008a5c:	f000 fbf9 	bl	8009252 <UART_WaitOnFlagUntilTimeout>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d001      	beq.n	8008a6a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8008a66:	2303      	movs	r3, #3
 8008a68:	e006      	b.n	8008a78 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2220      	movs	r2, #32
 8008a6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8008a72:	2300      	movs	r3, #0
 8008a74:	e000      	b.n	8008a78 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8008a76:	2302      	movs	r3, #2
  }
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3720      	adds	r7, #32
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a84:	b08c      	sub	sp, #48	; 0x30
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	689a      	ldr	r2, [r3, #8]
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	691b      	ldr	r3, [r3, #16]
 8008a98:	431a      	orrs	r2, r3
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	695b      	ldr	r3, [r3, #20]
 8008a9e:	431a      	orrs	r2, r3
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	4baa      	ldr	r3, [pc, #680]	; (8008d58 <UART_SetConfig+0x2d8>)
 8008ab0:	4013      	ands	r3, r2
 8008ab2:	697a      	ldr	r2, [r7, #20]
 8008ab4:	6812      	ldr	r2, [r2, #0]
 8008ab6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ab8:	430b      	orrs	r3, r1
 8008aba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	68da      	ldr	r2, [r3, #12]
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	430a      	orrs	r2, r1
 8008ad0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	699b      	ldr	r3, [r3, #24]
 8008ad6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a9f      	ldr	r2, [pc, #636]	; (8008d5c <UART_SetConfig+0x2dc>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d004      	beq.n	8008aec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	6a1b      	ldr	r3, [r3, #32]
 8008ae6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008af6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008afa:	697a      	ldr	r2, [r7, #20]
 8008afc:	6812      	ldr	r2, [r2, #0]
 8008afe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b00:	430b      	orrs	r3, r1
 8008b02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b0a:	f023 010f 	bic.w	r1, r3, #15
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	430a      	orrs	r2, r1
 8008b18:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a90      	ldr	r2, [pc, #576]	; (8008d60 <UART_SetConfig+0x2e0>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d125      	bne.n	8008b70 <UART_SetConfig+0xf0>
 8008b24:	4b8f      	ldr	r3, [pc, #572]	; (8008d64 <UART_SetConfig+0x2e4>)
 8008b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b2a:	f003 0303 	and.w	r3, r3, #3
 8008b2e:	2b03      	cmp	r3, #3
 8008b30:	d81a      	bhi.n	8008b68 <UART_SetConfig+0xe8>
 8008b32:	a201      	add	r2, pc, #4	; (adr r2, 8008b38 <UART_SetConfig+0xb8>)
 8008b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b38:	08008b49 	.word	0x08008b49
 8008b3c:	08008b59 	.word	0x08008b59
 8008b40:	08008b51 	.word	0x08008b51
 8008b44:	08008b61 	.word	0x08008b61
 8008b48:	2301      	movs	r3, #1
 8008b4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b4e:	e116      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008b50:	2302      	movs	r3, #2
 8008b52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b56:	e112      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008b58:	2304      	movs	r3, #4
 8008b5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b5e:	e10e      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008b60:	2308      	movs	r3, #8
 8008b62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b66:	e10a      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008b68:	2310      	movs	r3, #16
 8008b6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b6e:	e106      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a7c      	ldr	r2, [pc, #496]	; (8008d68 <UART_SetConfig+0x2e8>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d138      	bne.n	8008bec <UART_SetConfig+0x16c>
 8008b7a:	4b7a      	ldr	r3, [pc, #488]	; (8008d64 <UART_SetConfig+0x2e4>)
 8008b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b80:	f003 030c 	and.w	r3, r3, #12
 8008b84:	2b0c      	cmp	r3, #12
 8008b86:	d82d      	bhi.n	8008be4 <UART_SetConfig+0x164>
 8008b88:	a201      	add	r2, pc, #4	; (adr r2, 8008b90 <UART_SetConfig+0x110>)
 8008b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b8e:	bf00      	nop
 8008b90:	08008bc5 	.word	0x08008bc5
 8008b94:	08008be5 	.word	0x08008be5
 8008b98:	08008be5 	.word	0x08008be5
 8008b9c:	08008be5 	.word	0x08008be5
 8008ba0:	08008bd5 	.word	0x08008bd5
 8008ba4:	08008be5 	.word	0x08008be5
 8008ba8:	08008be5 	.word	0x08008be5
 8008bac:	08008be5 	.word	0x08008be5
 8008bb0:	08008bcd 	.word	0x08008bcd
 8008bb4:	08008be5 	.word	0x08008be5
 8008bb8:	08008be5 	.word	0x08008be5
 8008bbc:	08008be5 	.word	0x08008be5
 8008bc0:	08008bdd 	.word	0x08008bdd
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bca:	e0d8      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008bcc:	2302      	movs	r3, #2
 8008bce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bd2:	e0d4      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008bd4:	2304      	movs	r3, #4
 8008bd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bda:	e0d0      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008bdc:	2308      	movs	r3, #8
 8008bde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008be2:	e0cc      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008be4:	2310      	movs	r3, #16
 8008be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bea:	e0c8      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a5e      	ldr	r2, [pc, #376]	; (8008d6c <UART_SetConfig+0x2ec>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d125      	bne.n	8008c42 <UART_SetConfig+0x1c2>
 8008bf6:	4b5b      	ldr	r3, [pc, #364]	; (8008d64 <UART_SetConfig+0x2e4>)
 8008bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bfc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008c00:	2b30      	cmp	r3, #48	; 0x30
 8008c02:	d016      	beq.n	8008c32 <UART_SetConfig+0x1b2>
 8008c04:	2b30      	cmp	r3, #48	; 0x30
 8008c06:	d818      	bhi.n	8008c3a <UART_SetConfig+0x1ba>
 8008c08:	2b20      	cmp	r3, #32
 8008c0a:	d00a      	beq.n	8008c22 <UART_SetConfig+0x1a2>
 8008c0c:	2b20      	cmp	r3, #32
 8008c0e:	d814      	bhi.n	8008c3a <UART_SetConfig+0x1ba>
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d002      	beq.n	8008c1a <UART_SetConfig+0x19a>
 8008c14:	2b10      	cmp	r3, #16
 8008c16:	d008      	beq.n	8008c2a <UART_SetConfig+0x1aa>
 8008c18:	e00f      	b.n	8008c3a <UART_SetConfig+0x1ba>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c20:	e0ad      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c22:	2302      	movs	r3, #2
 8008c24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c28:	e0a9      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c2a:	2304      	movs	r3, #4
 8008c2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c30:	e0a5      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c32:	2308      	movs	r3, #8
 8008c34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c38:	e0a1      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c3a:	2310      	movs	r3, #16
 8008c3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c40:	e09d      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a4a      	ldr	r2, [pc, #296]	; (8008d70 <UART_SetConfig+0x2f0>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d125      	bne.n	8008c98 <UART_SetConfig+0x218>
 8008c4c:	4b45      	ldr	r3, [pc, #276]	; (8008d64 <UART_SetConfig+0x2e4>)
 8008c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c52:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008c56:	2bc0      	cmp	r3, #192	; 0xc0
 8008c58:	d016      	beq.n	8008c88 <UART_SetConfig+0x208>
 8008c5a:	2bc0      	cmp	r3, #192	; 0xc0
 8008c5c:	d818      	bhi.n	8008c90 <UART_SetConfig+0x210>
 8008c5e:	2b80      	cmp	r3, #128	; 0x80
 8008c60:	d00a      	beq.n	8008c78 <UART_SetConfig+0x1f8>
 8008c62:	2b80      	cmp	r3, #128	; 0x80
 8008c64:	d814      	bhi.n	8008c90 <UART_SetConfig+0x210>
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d002      	beq.n	8008c70 <UART_SetConfig+0x1f0>
 8008c6a:	2b40      	cmp	r3, #64	; 0x40
 8008c6c:	d008      	beq.n	8008c80 <UART_SetConfig+0x200>
 8008c6e:	e00f      	b.n	8008c90 <UART_SetConfig+0x210>
 8008c70:	2300      	movs	r3, #0
 8008c72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c76:	e082      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c78:	2302      	movs	r3, #2
 8008c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c7e:	e07e      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c80:	2304      	movs	r3, #4
 8008c82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c86:	e07a      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c88:	2308      	movs	r3, #8
 8008c8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c8e:	e076      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c90:	2310      	movs	r3, #16
 8008c92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c96:	e072      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a35      	ldr	r2, [pc, #212]	; (8008d74 <UART_SetConfig+0x2f4>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d12a      	bne.n	8008cf8 <UART_SetConfig+0x278>
 8008ca2:	4b30      	ldr	r3, [pc, #192]	; (8008d64 <UART_SetConfig+0x2e4>)
 8008ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ca8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008cb0:	d01a      	beq.n	8008ce8 <UART_SetConfig+0x268>
 8008cb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008cb6:	d81b      	bhi.n	8008cf0 <UART_SetConfig+0x270>
 8008cb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cbc:	d00c      	beq.n	8008cd8 <UART_SetConfig+0x258>
 8008cbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cc2:	d815      	bhi.n	8008cf0 <UART_SetConfig+0x270>
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d003      	beq.n	8008cd0 <UART_SetConfig+0x250>
 8008cc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ccc:	d008      	beq.n	8008ce0 <UART_SetConfig+0x260>
 8008cce:	e00f      	b.n	8008cf0 <UART_SetConfig+0x270>
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cd6:	e052      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008cd8:	2302      	movs	r3, #2
 8008cda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cde:	e04e      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008ce0:	2304      	movs	r3, #4
 8008ce2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ce6:	e04a      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008ce8:	2308      	movs	r3, #8
 8008cea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cee:	e046      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008cf0:	2310      	movs	r3, #16
 8008cf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cf6:	e042      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a17      	ldr	r2, [pc, #92]	; (8008d5c <UART_SetConfig+0x2dc>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d13a      	bne.n	8008d78 <UART_SetConfig+0x2f8>
 8008d02:	4b18      	ldr	r3, [pc, #96]	; (8008d64 <UART_SetConfig+0x2e4>)
 8008d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d08:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008d0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d10:	d01a      	beq.n	8008d48 <UART_SetConfig+0x2c8>
 8008d12:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d16:	d81b      	bhi.n	8008d50 <UART_SetConfig+0x2d0>
 8008d18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d1c:	d00c      	beq.n	8008d38 <UART_SetConfig+0x2b8>
 8008d1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d22:	d815      	bhi.n	8008d50 <UART_SetConfig+0x2d0>
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d003      	beq.n	8008d30 <UART_SetConfig+0x2b0>
 8008d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d2c:	d008      	beq.n	8008d40 <UART_SetConfig+0x2c0>
 8008d2e:	e00f      	b.n	8008d50 <UART_SetConfig+0x2d0>
 8008d30:	2300      	movs	r3, #0
 8008d32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d36:	e022      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008d38:	2302      	movs	r3, #2
 8008d3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d3e:	e01e      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008d40:	2304      	movs	r3, #4
 8008d42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d46:	e01a      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008d48:	2308      	movs	r3, #8
 8008d4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d4e:	e016      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008d50:	2310      	movs	r3, #16
 8008d52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008d56:	e012      	b.n	8008d7e <UART_SetConfig+0x2fe>
 8008d58:	cfff69f3 	.word	0xcfff69f3
 8008d5c:	40008000 	.word	0x40008000
 8008d60:	40013800 	.word	0x40013800
 8008d64:	40021000 	.word	0x40021000
 8008d68:	40004400 	.word	0x40004400
 8008d6c:	40004800 	.word	0x40004800
 8008d70:	40004c00 	.word	0x40004c00
 8008d74:	40005000 	.word	0x40005000
 8008d78:	2310      	movs	r3, #16
 8008d7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4aae      	ldr	r2, [pc, #696]	; (800903c <UART_SetConfig+0x5bc>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	f040 8097 	bne.w	8008eb8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d8e:	2b08      	cmp	r3, #8
 8008d90:	d823      	bhi.n	8008dda <UART_SetConfig+0x35a>
 8008d92:	a201      	add	r2, pc, #4	; (adr r2, 8008d98 <UART_SetConfig+0x318>)
 8008d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d98:	08008dbd 	.word	0x08008dbd
 8008d9c:	08008ddb 	.word	0x08008ddb
 8008da0:	08008dc5 	.word	0x08008dc5
 8008da4:	08008ddb 	.word	0x08008ddb
 8008da8:	08008dcb 	.word	0x08008dcb
 8008dac:	08008ddb 	.word	0x08008ddb
 8008db0:	08008ddb 	.word	0x08008ddb
 8008db4:	08008ddb 	.word	0x08008ddb
 8008db8:	08008dd3 	.word	0x08008dd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008dbc:	f7fd f8ac 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
 8008dc0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008dc2:	e010      	b.n	8008de6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008dc4:	4b9e      	ldr	r3, [pc, #632]	; (8009040 <UART_SetConfig+0x5c0>)
 8008dc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008dc8:	e00d      	b.n	8008de6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dca:	f7fd f839 	bl	8005e40 <HAL_RCC_GetSysClockFreq>
 8008dce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008dd0:	e009      	b.n	8008de6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008dd6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008dd8:	e005      	b.n	8008de6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008de4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	f000 8130 	beq.w	800904e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df2:	4a94      	ldr	r2, [pc, #592]	; (8009044 <UART_SetConfig+0x5c4>)
 8008df4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008df8:	461a      	mov	r2, r3
 8008dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e00:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	685a      	ldr	r2, [r3, #4]
 8008e06:	4613      	mov	r3, r2
 8008e08:	005b      	lsls	r3, r3, #1
 8008e0a:	4413      	add	r3, r2
 8008e0c:	69ba      	ldr	r2, [r7, #24]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d305      	bcc.n	8008e1e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d903      	bls.n	8008e26 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008e24:	e113      	b.n	800904e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e28:	2200      	movs	r2, #0
 8008e2a:	60bb      	str	r3, [r7, #8]
 8008e2c:	60fa      	str	r2, [r7, #12]
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e32:	4a84      	ldr	r2, [pc, #528]	; (8009044 <UART_SetConfig+0x5c4>)
 8008e34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	603b      	str	r3, [r7, #0]
 8008e3e:	607a      	str	r2, [r7, #4]
 8008e40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008e48:	f7f7 fed6 	bl	8000bf8 <__aeabi_uldivmod>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	460b      	mov	r3, r1
 8008e50:	4610      	mov	r0, r2
 8008e52:	4619      	mov	r1, r3
 8008e54:	f04f 0200 	mov.w	r2, #0
 8008e58:	f04f 0300 	mov.w	r3, #0
 8008e5c:	020b      	lsls	r3, r1, #8
 8008e5e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008e62:	0202      	lsls	r2, r0, #8
 8008e64:	6979      	ldr	r1, [r7, #20]
 8008e66:	6849      	ldr	r1, [r1, #4]
 8008e68:	0849      	lsrs	r1, r1, #1
 8008e6a:	2000      	movs	r0, #0
 8008e6c:	460c      	mov	r4, r1
 8008e6e:	4605      	mov	r5, r0
 8008e70:	eb12 0804 	adds.w	r8, r2, r4
 8008e74:	eb43 0905 	adc.w	r9, r3, r5
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	469a      	mov	sl, r3
 8008e80:	4693      	mov	fp, r2
 8008e82:	4652      	mov	r2, sl
 8008e84:	465b      	mov	r3, fp
 8008e86:	4640      	mov	r0, r8
 8008e88:	4649      	mov	r1, r9
 8008e8a:	f7f7 feb5 	bl	8000bf8 <__aeabi_uldivmod>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	460b      	mov	r3, r1
 8008e92:	4613      	mov	r3, r2
 8008e94:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e96:	6a3b      	ldr	r3, [r7, #32]
 8008e98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e9c:	d308      	bcc.n	8008eb0 <UART_SetConfig+0x430>
 8008e9e:	6a3b      	ldr	r3, [r7, #32]
 8008ea0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008ea4:	d204      	bcs.n	8008eb0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	6a3a      	ldr	r2, [r7, #32]
 8008eac:	60da      	str	r2, [r3, #12]
 8008eae:	e0ce      	b.n	800904e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008eb6:	e0ca      	b.n	800904e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	69db      	ldr	r3, [r3, #28]
 8008ebc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ec0:	d166      	bne.n	8008f90 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008ec2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008ec6:	2b08      	cmp	r3, #8
 8008ec8:	d827      	bhi.n	8008f1a <UART_SetConfig+0x49a>
 8008eca:	a201      	add	r2, pc, #4	; (adr r2, 8008ed0 <UART_SetConfig+0x450>)
 8008ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed0:	08008ef5 	.word	0x08008ef5
 8008ed4:	08008efd 	.word	0x08008efd
 8008ed8:	08008f05 	.word	0x08008f05
 8008edc:	08008f1b 	.word	0x08008f1b
 8008ee0:	08008f0b 	.word	0x08008f0b
 8008ee4:	08008f1b 	.word	0x08008f1b
 8008ee8:	08008f1b 	.word	0x08008f1b
 8008eec:	08008f1b 	.word	0x08008f1b
 8008ef0:	08008f13 	.word	0x08008f13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ef4:	f7fd f810 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
 8008ef8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008efa:	e014      	b.n	8008f26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008efc:	f7fd f822 	bl	8005f44 <HAL_RCC_GetPCLK2Freq>
 8008f00:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f02:	e010      	b.n	8008f26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f04:	4b4e      	ldr	r3, [pc, #312]	; (8009040 <UART_SetConfig+0x5c0>)
 8008f06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f08:	e00d      	b.n	8008f26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f0a:	f7fc ff99 	bl	8005e40 <HAL_RCC_GetSysClockFreq>
 8008f0e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f10:	e009      	b.n	8008f26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f18:	e005      	b.n	8008f26 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008f24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	f000 8090 	beq.w	800904e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f32:	4a44      	ldr	r2, [pc, #272]	; (8009044 <UART_SetConfig+0x5c4>)
 8008f34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f38:	461a      	mov	r2, r3
 8008f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f40:	005a      	lsls	r2, r3, #1
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	085b      	lsrs	r3, r3, #1
 8008f48:	441a      	add	r2, r3
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f52:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f54:	6a3b      	ldr	r3, [r7, #32]
 8008f56:	2b0f      	cmp	r3, #15
 8008f58:	d916      	bls.n	8008f88 <UART_SetConfig+0x508>
 8008f5a:	6a3b      	ldr	r3, [r7, #32]
 8008f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f60:	d212      	bcs.n	8008f88 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f62:	6a3b      	ldr	r3, [r7, #32]
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	f023 030f 	bic.w	r3, r3, #15
 8008f6a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f6c:	6a3b      	ldr	r3, [r7, #32]
 8008f6e:	085b      	lsrs	r3, r3, #1
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	f003 0307 	and.w	r3, r3, #7
 8008f76:	b29a      	uxth	r2, r3
 8008f78:	8bfb      	ldrh	r3, [r7, #30]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	8bfa      	ldrh	r2, [r7, #30]
 8008f84:	60da      	str	r2, [r3, #12]
 8008f86:	e062      	b.n	800904e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008f8e:	e05e      	b.n	800904e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f90:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008f94:	2b08      	cmp	r3, #8
 8008f96:	d828      	bhi.n	8008fea <UART_SetConfig+0x56a>
 8008f98:	a201      	add	r2, pc, #4	; (adr r2, 8008fa0 <UART_SetConfig+0x520>)
 8008f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f9e:	bf00      	nop
 8008fa0:	08008fc5 	.word	0x08008fc5
 8008fa4:	08008fcd 	.word	0x08008fcd
 8008fa8:	08008fd5 	.word	0x08008fd5
 8008fac:	08008feb 	.word	0x08008feb
 8008fb0:	08008fdb 	.word	0x08008fdb
 8008fb4:	08008feb 	.word	0x08008feb
 8008fb8:	08008feb 	.word	0x08008feb
 8008fbc:	08008feb 	.word	0x08008feb
 8008fc0:	08008fe3 	.word	0x08008fe3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fc4:	f7fc ffa8 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
 8008fc8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008fca:	e014      	b.n	8008ff6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fcc:	f7fc ffba 	bl	8005f44 <HAL_RCC_GetPCLK2Freq>
 8008fd0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008fd2:	e010      	b.n	8008ff6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fd4:	4b1a      	ldr	r3, [pc, #104]	; (8009040 <UART_SetConfig+0x5c0>)
 8008fd6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008fd8:	e00d      	b.n	8008ff6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fda:	f7fc ff31 	bl	8005e40 <HAL_RCC_GetSysClockFreq>
 8008fde:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008fe0:	e009      	b.n	8008ff6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fe2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008fe6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008fe8:	e005      	b.n	8008ff6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008fea:	2300      	movs	r3, #0
 8008fec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008ff4:	bf00      	nop
    }

    if (pclk != 0U)
 8008ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d028      	beq.n	800904e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009000:	4a10      	ldr	r2, [pc, #64]	; (8009044 <UART_SetConfig+0x5c4>)
 8009002:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009006:	461a      	mov	r2, r3
 8009008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900a:	fbb3 f2f2 	udiv	r2, r3, r2
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	085b      	lsrs	r3, r3, #1
 8009014:	441a      	add	r2, r3
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	fbb2 f3f3 	udiv	r3, r2, r3
 800901e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009020:	6a3b      	ldr	r3, [r7, #32]
 8009022:	2b0f      	cmp	r3, #15
 8009024:	d910      	bls.n	8009048 <UART_SetConfig+0x5c8>
 8009026:	6a3b      	ldr	r3, [r7, #32]
 8009028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800902c:	d20c      	bcs.n	8009048 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	b29a      	uxth	r2, r3
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	60da      	str	r2, [r3, #12]
 8009038:	e009      	b.n	800904e <UART_SetConfig+0x5ce>
 800903a:	bf00      	nop
 800903c:	40008000 	.word	0x40008000
 8009040:	00f42400 	.word	0x00f42400
 8009044:	0800c494 	.word	0x0800c494
      }
      else
      {
        ret = HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	2201      	movs	r2, #1
 8009052:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	2201      	movs	r2, #1
 800905a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2200      	movs	r2, #0
 8009062:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	2200      	movs	r2, #0
 8009068:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800906a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800906e:	4618      	mov	r0, r3
 8009070:	3730      	adds	r7, #48	; 0x30
 8009072:	46bd      	mov	sp, r7
 8009074:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009078 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009084:	f003 0301 	and.w	r3, r3, #1
 8009088:	2b00      	cmp	r3, #0
 800908a:	d00a      	beq.n	80090a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	430a      	orrs	r2, r1
 80090a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a6:	f003 0302 	and.w	r3, r3, #2
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d00a      	beq.n	80090c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	430a      	orrs	r2, r1
 80090c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090c8:	f003 0304 	and.w	r3, r3, #4
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00a      	beq.n	80090e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	430a      	orrs	r2, r1
 80090e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ea:	f003 0308 	and.w	r3, r3, #8
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00a      	beq.n	8009108 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	430a      	orrs	r2, r1
 8009106:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800910c:	f003 0310 	and.w	r3, r3, #16
 8009110:	2b00      	cmp	r3, #0
 8009112:	d00a      	beq.n	800912a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	689b      	ldr	r3, [r3, #8]
 800911a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	430a      	orrs	r2, r1
 8009128:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800912e:	f003 0320 	and.w	r3, r3, #32
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00a      	beq.n	800914c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	430a      	orrs	r2, r1
 800914a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009154:	2b00      	cmp	r3, #0
 8009156:	d01a      	beq.n	800918e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	430a      	orrs	r2, r1
 800916c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009172:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009176:	d10a      	bne.n	800918e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	430a      	orrs	r2, r1
 800918c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00a      	beq.n	80091b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	430a      	orrs	r2, r1
 80091ae:	605a      	str	r2, [r3, #4]
  }
}
 80091b0:	bf00      	nop
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b086      	sub	sp, #24
 80091c0:	af02      	add	r7, sp, #8
 80091c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80091cc:	f7f9 f960 	bl	8002490 <HAL_GetTick>
 80091d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f003 0308 	and.w	r3, r3, #8
 80091dc:	2b08      	cmp	r3, #8
 80091de:	d10e      	bne.n	80091fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80091e4:	9300      	str	r3, [sp, #0]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2200      	movs	r2, #0
 80091ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f82f 	bl	8009252 <UART_WaitOnFlagUntilTimeout>
 80091f4:	4603      	mov	r3, r0
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d001      	beq.n	80091fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091fa:	2303      	movs	r3, #3
 80091fc:	e025      	b.n	800924a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f003 0304 	and.w	r3, r3, #4
 8009208:	2b04      	cmp	r3, #4
 800920a:	d10e      	bne.n	800922a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800920c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009210:	9300      	str	r3, [sp, #0]
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2200      	movs	r2, #0
 8009216:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 f819 	bl	8009252 <UART_WaitOnFlagUntilTimeout>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009226:	2303      	movs	r3, #3
 8009228:	e00f      	b.n	800924a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2220      	movs	r2, #32
 800922e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2220      	movs	r2, #32
 8009236:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2200      	movs	r2, #0
 8009244:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009248:	2300      	movs	r3, #0
}
 800924a:	4618      	mov	r0, r3
 800924c:	3710      	adds	r7, #16
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}

08009252 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009252:	b580      	push	{r7, lr}
 8009254:	b09c      	sub	sp, #112	; 0x70
 8009256:	af00      	add	r7, sp, #0
 8009258:	60f8      	str	r0, [r7, #12]
 800925a:	60b9      	str	r1, [r7, #8]
 800925c:	603b      	str	r3, [r7, #0]
 800925e:	4613      	mov	r3, r2
 8009260:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009262:	e0a9      	b.n	80093b8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009264:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009266:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800926a:	f000 80a5 	beq.w	80093b8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800926e:	f7f9 f90f 	bl	8002490 <HAL_GetTick>
 8009272:	4602      	mov	r2, r0
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	1ad3      	subs	r3, r2, r3
 8009278:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800927a:	429a      	cmp	r2, r3
 800927c:	d302      	bcc.n	8009284 <UART_WaitOnFlagUntilTimeout+0x32>
 800927e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009280:	2b00      	cmp	r3, #0
 8009282:	d140      	bne.n	8009306 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800928c:	e853 3f00 	ldrex	r3, [r3]
 8009290:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009292:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009294:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009298:	667b      	str	r3, [r7, #100]	; 0x64
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	461a      	mov	r2, r3
 80092a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80092a4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80092a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80092aa:	e841 2300 	strex	r3, r2, [r1]
 80092ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80092b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1e6      	bne.n	8009284 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	3308      	adds	r3, #8
 80092bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092c0:	e853 3f00 	ldrex	r3, [r3]
 80092c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80092c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092c8:	f023 0301 	bic.w	r3, r3, #1
 80092cc:	663b      	str	r3, [r7, #96]	; 0x60
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	3308      	adds	r3, #8
 80092d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80092d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80092d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80092dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092de:	e841 2300 	strex	r3, r2, [r1]
 80092e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80092e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d1e5      	bne.n	80092b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2220      	movs	r2, #32
 80092ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2220      	movs	r2, #32
 80092f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009302:	2303      	movs	r3, #3
 8009304:	e069      	b.n	80093da <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f003 0304 	and.w	r3, r3, #4
 8009310:	2b00      	cmp	r3, #0
 8009312:	d051      	beq.n	80093b8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	69db      	ldr	r3, [r3, #28]
 800931a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800931e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009322:	d149      	bne.n	80093b8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800932c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009336:	e853 3f00 	ldrex	r3, [r3]
 800933a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800933c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009342:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	461a      	mov	r2, r3
 800934a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800934c:	637b      	str	r3, [r7, #52]	; 0x34
 800934e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009350:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009352:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009354:	e841 2300 	strex	r3, r2, [r1]
 8009358:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800935a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800935c:	2b00      	cmp	r3, #0
 800935e:	d1e6      	bne.n	800932e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	3308      	adds	r3, #8
 8009366:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	e853 3f00 	ldrex	r3, [r3]
 800936e:	613b      	str	r3, [r7, #16]
   return(result);
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	f023 0301 	bic.w	r3, r3, #1
 8009376:	66bb      	str	r3, [r7, #104]	; 0x68
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	3308      	adds	r3, #8
 800937e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009380:	623a      	str	r2, [r7, #32]
 8009382:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009384:	69f9      	ldr	r1, [r7, #28]
 8009386:	6a3a      	ldr	r2, [r7, #32]
 8009388:	e841 2300 	strex	r3, r2, [r1]
 800938c:	61bb      	str	r3, [r7, #24]
   return(result);
 800938e:	69bb      	ldr	r3, [r7, #24]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d1e5      	bne.n	8009360 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2220      	movs	r2, #32
 8009398:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2220      	movs	r2, #32
 80093a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2220      	movs	r2, #32
 80093a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2200      	movs	r2, #0
 80093b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80093b4:	2303      	movs	r3, #3
 80093b6:	e010      	b.n	80093da <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	69da      	ldr	r2, [r3, #28]
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	4013      	ands	r3, r2
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	bf0c      	ite	eq
 80093c8:	2301      	moveq	r3, #1
 80093ca:	2300      	movne	r3, #0
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	461a      	mov	r2, r3
 80093d0:	79fb      	ldrb	r3, [r7, #7]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	f43f af46 	beq.w	8009264 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80093d8:	2300      	movs	r3, #0
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3770      	adds	r7, #112	; 0x70
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}

080093e2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80093e2:	b480      	push	{r7}
 80093e4:	b085      	sub	sp, #20
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d101      	bne.n	80093f8 <HAL_UARTEx_DisableFifoMode+0x16>
 80093f4:	2302      	movs	r3, #2
 80093f6:	e027      	b.n	8009448 <HAL_UARTEx_DisableFifoMode+0x66>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2224      	movs	r2, #36	; 0x24
 8009404:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f022 0201 	bic.w	r2, r2, #1
 800941e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009426:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	68fa      	ldr	r2, [r7, #12]
 8009434:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2220      	movs	r2, #32
 800943a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3714      	adds	r7, #20
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr

08009454 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b084      	sub	sp, #16
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009464:	2b01      	cmp	r3, #1
 8009466:	d101      	bne.n	800946c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009468:	2302      	movs	r3, #2
 800946a:	e02d      	b.n	80094c8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2224      	movs	r2, #36	; 0x24
 8009478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f022 0201 	bic.w	r2, r2, #1
 8009492:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	430a      	orrs	r2, r1
 80094a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 f84f 	bl	800954c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	68fa      	ldr	r2, [r7, #12]
 80094b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2220      	movs	r2, #32
 80094ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80094c6:	2300      	movs	r3, #0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d101      	bne.n	80094e8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80094e4:	2302      	movs	r3, #2
 80094e6:	e02d      	b.n	8009544 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2201      	movs	r2, #1
 80094ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2224      	movs	r2, #36	; 0x24
 80094f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f022 0201 	bic.w	r2, r2, #1
 800950e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	689b      	ldr	r3, [r3, #8]
 8009516:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	430a      	orrs	r2, r1
 8009522:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f000 f811 	bl	800954c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009542:	2300      	movs	r3, #0
}
 8009544:	4618      	mov	r0, r3
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800954c:	b480      	push	{r7}
 800954e:	b085      	sub	sp, #20
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009558:	2b00      	cmp	r3, #0
 800955a:	d108      	bne.n	800956e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800956c:	e031      	b.n	80095d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800956e:	2308      	movs	r3, #8
 8009570:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009572:	2308      	movs	r3, #8
 8009574:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	0e5b      	lsrs	r3, r3, #25
 800957e:	b2db      	uxtb	r3, r3
 8009580:	f003 0307 	and.w	r3, r3, #7
 8009584:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	0f5b      	lsrs	r3, r3, #29
 800958e:	b2db      	uxtb	r3, r3
 8009590:	f003 0307 	and.w	r3, r3, #7
 8009594:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009596:	7bbb      	ldrb	r3, [r7, #14]
 8009598:	7b3a      	ldrb	r2, [r7, #12]
 800959a:	4911      	ldr	r1, [pc, #68]	; (80095e0 <UARTEx_SetNbDataToProcess+0x94>)
 800959c:	5c8a      	ldrb	r2, [r1, r2]
 800959e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80095a2:	7b3a      	ldrb	r2, [r7, #12]
 80095a4:	490f      	ldr	r1, [pc, #60]	; (80095e4 <UARTEx_SetNbDataToProcess+0x98>)
 80095a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80095a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80095ac:	b29a      	uxth	r2, r3
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80095b4:	7bfb      	ldrb	r3, [r7, #15]
 80095b6:	7b7a      	ldrb	r2, [r7, #13]
 80095b8:	4909      	ldr	r1, [pc, #36]	; (80095e0 <UARTEx_SetNbDataToProcess+0x94>)
 80095ba:	5c8a      	ldrb	r2, [r1, r2]
 80095bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80095c0:	7b7a      	ldrb	r2, [r7, #13]
 80095c2:	4908      	ldr	r1, [pc, #32]	; (80095e4 <UARTEx_SetNbDataToProcess+0x98>)
 80095c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80095c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80095ca:	b29a      	uxth	r2, r3
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80095d2:	bf00      	nop
 80095d4:	3714      	adds	r7, #20
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr
 80095de:	bf00      	nop
 80095e0:	0800c4ac 	.word	0x0800c4ac
 80095e4:	0800c4b4 	.word	0x0800c4b4

080095e8 <__errno>:
 80095e8:	4b01      	ldr	r3, [pc, #4]	; (80095f0 <__errno+0x8>)
 80095ea:	6818      	ldr	r0, [r3, #0]
 80095ec:	4770      	bx	lr
 80095ee:	bf00      	nop
 80095f0:	2000000c 	.word	0x2000000c

080095f4 <__libc_init_array>:
 80095f4:	b570      	push	{r4, r5, r6, lr}
 80095f6:	4d0d      	ldr	r5, [pc, #52]	; (800962c <__libc_init_array+0x38>)
 80095f8:	4c0d      	ldr	r4, [pc, #52]	; (8009630 <__libc_init_array+0x3c>)
 80095fa:	1b64      	subs	r4, r4, r5
 80095fc:	10a4      	asrs	r4, r4, #2
 80095fe:	2600      	movs	r6, #0
 8009600:	42a6      	cmp	r6, r4
 8009602:	d109      	bne.n	8009618 <__libc_init_array+0x24>
 8009604:	4d0b      	ldr	r5, [pc, #44]	; (8009634 <__libc_init_array+0x40>)
 8009606:	4c0c      	ldr	r4, [pc, #48]	; (8009638 <__libc_init_array+0x44>)
 8009608:	f002 ff02 	bl	800c410 <_init>
 800960c:	1b64      	subs	r4, r4, r5
 800960e:	10a4      	asrs	r4, r4, #2
 8009610:	2600      	movs	r6, #0
 8009612:	42a6      	cmp	r6, r4
 8009614:	d105      	bne.n	8009622 <__libc_init_array+0x2e>
 8009616:	bd70      	pop	{r4, r5, r6, pc}
 8009618:	f855 3b04 	ldr.w	r3, [r5], #4
 800961c:	4798      	blx	r3
 800961e:	3601      	adds	r6, #1
 8009620:	e7ee      	b.n	8009600 <__libc_init_array+0xc>
 8009622:	f855 3b04 	ldr.w	r3, [r5], #4
 8009626:	4798      	blx	r3
 8009628:	3601      	adds	r6, #1
 800962a:	e7f2      	b.n	8009612 <__libc_init_array+0x1e>
 800962c:	0800c89c 	.word	0x0800c89c
 8009630:	0800c89c 	.word	0x0800c89c
 8009634:	0800c89c 	.word	0x0800c89c
 8009638:	0800c8a0 	.word	0x0800c8a0

0800963c <memset>:
 800963c:	4402      	add	r2, r0
 800963e:	4603      	mov	r3, r0
 8009640:	4293      	cmp	r3, r2
 8009642:	d100      	bne.n	8009646 <memset+0xa>
 8009644:	4770      	bx	lr
 8009646:	f803 1b01 	strb.w	r1, [r3], #1
 800964a:	e7f9      	b.n	8009640 <memset+0x4>

0800964c <__cvt>:
 800964c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009650:	ec55 4b10 	vmov	r4, r5, d0
 8009654:	2d00      	cmp	r5, #0
 8009656:	460e      	mov	r6, r1
 8009658:	4619      	mov	r1, r3
 800965a:	462b      	mov	r3, r5
 800965c:	bfbb      	ittet	lt
 800965e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009662:	461d      	movlt	r5, r3
 8009664:	2300      	movge	r3, #0
 8009666:	232d      	movlt	r3, #45	; 0x2d
 8009668:	700b      	strb	r3, [r1, #0]
 800966a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800966c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009670:	4691      	mov	r9, r2
 8009672:	f023 0820 	bic.w	r8, r3, #32
 8009676:	bfbc      	itt	lt
 8009678:	4622      	movlt	r2, r4
 800967a:	4614      	movlt	r4, r2
 800967c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009680:	d005      	beq.n	800968e <__cvt+0x42>
 8009682:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009686:	d100      	bne.n	800968a <__cvt+0x3e>
 8009688:	3601      	adds	r6, #1
 800968a:	2102      	movs	r1, #2
 800968c:	e000      	b.n	8009690 <__cvt+0x44>
 800968e:	2103      	movs	r1, #3
 8009690:	ab03      	add	r3, sp, #12
 8009692:	9301      	str	r3, [sp, #4]
 8009694:	ab02      	add	r3, sp, #8
 8009696:	9300      	str	r3, [sp, #0]
 8009698:	ec45 4b10 	vmov	d0, r4, r5
 800969c:	4653      	mov	r3, sl
 800969e:	4632      	mov	r2, r6
 80096a0:	f000 fcea 	bl	800a078 <_dtoa_r>
 80096a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80096a8:	4607      	mov	r7, r0
 80096aa:	d102      	bne.n	80096b2 <__cvt+0x66>
 80096ac:	f019 0f01 	tst.w	r9, #1
 80096b0:	d022      	beq.n	80096f8 <__cvt+0xac>
 80096b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80096b6:	eb07 0906 	add.w	r9, r7, r6
 80096ba:	d110      	bne.n	80096de <__cvt+0x92>
 80096bc:	783b      	ldrb	r3, [r7, #0]
 80096be:	2b30      	cmp	r3, #48	; 0x30
 80096c0:	d10a      	bne.n	80096d8 <__cvt+0x8c>
 80096c2:	2200      	movs	r2, #0
 80096c4:	2300      	movs	r3, #0
 80096c6:	4620      	mov	r0, r4
 80096c8:	4629      	mov	r1, r5
 80096ca:	f7f7 fa25 	bl	8000b18 <__aeabi_dcmpeq>
 80096ce:	b918      	cbnz	r0, 80096d8 <__cvt+0x8c>
 80096d0:	f1c6 0601 	rsb	r6, r6, #1
 80096d4:	f8ca 6000 	str.w	r6, [sl]
 80096d8:	f8da 3000 	ldr.w	r3, [sl]
 80096dc:	4499      	add	r9, r3
 80096de:	2200      	movs	r2, #0
 80096e0:	2300      	movs	r3, #0
 80096e2:	4620      	mov	r0, r4
 80096e4:	4629      	mov	r1, r5
 80096e6:	f7f7 fa17 	bl	8000b18 <__aeabi_dcmpeq>
 80096ea:	b108      	cbz	r0, 80096f0 <__cvt+0xa4>
 80096ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80096f0:	2230      	movs	r2, #48	; 0x30
 80096f2:	9b03      	ldr	r3, [sp, #12]
 80096f4:	454b      	cmp	r3, r9
 80096f6:	d307      	bcc.n	8009708 <__cvt+0xbc>
 80096f8:	9b03      	ldr	r3, [sp, #12]
 80096fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80096fc:	1bdb      	subs	r3, r3, r7
 80096fe:	4638      	mov	r0, r7
 8009700:	6013      	str	r3, [r2, #0]
 8009702:	b004      	add	sp, #16
 8009704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009708:	1c59      	adds	r1, r3, #1
 800970a:	9103      	str	r1, [sp, #12]
 800970c:	701a      	strb	r2, [r3, #0]
 800970e:	e7f0      	b.n	80096f2 <__cvt+0xa6>

08009710 <__exponent>:
 8009710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009712:	4603      	mov	r3, r0
 8009714:	2900      	cmp	r1, #0
 8009716:	bfb8      	it	lt
 8009718:	4249      	neglt	r1, r1
 800971a:	f803 2b02 	strb.w	r2, [r3], #2
 800971e:	bfb4      	ite	lt
 8009720:	222d      	movlt	r2, #45	; 0x2d
 8009722:	222b      	movge	r2, #43	; 0x2b
 8009724:	2909      	cmp	r1, #9
 8009726:	7042      	strb	r2, [r0, #1]
 8009728:	dd2a      	ble.n	8009780 <__exponent+0x70>
 800972a:	f10d 0407 	add.w	r4, sp, #7
 800972e:	46a4      	mov	ip, r4
 8009730:	270a      	movs	r7, #10
 8009732:	46a6      	mov	lr, r4
 8009734:	460a      	mov	r2, r1
 8009736:	fb91 f6f7 	sdiv	r6, r1, r7
 800973a:	fb07 1516 	mls	r5, r7, r6, r1
 800973e:	3530      	adds	r5, #48	; 0x30
 8009740:	2a63      	cmp	r2, #99	; 0x63
 8009742:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8009746:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800974a:	4631      	mov	r1, r6
 800974c:	dcf1      	bgt.n	8009732 <__exponent+0x22>
 800974e:	3130      	adds	r1, #48	; 0x30
 8009750:	f1ae 0502 	sub.w	r5, lr, #2
 8009754:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009758:	1c44      	adds	r4, r0, #1
 800975a:	4629      	mov	r1, r5
 800975c:	4561      	cmp	r1, ip
 800975e:	d30a      	bcc.n	8009776 <__exponent+0x66>
 8009760:	f10d 0209 	add.w	r2, sp, #9
 8009764:	eba2 020e 	sub.w	r2, r2, lr
 8009768:	4565      	cmp	r5, ip
 800976a:	bf88      	it	hi
 800976c:	2200      	movhi	r2, #0
 800976e:	4413      	add	r3, r2
 8009770:	1a18      	subs	r0, r3, r0
 8009772:	b003      	add	sp, #12
 8009774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009776:	f811 2b01 	ldrb.w	r2, [r1], #1
 800977a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800977e:	e7ed      	b.n	800975c <__exponent+0x4c>
 8009780:	2330      	movs	r3, #48	; 0x30
 8009782:	3130      	adds	r1, #48	; 0x30
 8009784:	7083      	strb	r3, [r0, #2]
 8009786:	70c1      	strb	r1, [r0, #3]
 8009788:	1d03      	adds	r3, r0, #4
 800978a:	e7f1      	b.n	8009770 <__exponent+0x60>

0800978c <_printf_float>:
 800978c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009790:	ed2d 8b02 	vpush	{d8}
 8009794:	b08d      	sub	sp, #52	; 0x34
 8009796:	460c      	mov	r4, r1
 8009798:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800979c:	4616      	mov	r6, r2
 800979e:	461f      	mov	r7, r3
 80097a0:	4605      	mov	r5, r0
 80097a2:	f001 fa57 	bl	800ac54 <_localeconv_r>
 80097a6:	f8d0 a000 	ldr.w	sl, [r0]
 80097aa:	4650      	mov	r0, sl
 80097ac:	f7f6 fd38 	bl	8000220 <strlen>
 80097b0:	2300      	movs	r3, #0
 80097b2:	930a      	str	r3, [sp, #40]	; 0x28
 80097b4:	6823      	ldr	r3, [r4, #0]
 80097b6:	9305      	str	r3, [sp, #20]
 80097b8:	f8d8 3000 	ldr.w	r3, [r8]
 80097bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80097c0:	3307      	adds	r3, #7
 80097c2:	f023 0307 	bic.w	r3, r3, #7
 80097c6:	f103 0208 	add.w	r2, r3, #8
 80097ca:	f8c8 2000 	str.w	r2, [r8]
 80097ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80097d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80097da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80097de:	9307      	str	r3, [sp, #28]
 80097e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80097e4:	ee08 0a10 	vmov	s16, r0
 80097e8:	4b9f      	ldr	r3, [pc, #636]	; (8009a68 <_printf_float+0x2dc>)
 80097ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80097f2:	f7f7 f9c3 	bl	8000b7c <__aeabi_dcmpun>
 80097f6:	bb88      	cbnz	r0, 800985c <_printf_float+0xd0>
 80097f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097fc:	4b9a      	ldr	r3, [pc, #616]	; (8009a68 <_printf_float+0x2dc>)
 80097fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009802:	f7f7 f99d 	bl	8000b40 <__aeabi_dcmple>
 8009806:	bb48      	cbnz	r0, 800985c <_printf_float+0xd0>
 8009808:	2200      	movs	r2, #0
 800980a:	2300      	movs	r3, #0
 800980c:	4640      	mov	r0, r8
 800980e:	4649      	mov	r1, r9
 8009810:	f7f7 f98c 	bl	8000b2c <__aeabi_dcmplt>
 8009814:	b110      	cbz	r0, 800981c <_printf_float+0x90>
 8009816:	232d      	movs	r3, #45	; 0x2d
 8009818:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800981c:	4b93      	ldr	r3, [pc, #588]	; (8009a6c <_printf_float+0x2e0>)
 800981e:	4894      	ldr	r0, [pc, #592]	; (8009a70 <_printf_float+0x2e4>)
 8009820:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009824:	bf94      	ite	ls
 8009826:	4698      	movls	r8, r3
 8009828:	4680      	movhi	r8, r0
 800982a:	2303      	movs	r3, #3
 800982c:	6123      	str	r3, [r4, #16]
 800982e:	9b05      	ldr	r3, [sp, #20]
 8009830:	f023 0204 	bic.w	r2, r3, #4
 8009834:	6022      	str	r2, [r4, #0]
 8009836:	f04f 0900 	mov.w	r9, #0
 800983a:	9700      	str	r7, [sp, #0]
 800983c:	4633      	mov	r3, r6
 800983e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009840:	4621      	mov	r1, r4
 8009842:	4628      	mov	r0, r5
 8009844:	f000 f9d8 	bl	8009bf8 <_printf_common>
 8009848:	3001      	adds	r0, #1
 800984a:	f040 8090 	bne.w	800996e <_printf_float+0x1e2>
 800984e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009852:	b00d      	add	sp, #52	; 0x34
 8009854:	ecbd 8b02 	vpop	{d8}
 8009858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985c:	4642      	mov	r2, r8
 800985e:	464b      	mov	r3, r9
 8009860:	4640      	mov	r0, r8
 8009862:	4649      	mov	r1, r9
 8009864:	f7f7 f98a 	bl	8000b7c <__aeabi_dcmpun>
 8009868:	b140      	cbz	r0, 800987c <_printf_float+0xf0>
 800986a:	464b      	mov	r3, r9
 800986c:	2b00      	cmp	r3, #0
 800986e:	bfbc      	itt	lt
 8009870:	232d      	movlt	r3, #45	; 0x2d
 8009872:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009876:	487f      	ldr	r0, [pc, #508]	; (8009a74 <_printf_float+0x2e8>)
 8009878:	4b7f      	ldr	r3, [pc, #508]	; (8009a78 <_printf_float+0x2ec>)
 800987a:	e7d1      	b.n	8009820 <_printf_float+0x94>
 800987c:	6863      	ldr	r3, [r4, #4]
 800987e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009882:	9206      	str	r2, [sp, #24]
 8009884:	1c5a      	adds	r2, r3, #1
 8009886:	d13f      	bne.n	8009908 <_printf_float+0x17c>
 8009888:	2306      	movs	r3, #6
 800988a:	6063      	str	r3, [r4, #4]
 800988c:	9b05      	ldr	r3, [sp, #20]
 800988e:	6861      	ldr	r1, [r4, #4]
 8009890:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009894:	2300      	movs	r3, #0
 8009896:	9303      	str	r3, [sp, #12]
 8009898:	ab0a      	add	r3, sp, #40	; 0x28
 800989a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800989e:	ab09      	add	r3, sp, #36	; 0x24
 80098a0:	ec49 8b10 	vmov	d0, r8, r9
 80098a4:	9300      	str	r3, [sp, #0]
 80098a6:	6022      	str	r2, [r4, #0]
 80098a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80098ac:	4628      	mov	r0, r5
 80098ae:	f7ff fecd 	bl	800964c <__cvt>
 80098b2:	9b06      	ldr	r3, [sp, #24]
 80098b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098b6:	2b47      	cmp	r3, #71	; 0x47
 80098b8:	4680      	mov	r8, r0
 80098ba:	d108      	bne.n	80098ce <_printf_float+0x142>
 80098bc:	1cc8      	adds	r0, r1, #3
 80098be:	db02      	blt.n	80098c6 <_printf_float+0x13a>
 80098c0:	6863      	ldr	r3, [r4, #4]
 80098c2:	4299      	cmp	r1, r3
 80098c4:	dd41      	ble.n	800994a <_printf_float+0x1be>
 80098c6:	f1ab 0b02 	sub.w	fp, fp, #2
 80098ca:	fa5f fb8b 	uxtb.w	fp, fp
 80098ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80098d2:	d820      	bhi.n	8009916 <_printf_float+0x18a>
 80098d4:	3901      	subs	r1, #1
 80098d6:	465a      	mov	r2, fp
 80098d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80098dc:	9109      	str	r1, [sp, #36]	; 0x24
 80098de:	f7ff ff17 	bl	8009710 <__exponent>
 80098e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098e4:	1813      	adds	r3, r2, r0
 80098e6:	2a01      	cmp	r2, #1
 80098e8:	4681      	mov	r9, r0
 80098ea:	6123      	str	r3, [r4, #16]
 80098ec:	dc02      	bgt.n	80098f4 <_printf_float+0x168>
 80098ee:	6822      	ldr	r2, [r4, #0]
 80098f0:	07d2      	lsls	r2, r2, #31
 80098f2:	d501      	bpl.n	80098f8 <_printf_float+0x16c>
 80098f4:	3301      	adds	r3, #1
 80098f6:	6123      	str	r3, [r4, #16]
 80098f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d09c      	beq.n	800983a <_printf_float+0xae>
 8009900:	232d      	movs	r3, #45	; 0x2d
 8009902:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009906:	e798      	b.n	800983a <_printf_float+0xae>
 8009908:	9a06      	ldr	r2, [sp, #24]
 800990a:	2a47      	cmp	r2, #71	; 0x47
 800990c:	d1be      	bne.n	800988c <_printf_float+0x100>
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1bc      	bne.n	800988c <_printf_float+0x100>
 8009912:	2301      	movs	r3, #1
 8009914:	e7b9      	b.n	800988a <_printf_float+0xfe>
 8009916:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800991a:	d118      	bne.n	800994e <_printf_float+0x1c2>
 800991c:	2900      	cmp	r1, #0
 800991e:	6863      	ldr	r3, [r4, #4]
 8009920:	dd0b      	ble.n	800993a <_printf_float+0x1ae>
 8009922:	6121      	str	r1, [r4, #16]
 8009924:	b913      	cbnz	r3, 800992c <_printf_float+0x1a0>
 8009926:	6822      	ldr	r2, [r4, #0]
 8009928:	07d0      	lsls	r0, r2, #31
 800992a:	d502      	bpl.n	8009932 <_printf_float+0x1a6>
 800992c:	3301      	adds	r3, #1
 800992e:	440b      	add	r3, r1
 8009930:	6123      	str	r3, [r4, #16]
 8009932:	65a1      	str	r1, [r4, #88]	; 0x58
 8009934:	f04f 0900 	mov.w	r9, #0
 8009938:	e7de      	b.n	80098f8 <_printf_float+0x16c>
 800993a:	b913      	cbnz	r3, 8009942 <_printf_float+0x1b6>
 800993c:	6822      	ldr	r2, [r4, #0]
 800993e:	07d2      	lsls	r2, r2, #31
 8009940:	d501      	bpl.n	8009946 <_printf_float+0x1ba>
 8009942:	3302      	adds	r3, #2
 8009944:	e7f4      	b.n	8009930 <_printf_float+0x1a4>
 8009946:	2301      	movs	r3, #1
 8009948:	e7f2      	b.n	8009930 <_printf_float+0x1a4>
 800994a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800994e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009950:	4299      	cmp	r1, r3
 8009952:	db05      	blt.n	8009960 <_printf_float+0x1d4>
 8009954:	6823      	ldr	r3, [r4, #0]
 8009956:	6121      	str	r1, [r4, #16]
 8009958:	07d8      	lsls	r0, r3, #31
 800995a:	d5ea      	bpl.n	8009932 <_printf_float+0x1a6>
 800995c:	1c4b      	adds	r3, r1, #1
 800995e:	e7e7      	b.n	8009930 <_printf_float+0x1a4>
 8009960:	2900      	cmp	r1, #0
 8009962:	bfd4      	ite	le
 8009964:	f1c1 0202 	rsble	r2, r1, #2
 8009968:	2201      	movgt	r2, #1
 800996a:	4413      	add	r3, r2
 800996c:	e7e0      	b.n	8009930 <_printf_float+0x1a4>
 800996e:	6823      	ldr	r3, [r4, #0]
 8009970:	055a      	lsls	r2, r3, #21
 8009972:	d407      	bmi.n	8009984 <_printf_float+0x1f8>
 8009974:	6923      	ldr	r3, [r4, #16]
 8009976:	4642      	mov	r2, r8
 8009978:	4631      	mov	r1, r6
 800997a:	4628      	mov	r0, r5
 800997c:	47b8      	blx	r7
 800997e:	3001      	adds	r0, #1
 8009980:	d12c      	bne.n	80099dc <_printf_float+0x250>
 8009982:	e764      	b.n	800984e <_printf_float+0xc2>
 8009984:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009988:	f240 80e0 	bls.w	8009b4c <_printf_float+0x3c0>
 800998c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009990:	2200      	movs	r2, #0
 8009992:	2300      	movs	r3, #0
 8009994:	f7f7 f8c0 	bl	8000b18 <__aeabi_dcmpeq>
 8009998:	2800      	cmp	r0, #0
 800999a:	d034      	beq.n	8009a06 <_printf_float+0x27a>
 800999c:	4a37      	ldr	r2, [pc, #220]	; (8009a7c <_printf_float+0x2f0>)
 800999e:	2301      	movs	r3, #1
 80099a0:	4631      	mov	r1, r6
 80099a2:	4628      	mov	r0, r5
 80099a4:	47b8      	blx	r7
 80099a6:	3001      	adds	r0, #1
 80099a8:	f43f af51 	beq.w	800984e <_printf_float+0xc2>
 80099ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099b0:	429a      	cmp	r2, r3
 80099b2:	db02      	blt.n	80099ba <_printf_float+0x22e>
 80099b4:	6823      	ldr	r3, [r4, #0]
 80099b6:	07d8      	lsls	r0, r3, #31
 80099b8:	d510      	bpl.n	80099dc <_printf_float+0x250>
 80099ba:	ee18 3a10 	vmov	r3, s16
 80099be:	4652      	mov	r2, sl
 80099c0:	4631      	mov	r1, r6
 80099c2:	4628      	mov	r0, r5
 80099c4:	47b8      	blx	r7
 80099c6:	3001      	adds	r0, #1
 80099c8:	f43f af41 	beq.w	800984e <_printf_float+0xc2>
 80099cc:	f04f 0800 	mov.w	r8, #0
 80099d0:	f104 091a 	add.w	r9, r4, #26
 80099d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099d6:	3b01      	subs	r3, #1
 80099d8:	4543      	cmp	r3, r8
 80099da:	dc09      	bgt.n	80099f0 <_printf_float+0x264>
 80099dc:	6823      	ldr	r3, [r4, #0]
 80099de:	079b      	lsls	r3, r3, #30
 80099e0:	f100 8105 	bmi.w	8009bee <_printf_float+0x462>
 80099e4:	68e0      	ldr	r0, [r4, #12]
 80099e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099e8:	4298      	cmp	r0, r3
 80099ea:	bfb8      	it	lt
 80099ec:	4618      	movlt	r0, r3
 80099ee:	e730      	b.n	8009852 <_printf_float+0xc6>
 80099f0:	2301      	movs	r3, #1
 80099f2:	464a      	mov	r2, r9
 80099f4:	4631      	mov	r1, r6
 80099f6:	4628      	mov	r0, r5
 80099f8:	47b8      	blx	r7
 80099fa:	3001      	adds	r0, #1
 80099fc:	f43f af27 	beq.w	800984e <_printf_float+0xc2>
 8009a00:	f108 0801 	add.w	r8, r8, #1
 8009a04:	e7e6      	b.n	80099d4 <_printf_float+0x248>
 8009a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	dc39      	bgt.n	8009a80 <_printf_float+0x2f4>
 8009a0c:	4a1b      	ldr	r2, [pc, #108]	; (8009a7c <_printf_float+0x2f0>)
 8009a0e:	2301      	movs	r3, #1
 8009a10:	4631      	mov	r1, r6
 8009a12:	4628      	mov	r0, r5
 8009a14:	47b8      	blx	r7
 8009a16:	3001      	adds	r0, #1
 8009a18:	f43f af19 	beq.w	800984e <_printf_float+0xc2>
 8009a1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a20:	4313      	orrs	r3, r2
 8009a22:	d102      	bne.n	8009a2a <_printf_float+0x29e>
 8009a24:	6823      	ldr	r3, [r4, #0]
 8009a26:	07d9      	lsls	r1, r3, #31
 8009a28:	d5d8      	bpl.n	80099dc <_printf_float+0x250>
 8009a2a:	ee18 3a10 	vmov	r3, s16
 8009a2e:	4652      	mov	r2, sl
 8009a30:	4631      	mov	r1, r6
 8009a32:	4628      	mov	r0, r5
 8009a34:	47b8      	blx	r7
 8009a36:	3001      	adds	r0, #1
 8009a38:	f43f af09 	beq.w	800984e <_printf_float+0xc2>
 8009a3c:	f04f 0900 	mov.w	r9, #0
 8009a40:	f104 0a1a 	add.w	sl, r4, #26
 8009a44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a46:	425b      	negs	r3, r3
 8009a48:	454b      	cmp	r3, r9
 8009a4a:	dc01      	bgt.n	8009a50 <_printf_float+0x2c4>
 8009a4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a4e:	e792      	b.n	8009976 <_printf_float+0x1ea>
 8009a50:	2301      	movs	r3, #1
 8009a52:	4652      	mov	r2, sl
 8009a54:	4631      	mov	r1, r6
 8009a56:	4628      	mov	r0, r5
 8009a58:	47b8      	blx	r7
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	f43f aef7 	beq.w	800984e <_printf_float+0xc2>
 8009a60:	f109 0901 	add.w	r9, r9, #1
 8009a64:	e7ee      	b.n	8009a44 <_printf_float+0x2b8>
 8009a66:	bf00      	nop
 8009a68:	7fefffff 	.word	0x7fefffff
 8009a6c:	0800c4c0 	.word	0x0800c4c0
 8009a70:	0800c4c4 	.word	0x0800c4c4
 8009a74:	0800c4cc 	.word	0x0800c4cc
 8009a78:	0800c4c8 	.word	0x0800c4c8
 8009a7c:	0800c4d0 	.word	0x0800c4d0
 8009a80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009a84:	429a      	cmp	r2, r3
 8009a86:	bfa8      	it	ge
 8009a88:	461a      	movge	r2, r3
 8009a8a:	2a00      	cmp	r2, #0
 8009a8c:	4691      	mov	r9, r2
 8009a8e:	dc37      	bgt.n	8009b00 <_printf_float+0x374>
 8009a90:	f04f 0b00 	mov.w	fp, #0
 8009a94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a98:	f104 021a 	add.w	r2, r4, #26
 8009a9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009a9e:	9305      	str	r3, [sp, #20]
 8009aa0:	eba3 0309 	sub.w	r3, r3, r9
 8009aa4:	455b      	cmp	r3, fp
 8009aa6:	dc33      	bgt.n	8009b10 <_printf_float+0x384>
 8009aa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009aac:	429a      	cmp	r2, r3
 8009aae:	db3b      	blt.n	8009b28 <_printf_float+0x39c>
 8009ab0:	6823      	ldr	r3, [r4, #0]
 8009ab2:	07da      	lsls	r2, r3, #31
 8009ab4:	d438      	bmi.n	8009b28 <_printf_float+0x39c>
 8009ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ab8:	9a05      	ldr	r2, [sp, #20]
 8009aba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009abc:	1a9a      	subs	r2, r3, r2
 8009abe:	eba3 0901 	sub.w	r9, r3, r1
 8009ac2:	4591      	cmp	r9, r2
 8009ac4:	bfa8      	it	ge
 8009ac6:	4691      	movge	r9, r2
 8009ac8:	f1b9 0f00 	cmp.w	r9, #0
 8009acc:	dc35      	bgt.n	8009b3a <_printf_float+0x3ae>
 8009ace:	f04f 0800 	mov.w	r8, #0
 8009ad2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ad6:	f104 0a1a 	add.w	sl, r4, #26
 8009ada:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ade:	1a9b      	subs	r3, r3, r2
 8009ae0:	eba3 0309 	sub.w	r3, r3, r9
 8009ae4:	4543      	cmp	r3, r8
 8009ae6:	f77f af79 	ble.w	80099dc <_printf_float+0x250>
 8009aea:	2301      	movs	r3, #1
 8009aec:	4652      	mov	r2, sl
 8009aee:	4631      	mov	r1, r6
 8009af0:	4628      	mov	r0, r5
 8009af2:	47b8      	blx	r7
 8009af4:	3001      	adds	r0, #1
 8009af6:	f43f aeaa 	beq.w	800984e <_printf_float+0xc2>
 8009afa:	f108 0801 	add.w	r8, r8, #1
 8009afe:	e7ec      	b.n	8009ada <_printf_float+0x34e>
 8009b00:	4613      	mov	r3, r2
 8009b02:	4631      	mov	r1, r6
 8009b04:	4642      	mov	r2, r8
 8009b06:	4628      	mov	r0, r5
 8009b08:	47b8      	blx	r7
 8009b0a:	3001      	adds	r0, #1
 8009b0c:	d1c0      	bne.n	8009a90 <_printf_float+0x304>
 8009b0e:	e69e      	b.n	800984e <_printf_float+0xc2>
 8009b10:	2301      	movs	r3, #1
 8009b12:	4631      	mov	r1, r6
 8009b14:	4628      	mov	r0, r5
 8009b16:	9205      	str	r2, [sp, #20]
 8009b18:	47b8      	blx	r7
 8009b1a:	3001      	adds	r0, #1
 8009b1c:	f43f ae97 	beq.w	800984e <_printf_float+0xc2>
 8009b20:	9a05      	ldr	r2, [sp, #20]
 8009b22:	f10b 0b01 	add.w	fp, fp, #1
 8009b26:	e7b9      	b.n	8009a9c <_printf_float+0x310>
 8009b28:	ee18 3a10 	vmov	r3, s16
 8009b2c:	4652      	mov	r2, sl
 8009b2e:	4631      	mov	r1, r6
 8009b30:	4628      	mov	r0, r5
 8009b32:	47b8      	blx	r7
 8009b34:	3001      	adds	r0, #1
 8009b36:	d1be      	bne.n	8009ab6 <_printf_float+0x32a>
 8009b38:	e689      	b.n	800984e <_printf_float+0xc2>
 8009b3a:	9a05      	ldr	r2, [sp, #20]
 8009b3c:	464b      	mov	r3, r9
 8009b3e:	4442      	add	r2, r8
 8009b40:	4631      	mov	r1, r6
 8009b42:	4628      	mov	r0, r5
 8009b44:	47b8      	blx	r7
 8009b46:	3001      	adds	r0, #1
 8009b48:	d1c1      	bne.n	8009ace <_printf_float+0x342>
 8009b4a:	e680      	b.n	800984e <_printf_float+0xc2>
 8009b4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b4e:	2a01      	cmp	r2, #1
 8009b50:	dc01      	bgt.n	8009b56 <_printf_float+0x3ca>
 8009b52:	07db      	lsls	r3, r3, #31
 8009b54:	d538      	bpl.n	8009bc8 <_printf_float+0x43c>
 8009b56:	2301      	movs	r3, #1
 8009b58:	4642      	mov	r2, r8
 8009b5a:	4631      	mov	r1, r6
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	47b8      	blx	r7
 8009b60:	3001      	adds	r0, #1
 8009b62:	f43f ae74 	beq.w	800984e <_printf_float+0xc2>
 8009b66:	ee18 3a10 	vmov	r3, s16
 8009b6a:	4652      	mov	r2, sl
 8009b6c:	4631      	mov	r1, r6
 8009b6e:	4628      	mov	r0, r5
 8009b70:	47b8      	blx	r7
 8009b72:	3001      	adds	r0, #1
 8009b74:	f43f ae6b 	beq.w	800984e <_printf_float+0xc2>
 8009b78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2300      	movs	r3, #0
 8009b80:	f7f6 ffca 	bl	8000b18 <__aeabi_dcmpeq>
 8009b84:	b9d8      	cbnz	r0, 8009bbe <_printf_float+0x432>
 8009b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b88:	f108 0201 	add.w	r2, r8, #1
 8009b8c:	3b01      	subs	r3, #1
 8009b8e:	4631      	mov	r1, r6
 8009b90:	4628      	mov	r0, r5
 8009b92:	47b8      	blx	r7
 8009b94:	3001      	adds	r0, #1
 8009b96:	d10e      	bne.n	8009bb6 <_printf_float+0x42a>
 8009b98:	e659      	b.n	800984e <_printf_float+0xc2>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	4652      	mov	r2, sl
 8009b9e:	4631      	mov	r1, r6
 8009ba0:	4628      	mov	r0, r5
 8009ba2:	47b8      	blx	r7
 8009ba4:	3001      	adds	r0, #1
 8009ba6:	f43f ae52 	beq.w	800984e <_printf_float+0xc2>
 8009baa:	f108 0801 	add.w	r8, r8, #1
 8009bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bb0:	3b01      	subs	r3, #1
 8009bb2:	4543      	cmp	r3, r8
 8009bb4:	dcf1      	bgt.n	8009b9a <_printf_float+0x40e>
 8009bb6:	464b      	mov	r3, r9
 8009bb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009bbc:	e6dc      	b.n	8009978 <_printf_float+0x1ec>
 8009bbe:	f04f 0800 	mov.w	r8, #0
 8009bc2:	f104 0a1a 	add.w	sl, r4, #26
 8009bc6:	e7f2      	b.n	8009bae <_printf_float+0x422>
 8009bc8:	2301      	movs	r3, #1
 8009bca:	4642      	mov	r2, r8
 8009bcc:	e7df      	b.n	8009b8e <_printf_float+0x402>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	464a      	mov	r2, r9
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f43f ae38 	beq.w	800984e <_printf_float+0xc2>
 8009bde:	f108 0801 	add.w	r8, r8, #1
 8009be2:	68e3      	ldr	r3, [r4, #12]
 8009be4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009be6:	1a5b      	subs	r3, r3, r1
 8009be8:	4543      	cmp	r3, r8
 8009bea:	dcf0      	bgt.n	8009bce <_printf_float+0x442>
 8009bec:	e6fa      	b.n	80099e4 <_printf_float+0x258>
 8009bee:	f04f 0800 	mov.w	r8, #0
 8009bf2:	f104 0919 	add.w	r9, r4, #25
 8009bf6:	e7f4      	b.n	8009be2 <_printf_float+0x456>

08009bf8 <_printf_common>:
 8009bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bfc:	4616      	mov	r6, r2
 8009bfe:	4699      	mov	r9, r3
 8009c00:	688a      	ldr	r2, [r1, #8]
 8009c02:	690b      	ldr	r3, [r1, #16]
 8009c04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	bfb8      	it	lt
 8009c0c:	4613      	movlt	r3, r2
 8009c0e:	6033      	str	r3, [r6, #0]
 8009c10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009c14:	4607      	mov	r7, r0
 8009c16:	460c      	mov	r4, r1
 8009c18:	b10a      	cbz	r2, 8009c1e <_printf_common+0x26>
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	6033      	str	r3, [r6, #0]
 8009c1e:	6823      	ldr	r3, [r4, #0]
 8009c20:	0699      	lsls	r1, r3, #26
 8009c22:	bf42      	ittt	mi
 8009c24:	6833      	ldrmi	r3, [r6, #0]
 8009c26:	3302      	addmi	r3, #2
 8009c28:	6033      	strmi	r3, [r6, #0]
 8009c2a:	6825      	ldr	r5, [r4, #0]
 8009c2c:	f015 0506 	ands.w	r5, r5, #6
 8009c30:	d106      	bne.n	8009c40 <_printf_common+0x48>
 8009c32:	f104 0a19 	add.w	sl, r4, #25
 8009c36:	68e3      	ldr	r3, [r4, #12]
 8009c38:	6832      	ldr	r2, [r6, #0]
 8009c3a:	1a9b      	subs	r3, r3, r2
 8009c3c:	42ab      	cmp	r3, r5
 8009c3e:	dc26      	bgt.n	8009c8e <_printf_common+0x96>
 8009c40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009c44:	1e13      	subs	r3, r2, #0
 8009c46:	6822      	ldr	r2, [r4, #0]
 8009c48:	bf18      	it	ne
 8009c4a:	2301      	movne	r3, #1
 8009c4c:	0692      	lsls	r2, r2, #26
 8009c4e:	d42b      	bmi.n	8009ca8 <_printf_common+0xb0>
 8009c50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c54:	4649      	mov	r1, r9
 8009c56:	4638      	mov	r0, r7
 8009c58:	47c0      	blx	r8
 8009c5a:	3001      	adds	r0, #1
 8009c5c:	d01e      	beq.n	8009c9c <_printf_common+0xa4>
 8009c5e:	6823      	ldr	r3, [r4, #0]
 8009c60:	68e5      	ldr	r5, [r4, #12]
 8009c62:	6832      	ldr	r2, [r6, #0]
 8009c64:	f003 0306 	and.w	r3, r3, #6
 8009c68:	2b04      	cmp	r3, #4
 8009c6a:	bf08      	it	eq
 8009c6c:	1aad      	subeq	r5, r5, r2
 8009c6e:	68a3      	ldr	r3, [r4, #8]
 8009c70:	6922      	ldr	r2, [r4, #16]
 8009c72:	bf0c      	ite	eq
 8009c74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c78:	2500      	movne	r5, #0
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	bfc4      	itt	gt
 8009c7e:	1a9b      	subgt	r3, r3, r2
 8009c80:	18ed      	addgt	r5, r5, r3
 8009c82:	2600      	movs	r6, #0
 8009c84:	341a      	adds	r4, #26
 8009c86:	42b5      	cmp	r5, r6
 8009c88:	d11a      	bne.n	8009cc0 <_printf_common+0xc8>
 8009c8a:	2000      	movs	r0, #0
 8009c8c:	e008      	b.n	8009ca0 <_printf_common+0xa8>
 8009c8e:	2301      	movs	r3, #1
 8009c90:	4652      	mov	r2, sl
 8009c92:	4649      	mov	r1, r9
 8009c94:	4638      	mov	r0, r7
 8009c96:	47c0      	blx	r8
 8009c98:	3001      	adds	r0, #1
 8009c9a:	d103      	bne.n	8009ca4 <_printf_common+0xac>
 8009c9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ca4:	3501      	adds	r5, #1
 8009ca6:	e7c6      	b.n	8009c36 <_printf_common+0x3e>
 8009ca8:	18e1      	adds	r1, r4, r3
 8009caa:	1c5a      	adds	r2, r3, #1
 8009cac:	2030      	movs	r0, #48	; 0x30
 8009cae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009cb2:	4422      	add	r2, r4
 8009cb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009cb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009cbc:	3302      	adds	r3, #2
 8009cbe:	e7c7      	b.n	8009c50 <_printf_common+0x58>
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	4622      	mov	r2, r4
 8009cc4:	4649      	mov	r1, r9
 8009cc6:	4638      	mov	r0, r7
 8009cc8:	47c0      	blx	r8
 8009cca:	3001      	adds	r0, #1
 8009ccc:	d0e6      	beq.n	8009c9c <_printf_common+0xa4>
 8009cce:	3601      	adds	r6, #1
 8009cd0:	e7d9      	b.n	8009c86 <_printf_common+0x8e>
	...

08009cd4 <_printf_i>:
 8009cd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009cd8:	7e0f      	ldrb	r7, [r1, #24]
 8009cda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009cdc:	2f78      	cmp	r7, #120	; 0x78
 8009cde:	4691      	mov	r9, r2
 8009ce0:	4680      	mov	r8, r0
 8009ce2:	460c      	mov	r4, r1
 8009ce4:	469a      	mov	sl, r3
 8009ce6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009cea:	d807      	bhi.n	8009cfc <_printf_i+0x28>
 8009cec:	2f62      	cmp	r7, #98	; 0x62
 8009cee:	d80a      	bhi.n	8009d06 <_printf_i+0x32>
 8009cf0:	2f00      	cmp	r7, #0
 8009cf2:	f000 80d8 	beq.w	8009ea6 <_printf_i+0x1d2>
 8009cf6:	2f58      	cmp	r7, #88	; 0x58
 8009cf8:	f000 80a3 	beq.w	8009e42 <_printf_i+0x16e>
 8009cfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009d04:	e03a      	b.n	8009d7c <_printf_i+0xa8>
 8009d06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009d0a:	2b15      	cmp	r3, #21
 8009d0c:	d8f6      	bhi.n	8009cfc <_printf_i+0x28>
 8009d0e:	a101      	add	r1, pc, #4	; (adr r1, 8009d14 <_printf_i+0x40>)
 8009d10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d14:	08009d6d 	.word	0x08009d6d
 8009d18:	08009d81 	.word	0x08009d81
 8009d1c:	08009cfd 	.word	0x08009cfd
 8009d20:	08009cfd 	.word	0x08009cfd
 8009d24:	08009cfd 	.word	0x08009cfd
 8009d28:	08009cfd 	.word	0x08009cfd
 8009d2c:	08009d81 	.word	0x08009d81
 8009d30:	08009cfd 	.word	0x08009cfd
 8009d34:	08009cfd 	.word	0x08009cfd
 8009d38:	08009cfd 	.word	0x08009cfd
 8009d3c:	08009cfd 	.word	0x08009cfd
 8009d40:	08009e8d 	.word	0x08009e8d
 8009d44:	08009db1 	.word	0x08009db1
 8009d48:	08009e6f 	.word	0x08009e6f
 8009d4c:	08009cfd 	.word	0x08009cfd
 8009d50:	08009cfd 	.word	0x08009cfd
 8009d54:	08009eaf 	.word	0x08009eaf
 8009d58:	08009cfd 	.word	0x08009cfd
 8009d5c:	08009db1 	.word	0x08009db1
 8009d60:	08009cfd 	.word	0x08009cfd
 8009d64:	08009cfd 	.word	0x08009cfd
 8009d68:	08009e77 	.word	0x08009e77
 8009d6c:	682b      	ldr	r3, [r5, #0]
 8009d6e:	1d1a      	adds	r2, r3, #4
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	602a      	str	r2, [r5, #0]
 8009d74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e0a3      	b.n	8009ec8 <_printf_i+0x1f4>
 8009d80:	6820      	ldr	r0, [r4, #0]
 8009d82:	6829      	ldr	r1, [r5, #0]
 8009d84:	0606      	lsls	r6, r0, #24
 8009d86:	f101 0304 	add.w	r3, r1, #4
 8009d8a:	d50a      	bpl.n	8009da2 <_printf_i+0xce>
 8009d8c:	680e      	ldr	r6, [r1, #0]
 8009d8e:	602b      	str	r3, [r5, #0]
 8009d90:	2e00      	cmp	r6, #0
 8009d92:	da03      	bge.n	8009d9c <_printf_i+0xc8>
 8009d94:	232d      	movs	r3, #45	; 0x2d
 8009d96:	4276      	negs	r6, r6
 8009d98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d9c:	485e      	ldr	r0, [pc, #376]	; (8009f18 <_printf_i+0x244>)
 8009d9e:	230a      	movs	r3, #10
 8009da0:	e019      	b.n	8009dd6 <_printf_i+0x102>
 8009da2:	680e      	ldr	r6, [r1, #0]
 8009da4:	602b      	str	r3, [r5, #0]
 8009da6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009daa:	bf18      	it	ne
 8009dac:	b236      	sxthne	r6, r6
 8009dae:	e7ef      	b.n	8009d90 <_printf_i+0xbc>
 8009db0:	682b      	ldr	r3, [r5, #0]
 8009db2:	6820      	ldr	r0, [r4, #0]
 8009db4:	1d19      	adds	r1, r3, #4
 8009db6:	6029      	str	r1, [r5, #0]
 8009db8:	0601      	lsls	r1, r0, #24
 8009dba:	d501      	bpl.n	8009dc0 <_printf_i+0xec>
 8009dbc:	681e      	ldr	r6, [r3, #0]
 8009dbe:	e002      	b.n	8009dc6 <_printf_i+0xf2>
 8009dc0:	0646      	lsls	r6, r0, #25
 8009dc2:	d5fb      	bpl.n	8009dbc <_printf_i+0xe8>
 8009dc4:	881e      	ldrh	r6, [r3, #0]
 8009dc6:	4854      	ldr	r0, [pc, #336]	; (8009f18 <_printf_i+0x244>)
 8009dc8:	2f6f      	cmp	r7, #111	; 0x6f
 8009dca:	bf0c      	ite	eq
 8009dcc:	2308      	moveq	r3, #8
 8009dce:	230a      	movne	r3, #10
 8009dd0:	2100      	movs	r1, #0
 8009dd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009dd6:	6865      	ldr	r5, [r4, #4]
 8009dd8:	60a5      	str	r5, [r4, #8]
 8009dda:	2d00      	cmp	r5, #0
 8009ddc:	bfa2      	ittt	ge
 8009dde:	6821      	ldrge	r1, [r4, #0]
 8009de0:	f021 0104 	bicge.w	r1, r1, #4
 8009de4:	6021      	strge	r1, [r4, #0]
 8009de6:	b90e      	cbnz	r6, 8009dec <_printf_i+0x118>
 8009de8:	2d00      	cmp	r5, #0
 8009dea:	d04d      	beq.n	8009e88 <_printf_i+0x1b4>
 8009dec:	4615      	mov	r5, r2
 8009dee:	fbb6 f1f3 	udiv	r1, r6, r3
 8009df2:	fb03 6711 	mls	r7, r3, r1, r6
 8009df6:	5dc7      	ldrb	r7, [r0, r7]
 8009df8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009dfc:	4637      	mov	r7, r6
 8009dfe:	42bb      	cmp	r3, r7
 8009e00:	460e      	mov	r6, r1
 8009e02:	d9f4      	bls.n	8009dee <_printf_i+0x11a>
 8009e04:	2b08      	cmp	r3, #8
 8009e06:	d10b      	bne.n	8009e20 <_printf_i+0x14c>
 8009e08:	6823      	ldr	r3, [r4, #0]
 8009e0a:	07de      	lsls	r6, r3, #31
 8009e0c:	d508      	bpl.n	8009e20 <_printf_i+0x14c>
 8009e0e:	6923      	ldr	r3, [r4, #16]
 8009e10:	6861      	ldr	r1, [r4, #4]
 8009e12:	4299      	cmp	r1, r3
 8009e14:	bfde      	ittt	le
 8009e16:	2330      	movle	r3, #48	; 0x30
 8009e18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009e1c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009e20:	1b52      	subs	r2, r2, r5
 8009e22:	6122      	str	r2, [r4, #16]
 8009e24:	f8cd a000 	str.w	sl, [sp]
 8009e28:	464b      	mov	r3, r9
 8009e2a:	aa03      	add	r2, sp, #12
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	4640      	mov	r0, r8
 8009e30:	f7ff fee2 	bl	8009bf8 <_printf_common>
 8009e34:	3001      	adds	r0, #1
 8009e36:	d14c      	bne.n	8009ed2 <_printf_i+0x1fe>
 8009e38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e3c:	b004      	add	sp, #16
 8009e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e42:	4835      	ldr	r0, [pc, #212]	; (8009f18 <_printf_i+0x244>)
 8009e44:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009e48:	6829      	ldr	r1, [r5, #0]
 8009e4a:	6823      	ldr	r3, [r4, #0]
 8009e4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009e50:	6029      	str	r1, [r5, #0]
 8009e52:	061d      	lsls	r5, r3, #24
 8009e54:	d514      	bpl.n	8009e80 <_printf_i+0x1ac>
 8009e56:	07df      	lsls	r7, r3, #31
 8009e58:	bf44      	itt	mi
 8009e5a:	f043 0320 	orrmi.w	r3, r3, #32
 8009e5e:	6023      	strmi	r3, [r4, #0]
 8009e60:	b91e      	cbnz	r6, 8009e6a <_printf_i+0x196>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	f023 0320 	bic.w	r3, r3, #32
 8009e68:	6023      	str	r3, [r4, #0]
 8009e6a:	2310      	movs	r3, #16
 8009e6c:	e7b0      	b.n	8009dd0 <_printf_i+0xfc>
 8009e6e:	6823      	ldr	r3, [r4, #0]
 8009e70:	f043 0320 	orr.w	r3, r3, #32
 8009e74:	6023      	str	r3, [r4, #0]
 8009e76:	2378      	movs	r3, #120	; 0x78
 8009e78:	4828      	ldr	r0, [pc, #160]	; (8009f1c <_printf_i+0x248>)
 8009e7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e7e:	e7e3      	b.n	8009e48 <_printf_i+0x174>
 8009e80:	0659      	lsls	r1, r3, #25
 8009e82:	bf48      	it	mi
 8009e84:	b2b6      	uxthmi	r6, r6
 8009e86:	e7e6      	b.n	8009e56 <_printf_i+0x182>
 8009e88:	4615      	mov	r5, r2
 8009e8a:	e7bb      	b.n	8009e04 <_printf_i+0x130>
 8009e8c:	682b      	ldr	r3, [r5, #0]
 8009e8e:	6826      	ldr	r6, [r4, #0]
 8009e90:	6961      	ldr	r1, [r4, #20]
 8009e92:	1d18      	adds	r0, r3, #4
 8009e94:	6028      	str	r0, [r5, #0]
 8009e96:	0635      	lsls	r5, r6, #24
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	d501      	bpl.n	8009ea0 <_printf_i+0x1cc>
 8009e9c:	6019      	str	r1, [r3, #0]
 8009e9e:	e002      	b.n	8009ea6 <_printf_i+0x1d2>
 8009ea0:	0670      	lsls	r0, r6, #25
 8009ea2:	d5fb      	bpl.n	8009e9c <_printf_i+0x1c8>
 8009ea4:	8019      	strh	r1, [r3, #0]
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	6123      	str	r3, [r4, #16]
 8009eaa:	4615      	mov	r5, r2
 8009eac:	e7ba      	b.n	8009e24 <_printf_i+0x150>
 8009eae:	682b      	ldr	r3, [r5, #0]
 8009eb0:	1d1a      	adds	r2, r3, #4
 8009eb2:	602a      	str	r2, [r5, #0]
 8009eb4:	681d      	ldr	r5, [r3, #0]
 8009eb6:	6862      	ldr	r2, [r4, #4]
 8009eb8:	2100      	movs	r1, #0
 8009eba:	4628      	mov	r0, r5
 8009ebc:	f7f6 f9b8 	bl	8000230 <memchr>
 8009ec0:	b108      	cbz	r0, 8009ec6 <_printf_i+0x1f2>
 8009ec2:	1b40      	subs	r0, r0, r5
 8009ec4:	6060      	str	r0, [r4, #4]
 8009ec6:	6863      	ldr	r3, [r4, #4]
 8009ec8:	6123      	str	r3, [r4, #16]
 8009eca:	2300      	movs	r3, #0
 8009ecc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ed0:	e7a8      	b.n	8009e24 <_printf_i+0x150>
 8009ed2:	6923      	ldr	r3, [r4, #16]
 8009ed4:	462a      	mov	r2, r5
 8009ed6:	4649      	mov	r1, r9
 8009ed8:	4640      	mov	r0, r8
 8009eda:	47d0      	blx	sl
 8009edc:	3001      	adds	r0, #1
 8009ede:	d0ab      	beq.n	8009e38 <_printf_i+0x164>
 8009ee0:	6823      	ldr	r3, [r4, #0]
 8009ee2:	079b      	lsls	r3, r3, #30
 8009ee4:	d413      	bmi.n	8009f0e <_printf_i+0x23a>
 8009ee6:	68e0      	ldr	r0, [r4, #12]
 8009ee8:	9b03      	ldr	r3, [sp, #12]
 8009eea:	4298      	cmp	r0, r3
 8009eec:	bfb8      	it	lt
 8009eee:	4618      	movlt	r0, r3
 8009ef0:	e7a4      	b.n	8009e3c <_printf_i+0x168>
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	4632      	mov	r2, r6
 8009ef6:	4649      	mov	r1, r9
 8009ef8:	4640      	mov	r0, r8
 8009efa:	47d0      	blx	sl
 8009efc:	3001      	adds	r0, #1
 8009efe:	d09b      	beq.n	8009e38 <_printf_i+0x164>
 8009f00:	3501      	adds	r5, #1
 8009f02:	68e3      	ldr	r3, [r4, #12]
 8009f04:	9903      	ldr	r1, [sp, #12]
 8009f06:	1a5b      	subs	r3, r3, r1
 8009f08:	42ab      	cmp	r3, r5
 8009f0a:	dcf2      	bgt.n	8009ef2 <_printf_i+0x21e>
 8009f0c:	e7eb      	b.n	8009ee6 <_printf_i+0x212>
 8009f0e:	2500      	movs	r5, #0
 8009f10:	f104 0619 	add.w	r6, r4, #25
 8009f14:	e7f5      	b.n	8009f02 <_printf_i+0x22e>
 8009f16:	bf00      	nop
 8009f18:	0800c4d2 	.word	0x0800c4d2
 8009f1c:	0800c4e3 	.word	0x0800c4e3

08009f20 <siprintf>:
 8009f20:	b40e      	push	{r1, r2, r3}
 8009f22:	b500      	push	{lr}
 8009f24:	b09c      	sub	sp, #112	; 0x70
 8009f26:	ab1d      	add	r3, sp, #116	; 0x74
 8009f28:	9002      	str	r0, [sp, #8]
 8009f2a:	9006      	str	r0, [sp, #24]
 8009f2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f30:	4809      	ldr	r0, [pc, #36]	; (8009f58 <siprintf+0x38>)
 8009f32:	9107      	str	r1, [sp, #28]
 8009f34:	9104      	str	r1, [sp, #16]
 8009f36:	4909      	ldr	r1, [pc, #36]	; (8009f5c <siprintf+0x3c>)
 8009f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f3c:	9105      	str	r1, [sp, #20]
 8009f3e:	6800      	ldr	r0, [r0, #0]
 8009f40:	9301      	str	r3, [sp, #4]
 8009f42:	a902      	add	r1, sp, #8
 8009f44:	f001 fb76 	bl	800b634 <_svfiprintf_r>
 8009f48:	9b02      	ldr	r3, [sp, #8]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	701a      	strb	r2, [r3, #0]
 8009f4e:	b01c      	add	sp, #112	; 0x70
 8009f50:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f54:	b003      	add	sp, #12
 8009f56:	4770      	bx	lr
 8009f58:	2000000c 	.word	0x2000000c
 8009f5c:	ffff0208 	.word	0xffff0208

08009f60 <quorem>:
 8009f60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f64:	6903      	ldr	r3, [r0, #16]
 8009f66:	690c      	ldr	r4, [r1, #16]
 8009f68:	42a3      	cmp	r3, r4
 8009f6a:	4607      	mov	r7, r0
 8009f6c:	f2c0 8081 	blt.w	800a072 <quorem+0x112>
 8009f70:	3c01      	subs	r4, #1
 8009f72:	f101 0814 	add.w	r8, r1, #20
 8009f76:	f100 0514 	add.w	r5, r0, #20
 8009f7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f7e:	9301      	str	r3, [sp, #4]
 8009f80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f88:	3301      	adds	r3, #1
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f94:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f98:	d331      	bcc.n	8009ffe <quorem+0x9e>
 8009f9a:	f04f 0e00 	mov.w	lr, #0
 8009f9e:	4640      	mov	r0, r8
 8009fa0:	46ac      	mov	ip, r5
 8009fa2:	46f2      	mov	sl, lr
 8009fa4:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fa8:	b293      	uxth	r3, r2
 8009faa:	fb06 e303 	mla	r3, r6, r3, lr
 8009fae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	ebaa 0303 	sub.w	r3, sl, r3
 8009fb8:	f8dc a000 	ldr.w	sl, [ip]
 8009fbc:	0c12      	lsrs	r2, r2, #16
 8009fbe:	fa13 f38a 	uxtah	r3, r3, sl
 8009fc2:	fb06 e202 	mla	r2, r6, r2, lr
 8009fc6:	9300      	str	r3, [sp, #0]
 8009fc8:	9b00      	ldr	r3, [sp, #0]
 8009fca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009fce:	b292      	uxth	r2, r2
 8009fd0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009fd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fd8:	f8bd 3000 	ldrh.w	r3, [sp]
 8009fdc:	4581      	cmp	r9, r0
 8009fde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fe2:	f84c 3b04 	str.w	r3, [ip], #4
 8009fe6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009fea:	d2db      	bcs.n	8009fa4 <quorem+0x44>
 8009fec:	f855 300b 	ldr.w	r3, [r5, fp]
 8009ff0:	b92b      	cbnz	r3, 8009ffe <quorem+0x9e>
 8009ff2:	9b01      	ldr	r3, [sp, #4]
 8009ff4:	3b04      	subs	r3, #4
 8009ff6:	429d      	cmp	r5, r3
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	d32e      	bcc.n	800a05a <quorem+0xfa>
 8009ffc:	613c      	str	r4, [r7, #16]
 8009ffe:	4638      	mov	r0, r7
 800a000:	f001 f8c4 	bl	800b18c <__mcmp>
 800a004:	2800      	cmp	r0, #0
 800a006:	db24      	blt.n	800a052 <quorem+0xf2>
 800a008:	3601      	adds	r6, #1
 800a00a:	4628      	mov	r0, r5
 800a00c:	f04f 0c00 	mov.w	ip, #0
 800a010:	f858 2b04 	ldr.w	r2, [r8], #4
 800a014:	f8d0 e000 	ldr.w	lr, [r0]
 800a018:	b293      	uxth	r3, r2
 800a01a:	ebac 0303 	sub.w	r3, ip, r3
 800a01e:	0c12      	lsrs	r2, r2, #16
 800a020:	fa13 f38e 	uxtah	r3, r3, lr
 800a024:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a028:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a02c:	b29b      	uxth	r3, r3
 800a02e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a032:	45c1      	cmp	r9, r8
 800a034:	f840 3b04 	str.w	r3, [r0], #4
 800a038:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a03c:	d2e8      	bcs.n	800a010 <quorem+0xb0>
 800a03e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a042:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a046:	b922      	cbnz	r2, 800a052 <quorem+0xf2>
 800a048:	3b04      	subs	r3, #4
 800a04a:	429d      	cmp	r5, r3
 800a04c:	461a      	mov	r2, r3
 800a04e:	d30a      	bcc.n	800a066 <quorem+0x106>
 800a050:	613c      	str	r4, [r7, #16]
 800a052:	4630      	mov	r0, r6
 800a054:	b003      	add	sp, #12
 800a056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a05a:	6812      	ldr	r2, [r2, #0]
 800a05c:	3b04      	subs	r3, #4
 800a05e:	2a00      	cmp	r2, #0
 800a060:	d1cc      	bne.n	8009ffc <quorem+0x9c>
 800a062:	3c01      	subs	r4, #1
 800a064:	e7c7      	b.n	8009ff6 <quorem+0x96>
 800a066:	6812      	ldr	r2, [r2, #0]
 800a068:	3b04      	subs	r3, #4
 800a06a:	2a00      	cmp	r2, #0
 800a06c:	d1f0      	bne.n	800a050 <quorem+0xf0>
 800a06e:	3c01      	subs	r4, #1
 800a070:	e7eb      	b.n	800a04a <quorem+0xea>
 800a072:	2000      	movs	r0, #0
 800a074:	e7ee      	b.n	800a054 <quorem+0xf4>
	...

0800a078 <_dtoa_r>:
 800a078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a07c:	ed2d 8b04 	vpush	{d8-d9}
 800a080:	ec57 6b10 	vmov	r6, r7, d0
 800a084:	b093      	sub	sp, #76	; 0x4c
 800a086:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a088:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a08c:	9106      	str	r1, [sp, #24]
 800a08e:	ee10 aa10 	vmov	sl, s0
 800a092:	4604      	mov	r4, r0
 800a094:	9209      	str	r2, [sp, #36]	; 0x24
 800a096:	930c      	str	r3, [sp, #48]	; 0x30
 800a098:	46bb      	mov	fp, r7
 800a09a:	b975      	cbnz	r5, 800a0ba <_dtoa_r+0x42>
 800a09c:	2010      	movs	r0, #16
 800a09e:	f000 fddd 	bl	800ac5c <malloc>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	6260      	str	r0, [r4, #36]	; 0x24
 800a0a6:	b920      	cbnz	r0, 800a0b2 <_dtoa_r+0x3a>
 800a0a8:	4ba7      	ldr	r3, [pc, #668]	; (800a348 <_dtoa_r+0x2d0>)
 800a0aa:	21ea      	movs	r1, #234	; 0xea
 800a0ac:	48a7      	ldr	r0, [pc, #668]	; (800a34c <_dtoa_r+0x2d4>)
 800a0ae:	f001 fbd1 	bl	800b854 <__assert_func>
 800a0b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a0b6:	6005      	str	r5, [r0, #0]
 800a0b8:	60c5      	str	r5, [r0, #12]
 800a0ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0bc:	6819      	ldr	r1, [r3, #0]
 800a0be:	b151      	cbz	r1, 800a0d6 <_dtoa_r+0x5e>
 800a0c0:	685a      	ldr	r2, [r3, #4]
 800a0c2:	604a      	str	r2, [r1, #4]
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	4093      	lsls	r3, r2
 800a0c8:	608b      	str	r3, [r1, #8]
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	f000 fe1c 	bl	800ad08 <_Bfree>
 800a0d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	601a      	str	r2, [r3, #0]
 800a0d6:	1e3b      	subs	r3, r7, #0
 800a0d8:	bfaa      	itet	ge
 800a0da:	2300      	movge	r3, #0
 800a0dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a0e0:	f8c8 3000 	strge.w	r3, [r8]
 800a0e4:	4b9a      	ldr	r3, [pc, #616]	; (800a350 <_dtoa_r+0x2d8>)
 800a0e6:	bfbc      	itt	lt
 800a0e8:	2201      	movlt	r2, #1
 800a0ea:	f8c8 2000 	strlt.w	r2, [r8]
 800a0ee:	ea33 030b 	bics.w	r3, r3, fp
 800a0f2:	d11b      	bne.n	800a12c <_dtoa_r+0xb4>
 800a0f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0f6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a0fa:	6013      	str	r3, [r2, #0]
 800a0fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a100:	4333      	orrs	r3, r6
 800a102:	f000 8592 	beq.w	800ac2a <_dtoa_r+0xbb2>
 800a106:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a108:	b963      	cbnz	r3, 800a124 <_dtoa_r+0xac>
 800a10a:	4b92      	ldr	r3, [pc, #584]	; (800a354 <_dtoa_r+0x2dc>)
 800a10c:	e022      	b.n	800a154 <_dtoa_r+0xdc>
 800a10e:	4b92      	ldr	r3, [pc, #584]	; (800a358 <_dtoa_r+0x2e0>)
 800a110:	9301      	str	r3, [sp, #4]
 800a112:	3308      	adds	r3, #8
 800a114:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a116:	6013      	str	r3, [r2, #0]
 800a118:	9801      	ldr	r0, [sp, #4]
 800a11a:	b013      	add	sp, #76	; 0x4c
 800a11c:	ecbd 8b04 	vpop	{d8-d9}
 800a120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a124:	4b8b      	ldr	r3, [pc, #556]	; (800a354 <_dtoa_r+0x2dc>)
 800a126:	9301      	str	r3, [sp, #4]
 800a128:	3303      	adds	r3, #3
 800a12a:	e7f3      	b.n	800a114 <_dtoa_r+0x9c>
 800a12c:	2200      	movs	r2, #0
 800a12e:	2300      	movs	r3, #0
 800a130:	4650      	mov	r0, sl
 800a132:	4659      	mov	r1, fp
 800a134:	f7f6 fcf0 	bl	8000b18 <__aeabi_dcmpeq>
 800a138:	ec4b ab19 	vmov	d9, sl, fp
 800a13c:	4680      	mov	r8, r0
 800a13e:	b158      	cbz	r0, 800a158 <_dtoa_r+0xe0>
 800a140:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a142:	2301      	movs	r3, #1
 800a144:	6013      	str	r3, [r2, #0]
 800a146:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a148:	2b00      	cmp	r3, #0
 800a14a:	f000 856b 	beq.w	800ac24 <_dtoa_r+0xbac>
 800a14e:	4883      	ldr	r0, [pc, #524]	; (800a35c <_dtoa_r+0x2e4>)
 800a150:	6018      	str	r0, [r3, #0]
 800a152:	1e43      	subs	r3, r0, #1
 800a154:	9301      	str	r3, [sp, #4]
 800a156:	e7df      	b.n	800a118 <_dtoa_r+0xa0>
 800a158:	ec4b ab10 	vmov	d0, sl, fp
 800a15c:	aa10      	add	r2, sp, #64	; 0x40
 800a15e:	a911      	add	r1, sp, #68	; 0x44
 800a160:	4620      	mov	r0, r4
 800a162:	f001 f8b9 	bl	800b2d8 <__d2b>
 800a166:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a16a:	ee08 0a10 	vmov	s16, r0
 800a16e:	2d00      	cmp	r5, #0
 800a170:	f000 8084 	beq.w	800a27c <_dtoa_r+0x204>
 800a174:	ee19 3a90 	vmov	r3, s19
 800a178:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a17c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a180:	4656      	mov	r6, sl
 800a182:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a186:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a18a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a18e:	4b74      	ldr	r3, [pc, #464]	; (800a360 <_dtoa_r+0x2e8>)
 800a190:	2200      	movs	r2, #0
 800a192:	4630      	mov	r0, r6
 800a194:	4639      	mov	r1, r7
 800a196:	f7f6 f89f 	bl	80002d8 <__aeabi_dsub>
 800a19a:	a365      	add	r3, pc, #404	; (adr r3, 800a330 <_dtoa_r+0x2b8>)
 800a19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a0:	f7f6 fa52 	bl	8000648 <__aeabi_dmul>
 800a1a4:	a364      	add	r3, pc, #400	; (adr r3, 800a338 <_dtoa_r+0x2c0>)
 800a1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1aa:	f7f6 f897 	bl	80002dc <__adddf3>
 800a1ae:	4606      	mov	r6, r0
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	460f      	mov	r7, r1
 800a1b4:	f7f6 f9de 	bl	8000574 <__aeabi_i2d>
 800a1b8:	a361      	add	r3, pc, #388	; (adr r3, 800a340 <_dtoa_r+0x2c8>)
 800a1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1be:	f7f6 fa43 	bl	8000648 <__aeabi_dmul>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	4630      	mov	r0, r6
 800a1c8:	4639      	mov	r1, r7
 800a1ca:	f7f6 f887 	bl	80002dc <__adddf3>
 800a1ce:	4606      	mov	r6, r0
 800a1d0:	460f      	mov	r7, r1
 800a1d2:	f7f6 fce9 	bl	8000ba8 <__aeabi_d2iz>
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	9000      	str	r0, [sp, #0]
 800a1da:	2300      	movs	r3, #0
 800a1dc:	4630      	mov	r0, r6
 800a1de:	4639      	mov	r1, r7
 800a1e0:	f7f6 fca4 	bl	8000b2c <__aeabi_dcmplt>
 800a1e4:	b150      	cbz	r0, 800a1fc <_dtoa_r+0x184>
 800a1e6:	9800      	ldr	r0, [sp, #0]
 800a1e8:	f7f6 f9c4 	bl	8000574 <__aeabi_i2d>
 800a1ec:	4632      	mov	r2, r6
 800a1ee:	463b      	mov	r3, r7
 800a1f0:	f7f6 fc92 	bl	8000b18 <__aeabi_dcmpeq>
 800a1f4:	b910      	cbnz	r0, 800a1fc <_dtoa_r+0x184>
 800a1f6:	9b00      	ldr	r3, [sp, #0]
 800a1f8:	3b01      	subs	r3, #1
 800a1fa:	9300      	str	r3, [sp, #0]
 800a1fc:	9b00      	ldr	r3, [sp, #0]
 800a1fe:	2b16      	cmp	r3, #22
 800a200:	d85a      	bhi.n	800a2b8 <_dtoa_r+0x240>
 800a202:	9a00      	ldr	r2, [sp, #0]
 800a204:	4b57      	ldr	r3, [pc, #348]	; (800a364 <_dtoa_r+0x2ec>)
 800a206:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20e:	ec51 0b19 	vmov	r0, r1, d9
 800a212:	f7f6 fc8b 	bl	8000b2c <__aeabi_dcmplt>
 800a216:	2800      	cmp	r0, #0
 800a218:	d050      	beq.n	800a2bc <_dtoa_r+0x244>
 800a21a:	9b00      	ldr	r3, [sp, #0]
 800a21c:	3b01      	subs	r3, #1
 800a21e:	9300      	str	r3, [sp, #0]
 800a220:	2300      	movs	r3, #0
 800a222:	930b      	str	r3, [sp, #44]	; 0x2c
 800a224:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a226:	1b5d      	subs	r5, r3, r5
 800a228:	1e6b      	subs	r3, r5, #1
 800a22a:	9305      	str	r3, [sp, #20]
 800a22c:	bf45      	ittet	mi
 800a22e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a232:	9304      	strmi	r3, [sp, #16]
 800a234:	2300      	movpl	r3, #0
 800a236:	2300      	movmi	r3, #0
 800a238:	bf4c      	ite	mi
 800a23a:	9305      	strmi	r3, [sp, #20]
 800a23c:	9304      	strpl	r3, [sp, #16]
 800a23e:	9b00      	ldr	r3, [sp, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	db3d      	blt.n	800a2c0 <_dtoa_r+0x248>
 800a244:	9b05      	ldr	r3, [sp, #20]
 800a246:	9a00      	ldr	r2, [sp, #0]
 800a248:	920a      	str	r2, [sp, #40]	; 0x28
 800a24a:	4413      	add	r3, r2
 800a24c:	9305      	str	r3, [sp, #20]
 800a24e:	2300      	movs	r3, #0
 800a250:	9307      	str	r3, [sp, #28]
 800a252:	9b06      	ldr	r3, [sp, #24]
 800a254:	2b09      	cmp	r3, #9
 800a256:	f200 8089 	bhi.w	800a36c <_dtoa_r+0x2f4>
 800a25a:	2b05      	cmp	r3, #5
 800a25c:	bfc4      	itt	gt
 800a25e:	3b04      	subgt	r3, #4
 800a260:	9306      	strgt	r3, [sp, #24]
 800a262:	9b06      	ldr	r3, [sp, #24]
 800a264:	f1a3 0302 	sub.w	r3, r3, #2
 800a268:	bfcc      	ite	gt
 800a26a:	2500      	movgt	r5, #0
 800a26c:	2501      	movle	r5, #1
 800a26e:	2b03      	cmp	r3, #3
 800a270:	f200 8087 	bhi.w	800a382 <_dtoa_r+0x30a>
 800a274:	e8df f003 	tbb	[pc, r3]
 800a278:	59383a2d 	.word	0x59383a2d
 800a27c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a280:	441d      	add	r5, r3
 800a282:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a286:	2b20      	cmp	r3, #32
 800a288:	bfc1      	itttt	gt
 800a28a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a28e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a292:	fa0b f303 	lslgt.w	r3, fp, r3
 800a296:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a29a:	bfda      	itte	le
 800a29c:	f1c3 0320 	rsble	r3, r3, #32
 800a2a0:	fa06 f003 	lslle.w	r0, r6, r3
 800a2a4:	4318      	orrgt	r0, r3
 800a2a6:	f7f6 f955 	bl	8000554 <__aeabi_ui2d>
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	4606      	mov	r6, r0
 800a2ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a2b2:	3d01      	subs	r5, #1
 800a2b4:	930e      	str	r3, [sp, #56]	; 0x38
 800a2b6:	e76a      	b.n	800a18e <_dtoa_r+0x116>
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	e7b2      	b.n	800a222 <_dtoa_r+0x1aa>
 800a2bc:	900b      	str	r0, [sp, #44]	; 0x2c
 800a2be:	e7b1      	b.n	800a224 <_dtoa_r+0x1ac>
 800a2c0:	9b04      	ldr	r3, [sp, #16]
 800a2c2:	9a00      	ldr	r2, [sp, #0]
 800a2c4:	1a9b      	subs	r3, r3, r2
 800a2c6:	9304      	str	r3, [sp, #16]
 800a2c8:	4253      	negs	r3, r2
 800a2ca:	9307      	str	r3, [sp, #28]
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a2d0:	e7bf      	b.n	800a252 <_dtoa_r+0x1da>
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9308      	str	r3, [sp, #32]
 800a2d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	dc55      	bgt.n	800a388 <_dtoa_r+0x310>
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a2e2:	461a      	mov	r2, r3
 800a2e4:	9209      	str	r2, [sp, #36]	; 0x24
 800a2e6:	e00c      	b.n	800a302 <_dtoa_r+0x28a>
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e7f3      	b.n	800a2d4 <_dtoa_r+0x25c>
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2f0:	9308      	str	r3, [sp, #32]
 800a2f2:	9b00      	ldr	r3, [sp, #0]
 800a2f4:	4413      	add	r3, r2
 800a2f6:	9302      	str	r3, [sp, #8]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	9303      	str	r3, [sp, #12]
 800a2fe:	bfb8      	it	lt
 800a300:	2301      	movlt	r3, #1
 800a302:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a304:	2200      	movs	r2, #0
 800a306:	6042      	str	r2, [r0, #4]
 800a308:	2204      	movs	r2, #4
 800a30a:	f102 0614 	add.w	r6, r2, #20
 800a30e:	429e      	cmp	r6, r3
 800a310:	6841      	ldr	r1, [r0, #4]
 800a312:	d93d      	bls.n	800a390 <_dtoa_r+0x318>
 800a314:	4620      	mov	r0, r4
 800a316:	f000 fcb7 	bl	800ac88 <_Balloc>
 800a31a:	9001      	str	r0, [sp, #4]
 800a31c:	2800      	cmp	r0, #0
 800a31e:	d13b      	bne.n	800a398 <_dtoa_r+0x320>
 800a320:	4b11      	ldr	r3, [pc, #68]	; (800a368 <_dtoa_r+0x2f0>)
 800a322:	4602      	mov	r2, r0
 800a324:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a328:	e6c0      	b.n	800a0ac <_dtoa_r+0x34>
 800a32a:	2301      	movs	r3, #1
 800a32c:	e7df      	b.n	800a2ee <_dtoa_r+0x276>
 800a32e:	bf00      	nop
 800a330:	636f4361 	.word	0x636f4361
 800a334:	3fd287a7 	.word	0x3fd287a7
 800a338:	8b60c8b3 	.word	0x8b60c8b3
 800a33c:	3fc68a28 	.word	0x3fc68a28
 800a340:	509f79fb 	.word	0x509f79fb
 800a344:	3fd34413 	.word	0x3fd34413
 800a348:	0800c501 	.word	0x0800c501
 800a34c:	0800c518 	.word	0x0800c518
 800a350:	7ff00000 	.word	0x7ff00000
 800a354:	0800c4fd 	.word	0x0800c4fd
 800a358:	0800c4f4 	.word	0x0800c4f4
 800a35c:	0800c4d1 	.word	0x0800c4d1
 800a360:	3ff80000 	.word	0x3ff80000
 800a364:	0800c608 	.word	0x0800c608
 800a368:	0800c573 	.word	0x0800c573
 800a36c:	2501      	movs	r5, #1
 800a36e:	2300      	movs	r3, #0
 800a370:	9306      	str	r3, [sp, #24]
 800a372:	9508      	str	r5, [sp, #32]
 800a374:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a378:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a37c:	2200      	movs	r2, #0
 800a37e:	2312      	movs	r3, #18
 800a380:	e7b0      	b.n	800a2e4 <_dtoa_r+0x26c>
 800a382:	2301      	movs	r3, #1
 800a384:	9308      	str	r3, [sp, #32]
 800a386:	e7f5      	b.n	800a374 <_dtoa_r+0x2fc>
 800a388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a38a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a38e:	e7b8      	b.n	800a302 <_dtoa_r+0x28a>
 800a390:	3101      	adds	r1, #1
 800a392:	6041      	str	r1, [r0, #4]
 800a394:	0052      	lsls	r2, r2, #1
 800a396:	e7b8      	b.n	800a30a <_dtoa_r+0x292>
 800a398:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a39a:	9a01      	ldr	r2, [sp, #4]
 800a39c:	601a      	str	r2, [r3, #0]
 800a39e:	9b03      	ldr	r3, [sp, #12]
 800a3a0:	2b0e      	cmp	r3, #14
 800a3a2:	f200 809d 	bhi.w	800a4e0 <_dtoa_r+0x468>
 800a3a6:	2d00      	cmp	r5, #0
 800a3a8:	f000 809a 	beq.w	800a4e0 <_dtoa_r+0x468>
 800a3ac:	9b00      	ldr	r3, [sp, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	dd32      	ble.n	800a418 <_dtoa_r+0x3a0>
 800a3b2:	4ab7      	ldr	r2, [pc, #732]	; (800a690 <_dtoa_r+0x618>)
 800a3b4:	f003 030f 	and.w	r3, r3, #15
 800a3b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a3bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a3c0:	9b00      	ldr	r3, [sp, #0]
 800a3c2:	05d8      	lsls	r0, r3, #23
 800a3c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a3c8:	d516      	bpl.n	800a3f8 <_dtoa_r+0x380>
 800a3ca:	4bb2      	ldr	r3, [pc, #712]	; (800a694 <_dtoa_r+0x61c>)
 800a3cc:	ec51 0b19 	vmov	r0, r1, d9
 800a3d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a3d4:	f7f6 fa62 	bl	800089c <__aeabi_ddiv>
 800a3d8:	f007 070f 	and.w	r7, r7, #15
 800a3dc:	4682      	mov	sl, r0
 800a3de:	468b      	mov	fp, r1
 800a3e0:	2503      	movs	r5, #3
 800a3e2:	4eac      	ldr	r6, [pc, #688]	; (800a694 <_dtoa_r+0x61c>)
 800a3e4:	b957      	cbnz	r7, 800a3fc <_dtoa_r+0x384>
 800a3e6:	4642      	mov	r2, r8
 800a3e8:	464b      	mov	r3, r9
 800a3ea:	4650      	mov	r0, sl
 800a3ec:	4659      	mov	r1, fp
 800a3ee:	f7f6 fa55 	bl	800089c <__aeabi_ddiv>
 800a3f2:	4682      	mov	sl, r0
 800a3f4:	468b      	mov	fp, r1
 800a3f6:	e028      	b.n	800a44a <_dtoa_r+0x3d2>
 800a3f8:	2502      	movs	r5, #2
 800a3fa:	e7f2      	b.n	800a3e2 <_dtoa_r+0x36a>
 800a3fc:	07f9      	lsls	r1, r7, #31
 800a3fe:	d508      	bpl.n	800a412 <_dtoa_r+0x39a>
 800a400:	4640      	mov	r0, r8
 800a402:	4649      	mov	r1, r9
 800a404:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a408:	f7f6 f91e 	bl	8000648 <__aeabi_dmul>
 800a40c:	3501      	adds	r5, #1
 800a40e:	4680      	mov	r8, r0
 800a410:	4689      	mov	r9, r1
 800a412:	107f      	asrs	r7, r7, #1
 800a414:	3608      	adds	r6, #8
 800a416:	e7e5      	b.n	800a3e4 <_dtoa_r+0x36c>
 800a418:	f000 809b 	beq.w	800a552 <_dtoa_r+0x4da>
 800a41c:	9b00      	ldr	r3, [sp, #0]
 800a41e:	4f9d      	ldr	r7, [pc, #628]	; (800a694 <_dtoa_r+0x61c>)
 800a420:	425e      	negs	r6, r3
 800a422:	4b9b      	ldr	r3, [pc, #620]	; (800a690 <_dtoa_r+0x618>)
 800a424:	f006 020f 	and.w	r2, r6, #15
 800a428:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a430:	ec51 0b19 	vmov	r0, r1, d9
 800a434:	f7f6 f908 	bl	8000648 <__aeabi_dmul>
 800a438:	1136      	asrs	r6, r6, #4
 800a43a:	4682      	mov	sl, r0
 800a43c:	468b      	mov	fp, r1
 800a43e:	2300      	movs	r3, #0
 800a440:	2502      	movs	r5, #2
 800a442:	2e00      	cmp	r6, #0
 800a444:	d17a      	bne.n	800a53c <_dtoa_r+0x4c4>
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1d3      	bne.n	800a3f2 <_dtoa_r+0x37a>
 800a44a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	f000 8082 	beq.w	800a556 <_dtoa_r+0x4de>
 800a452:	4b91      	ldr	r3, [pc, #580]	; (800a698 <_dtoa_r+0x620>)
 800a454:	2200      	movs	r2, #0
 800a456:	4650      	mov	r0, sl
 800a458:	4659      	mov	r1, fp
 800a45a:	f7f6 fb67 	bl	8000b2c <__aeabi_dcmplt>
 800a45e:	2800      	cmp	r0, #0
 800a460:	d079      	beq.n	800a556 <_dtoa_r+0x4de>
 800a462:	9b03      	ldr	r3, [sp, #12]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d076      	beq.n	800a556 <_dtoa_r+0x4de>
 800a468:	9b02      	ldr	r3, [sp, #8]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	dd36      	ble.n	800a4dc <_dtoa_r+0x464>
 800a46e:	9b00      	ldr	r3, [sp, #0]
 800a470:	4650      	mov	r0, sl
 800a472:	4659      	mov	r1, fp
 800a474:	1e5f      	subs	r7, r3, #1
 800a476:	2200      	movs	r2, #0
 800a478:	4b88      	ldr	r3, [pc, #544]	; (800a69c <_dtoa_r+0x624>)
 800a47a:	f7f6 f8e5 	bl	8000648 <__aeabi_dmul>
 800a47e:	9e02      	ldr	r6, [sp, #8]
 800a480:	4682      	mov	sl, r0
 800a482:	468b      	mov	fp, r1
 800a484:	3501      	adds	r5, #1
 800a486:	4628      	mov	r0, r5
 800a488:	f7f6 f874 	bl	8000574 <__aeabi_i2d>
 800a48c:	4652      	mov	r2, sl
 800a48e:	465b      	mov	r3, fp
 800a490:	f7f6 f8da 	bl	8000648 <__aeabi_dmul>
 800a494:	4b82      	ldr	r3, [pc, #520]	; (800a6a0 <_dtoa_r+0x628>)
 800a496:	2200      	movs	r2, #0
 800a498:	f7f5 ff20 	bl	80002dc <__adddf3>
 800a49c:	46d0      	mov	r8, sl
 800a49e:	46d9      	mov	r9, fp
 800a4a0:	4682      	mov	sl, r0
 800a4a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a4a6:	2e00      	cmp	r6, #0
 800a4a8:	d158      	bne.n	800a55c <_dtoa_r+0x4e4>
 800a4aa:	4b7e      	ldr	r3, [pc, #504]	; (800a6a4 <_dtoa_r+0x62c>)
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	4640      	mov	r0, r8
 800a4b0:	4649      	mov	r1, r9
 800a4b2:	f7f5 ff11 	bl	80002d8 <__aeabi_dsub>
 800a4b6:	4652      	mov	r2, sl
 800a4b8:	465b      	mov	r3, fp
 800a4ba:	4680      	mov	r8, r0
 800a4bc:	4689      	mov	r9, r1
 800a4be:	f7f6 fb53 	bl	8000b68 <__aeabi_dcmpgt>
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	f040 8295 	bne.w	800a9f2 <_dtoa_r+0x97a>
 800a4c8:	4652      	mov	r2, sl
 800a4ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a4ce:	4640      	mov	r0, r8
 800a4d0:	4649      	mov	r1, r9
 800a4d2:	f7f6 fb2b 	bl	8000b2c <__aeabi_dcmplt>
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	f040 8289 	bne.w	800a9ee <_dtoa_r+0x976>
 800a4dc:	ec5b ab19 	vmov	sl, fp, d9
 800a4e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	f2c0 8148 	blt.w	800a778 <_dtoa_r+0x700>
 800a4e8:	9a00      	ldr	r2, [sp, #0]
 800a4ea:	2a0e      	cmp	r2, #14
 800a4ec:	f300 8144 	bgt.w	800a778 <_dtoa_r+0x700>
 800a4f0:	4b67      	ldr	r3, [pc, #412]	; (800a690 <_dtoa_r+0x618>)
 800a4f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	f280 80d5 	bge.w	800a6ac <_dtoa_r+0x634>
 800a502:	9b03      	ldr	r3, [sp, #12]
 800a504:	2b00      	cmp	r3, #0
 800a506:	f300 80d1 	bgt.w	800a6ac <_dtoa_r+0x634>
 800a50a:	f040 826f 	bne.w	800a9ec <_dtoa_r+0x974>
 800a50e:	4b65      	ldr	r3, [pc, #404]	; (800a6a4 <_dtoa_r+0x62c>)
 800a510:	2200      	movs	r2, #0
 800a512:	4640      	mov	r0, r8
 800a514:	4649      	mov	r1, r9
 800a516:	f7f6 f897 	bl	8000648 <__aeabi_dmul>
 800a51a:	4652      	mov	r2, sl
 800a51c:	465b      	mov	r3, fp
 800a51e:	f7f6 fb19 	bl	8000b54 <__aeabi_dcmpge>
 800a522:	9e03      	ldr	r6, [sp, #12]
 800a524:	4637      	mov	r7, r6
 800a526:	2800      	cmp	r0, #0
 800a528:	f040 8245 	bne.w	800a9b6 <_dtoa_r+0x93e>
 800a52c:	9d01      	ldr	r5, [sp, #4]
 800a52e:	2331      	movs	r3, #49	; 0x31
 800a530:	f805 3b01 	strb.w	r3, [r5], #1
 800a534:	9b00      	ldr	r3, [sp, #0]
 800a536:	3301      	adds	r3, #1
 800a538:	9300      	str	r3, [sp, #0]
 800a53a:	e240      	b.n	800a9be <_dtoa_r+0x946>
 800a53c:	07f2      	lsls	r2, r6, #31
 800a53e:	d505      	bpl.n	800a54c <_dtoa_r+0x4d4>
 800a540:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a544:	f7f6 f880 	bl	8000648 <__aeabi_dmul>
 800a548:	3501      	adds	r5, #1
 800a54a:	2301      	movs	r3, #1
 800a54c:	1076      	asrs	r6, r6, #1
 800a54e:	3708      	adds	r7, #8
 800a550:	e777      	b.n	800a442 <_dtoa_r+0x3ca>
 800a552:	2502      	movs	r5, #2
 800a554:	e779      	b.n	800a44a <_dtoa_r+0x3d2>
 800a556:	9f00      	ldr	r7, [sp, #0]
 800a558:	9e03      	ldr	r6, [sp, #12]
 800a55a:	e794      	b.n	800a486 <_dtoa_r+0x40e>
 800a55c:	9901      	ldr	r1, [sp, #4]
 800a55e:	4b4c      	ldr	r3, [pc, #304]	; (800a690 <_dtoa_r+0x618>)
 800a560:	4431      	add	r1, r6
 800a562:	910d      	str	r1, [sp, #52]	; 0x34
 800a564:	9908      	ldr	r1, [sp, #32]
 800a566:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a56a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a56e:	2900      	cmp	r1, #0
 800a570:	d043      	beq.n	800a5fa <_dtoa_r+0x582>
 800a572:	494d      	ldr	r1, [pc, #308]	; (800a6a8 <_dtoa_r+0x630>)
 800a574:	2000      	movs	r0, #0
 800a576:	f7f6 f991 	bl	800089c <__aeabi_ddiv>
 800a57a:	4652      	mov	r2, sl
 800a57c:	465b      	mov	r3, fp
 800a57e:	f7f5 feab 	bl	80002d8 <__aeabi_dsub>
 800a582:	9d01      	ldr	r5, [sp, #4]
 800a584:	4682      	mov	sl, r0
 800a586:	468b      	mov	fp, r1
 800a588:	4649      	mov	r1, r9
 800a58a:	4640      	mov	r0, r8
 800a58c:	f7f6 fb0c 	bl	8000ba8 <__aeabi_d2iz>
 800a590:	4606      	mov	r6, r0
 800a592:	f7f5 ffef 	bl	8000574 <__aeabi_i2d>
 800a596:	4602      	mov	r2, r0
 800a598:	460b      	mov	r3, r1
 800a59a:	4640      	mov	r0, r8
 800a59c:	4649      	mov	r1, r9
 800a59e:	f7f5 fe9b 	bl	80002d8 <__aeabi_dsub>
 800a5a2:	3630      	adds	r6, #48	; 0x30
 800a5a4:	f805 6b01 	strb.w	r6, [r5], #1
 800a5a8:	4652      	mov	r2, sl
 800a5aa:	465b      	mov	r3, fp
 800a5ac:	4680      	mov	r8, r0
 800a5ae:	4689      	mov	r9, r1
 800a5b0:	f7f6 fabc 	bl	8000b2c <__aeabi_dcmplt>
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	d163      	bne.n	800a680 <_dtoa_r+0x608>
 800a5b8:	4642      	mov	r2, r8
 800a5ba:	464b      	mov	r3, r9
 800a5bc:	4936      	ldr	r1, [pc, #216]	; (800a698 <_dtoa_r+0x620>)
 800a5be:	2000      	movs	r0, #0
 800a5c0:	f7f5 fe8a 	bl	80002d8 <__aeabi_dsub>
 800a5c4:	4652      	mov	r2, sl
 800a5c6:	465b      	mov	r3, fp
 800a5c8:	f7f6 fab0 	bl	8000b2c <__aeabi_dcmplt>
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	f040 80b5 	bne.w	800a73c <_dtoa_r+0x6c4>
 800a5d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5d4:	429d      	cmp	r5, r3
 800a5d6:	d081      	beq.n	800a4dc <_dtoa_r+0x464>
 800a5d8:	4b30      	ldr	r3, [pc, #192]	; (800a69c <_dtoa_r+0x624>)
 800a5da:	2200      	movs	r2, #0
 800a5dc:	4650      	mov	r0, sl
 800a5de:	4659      	mov	r1, fp
 800a5e0:	f7f6 f832 	bl	8000648 <__aeabi_dmul>
 800a5e4:	4b2d      	ldr	r3, [pc, #180]	; (800a69c <_dtoa_r+0x624>)
 800a5e6:	4682      	mov	sl, r0
 800a5e8:	468b      	mov	fp, r1
 800a5ea:	4640      	mov	r0, r8
 800a5ec:	4649      	mov	r1, r9
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f7f6 f82a 	bl	8000648 <__aeabi_dmul>
 800a5f4:	4680      	mov	r8, r0
 800a5f6:	4689      	mov	r9, r1
 800a5f8:	e7c6      	b.n	800a588 <_dtoa_r+0x510>
 800a5fa:	4650      	mov	r0, sl
 800a5fc:	4659      	mov	r1, fp
 800a5fe:	f7f6 f823 	bl	8000648 <__aeabi_dmul>
 800a602:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a604:	9d01      	ldr	r5, [sp, #4]
 800a606:	930f      	str	r3, [sp, #60]	; 0x3c
 800a608:	4682      	mov	sl, r0
 800a60a:	468b      	mov	fp, r1
 800a60c:	4649      	mov	r1, r9
 800a60e:	4640      	mov	r0, r8
 800a610:	f7f6 faca 	bl	8000ba8 <__aeabi_d2iz>
 800a614:	4606      	mov	r6, r0
 800a616:	f7f5 ffad 	bl	8000574 <__aeabi_i2d>
 800a61a:	3630      	adds	r6, #48	; 0x30
 800a61c:	4602      	mov	r2, r0
 800a61e:	460b      	mov	r3, r1
 800a620:	4640      	mov	r0, r8
 800a622:	4649      	mov	r1, r9
 800a624:	f7f5 fe58 	bl	80002d8 <__aeabi_dsub>
 800a628:	f805 6b01 	strb.w	r6, [r5], #1
 800a62c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a62e:	429d      	cmp	r5, r3
 800a630:	4680      	mov	r8, r0
 800a632:	4689      	mov	r9, r1
 800a634:	f04f 0200 	mov.w	r2, #0
 800a638:	d124      	bne.n	800a684 <_dtoa_r+0x60c>
 800a63a:	4b1b      	ldr	r3, [pc, #108]	; (800a6a8 <_dtoa_r+0x630>)
 800a63c:	4650      	mov	r0, sl
 800a63e:	4659      	mov	r1, fp
 800a640:	f7f5 fe4c 	bl	80002dc <__adddf3>
 800a644:	4602      	mov	r2, r0
 800a646:	460b      	mov	r3, r1
 800a648:	4640      	mov	r0, r8
 800a64a:	4649      	mov	r1, r9
 800a64c:	f7f6 fa8c 	bl	8000b68 <__aeabi_dcmpgt>
 800a650:	2800      	cmp	r0, #0
 800a652:	d173      	bne.n	800a73c <_dtoa_r+0x6c4>
 800a654:	4652      	mov	r2, sl
 800a656:	465b      	mov	r3, fp
 800a658:	4913      	ldr	r1, [pc, #76]	; (800a6a8 <_dtoa_r+0x630>)
 800a65a:	2000      	movs	r0, #0
 800a65c:	f7f5 fe3c 	bl	80002d8 <__aeabi_dsub>
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4640      	mov	r0, r8
 800a666:	4649      	mov	r1, r9
 800a668:	f7f6 fa60 	bl	8000b2c <__aeabi_dcmplt>
 800a66c:	2800      	cmp	r0, #0
 800a66e:	f43f af35 	beq.w	800a4dc <_dtoa_r+0x464>
 800a672:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a674:	1e6b      	subs	r3, r5, #1
 800a676:	930f      	str	r3, [sp, #60]	; 0x3c
 800a678:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a67c:	2b30      	cmp	r3, #48	; 0x30
 800a67e:	d0f8      	beq.n	800a672 <_dtoa_r+0x5fa>
 800a680:	9700      	str	r7, [sp, #0]
 800a682:	e049      	b.n	800a718 <_dtoa_r+0x6a0>
 800a684:	4b05      	ldr	r3, [pc, #20]	; (800a69c <_dtoa_r+0x624>)
 800a686:	f7f5 ffdf 	bl	8000648 <__aeabi_dmul>
 800a68a:	4680      	mov	r8, r0
 800a68c:	4689      	mov	r9, r1
 800a68e:	e7bd      	b.n	800a60c <_dtoa_r+0x594>
 800a690:	0800c608 	.word	0x0800c608
 800a694:	0800c5e0 	.word	0x0800c5e0
 800a698:	3ff00000 	.word	0x3ff00000
 800a69c:	40240000 	.word	0x40240000
 800a6a0:	401c0000 	.word	0x401c0000
 800a6a4:	40140000 	.word	0x40140000
 800a6a8:	3fe00000 	.word	0x3fe00000
 800a6ac:	9d01      	ldr	r5, [sp, #4]
 800a6ae:	4656      	mov	r6, sl
 800a6b0:	465f      	mov	r7, fp
 800a6b2:	4642      	mov	r2, r8
 800a6b4:	464b      	mov	r3, r9
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	4639      	mov	r1, r7
 800a6ba:	f7f6 f8ef 	bl	800089c <__aeabi_ddiv>
 800a6be:	f7f6 fa73 	bl	8000ba8 <__aeabi_d2iz>
 800a6c2:	4682      	mov	sl, r0
 800a6c4:	f7f5 ff56 	bl	8000574 <__aeabi_i2d>
 800a6c8:	4642      	mov	r2, r8
 800a6ca:	464b      	mov	r3, r9
 800a6cc:	f7f5 ffbc 	bl	8000648 <__aeabi_dmul>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	460b      	mov	r3, r1
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	4639      	mov	r1, r7
 800a6d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a6dc:	f7f5 fdfc 	bl	80002d8 <__aeabi_dsub>
 800a6e0:	f805 6b01 	strb.w	r6, [r5], #1
 800a6e4:	9e01      	ldr	r6, [sp, #4]
 800a6e6:	9f03      	ldr	r7, [sp, #12]
 800a6e8:	1bae      	subs	r6, r5, r6
 800a6ea:	42b7      	cmp	r7, r6
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	d135      	bne.n	800a75e <_dtoa_r+0x6e6>
 800a6f2:	f7f5 fdf3 	bl	80002dc <__adddf3>
 800a6f6:	4642      	mov	r2, r8
 800a6f8:	464b      	mov	r3, r9
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	460f      	mov	r7, r1
 800a6fe:	f7f6 fa33 	bl	8000b68 <__aeabi_dcmpgt>
 800a702:	b9d0      	cbnz	r0, 800a73a <_dtoa_r+0x6c2>
 800a704:	4642      	mov	r2, r8
 800a706:	464b      	mov	r3, r9
 800a708:	4630      	mov	r0, r6
 800a70a:	4639      	mov	r1, r7
 800a70c:	f7f6 fa04 	bl	8000b18 <__aeabi_dcmpeq>
 800a710:	b110      	cbz	r0, 800a718 <_dtoa_r+0x6a0>
 800a712:	f01a 0f01 	tst.w	sl, #1
 800a716:	d110      	bne.n	800a73a <_dtoa_r+0x6c2>
 800a718:	4620      	mov	r0, r4
 800a71a:	ee18 1a10 	vmov	r1, s16
 800a71e:	f000 faf3 	bl	800ad08 <_Bfree>
 800a722:	2300      	movs	r3, #0
 800a724:	9800      	ldr	r0, [sp, #0]
 800a726:	702b      	strb	r3, [r5, #0]
 800a728:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a72a:	3001      	adds	r0, #1
 800a72c:	6018      	str	r0, [r3, #0]
 800a72e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a730:	2b00      	cmp	r3, #0
 800a732:	f43f acf1 	beq.w	800a118 <_dtoa_r+0xa0>
 800a736:	601d      	str	r5, [r3, #0]
 800a738:	e4ee      	b.n	800a118 <_dtoa_r+0xa0>
 800a73a:	9f00      	ldr	r7, [sp, #0]
 800a73c:	462b      	mov	r3, r5
 800a73e:	461d      	mov	r5, r3
 800a740:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a744:	2a39      	cmp	r2, #57	; 0x39
 800a746:	d106      	bne.n	800a756 <_dtoa_r+0x6de>
 800a748:	9a01      	ldr	r2, [sp, #4]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d1f7      	bne.n	800a73e <_dtoa_r+0x6c6>
 800a74e:	9901      	ldr	r1, [sp, #4]
 800a750:	2230      	movs	r2, #48	; 0x30
 800a752:	3701      	adds	r7, #1
 800a754:	700a      	strb	r2, [r1, #0]
 800a756:	781a      	ldrb	r2, [r3, #0]
 800a758:	3201      	adds	r2, #1
 800a75a:	701a      	strb	r2, [r3, #0]
 800a75c:	e790      	b.n	800a680 <_dtoa_r+0x608>
 800a75e:	4ba6      	ldr	r3, [pc, #664]	; (800a9f8 <_dtoa_r+0x980>)
 800a760:	2200      	movs	r2, #0
 800a762:	f7f5 ff71 	bl	8000648 <__aeabi_dmul>
 800a766:	2200      	movs	r2, #0
 800a768:	2300      	movs	r3, #0
 800a76a:	4606      	mov	r6, r0
 800a76c:	460f      	mov	r7, r1
 800a76e:	f7f6 f9d3 	bl	8000b18 <__aeabi_dcmpeq>
 800a772:	2800      	cmp	r0, #0
 800a774:	d09d      	beq.n	800a6b2 <_dtoa_r+0x63a>
 800a776:	e7cf      	b.n	800a718 <_dtoa_r+0x6a0>
 800a778:	9a08      	ldr	r2, [sp, #32]
 800a77a:	2a00      	cmp	r2, #0
 800a77c:	f000 80d7 	beq.w	800a92e <_dtoa_r+0x8b6>
 800a780:	9a06      	ldr	r2, [sp, #24]
 800a782:	2a01      	cmp	r2, #1
 800a784:	f300 80ba 	bgt.w	800a8fc <_dtoa_r+0x884>
 800a788:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a78a:	2a00      	cmp	r2, #0
 800a78c:	f000 80b2 	beq.w	800a8f4 <_dtoa_r+0x87c>
 800a790:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a794:	9e07      	ldr	r6, [sp, #28]
 800a796:	9d04      	ldr	r5, [sp, #16]
 800a798:	9a04      	ldr	r2, [sp, #16]
 800a79a:	441a      	add	r2, r3
 800a79c:	9204      	str	r2, [sp, #16]
 800a79e:	9a05      	ldr	r2, [sp, #20]
 800a7a0:	2101      	movs	r1, #1
 800a7a2:	441a      	add	r2, r3
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	9205      	str	r2, [sp, #20]
 800a7a8:	f000 fb66 	bl	800ae78 <__i2b>
 800a7ac:	4607      	mov	r7, r0
 800a7ae:	2d00      	cmp	r5, #0
 800a7b0:	dd0c      	ble.n	800a7cc <_dtoa_r+0x754>
 800a7b2:	9b05      	ldr	r3, [sp, #20]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	dd09      	ble.n	800a7cc <_dtoa_r+0x754>
 800a7b8:	42ab      	cmp	r3, r5
 800a7ba:	9a04      	ldr	r2, [sp, #16]
 800a7bc:	bfa8      	it	ge
 800a7be:	462b      	movge	r3, r5
 800a7c0:	1ad2      	subs	r2, r2, r3
 800a7c2:	9204      	str	r2, [sp, #16]
 800a7c4:	9a05      	ldr	r2, [sp, #20]
 800a7c6:	1aed      	subs	r5, r5, r3
 800a7c8:	1ad3      	subs	r3, r2, r3
 800a7ca:	9305      	str	r3, [sp, #20]
 800a7cc:	9b07      	ldr	r3, [sp, #28]
 800a7ce:	b31b      	cbz	r3, 800a818 <_dtoa_r+0x7a0>
 800a7d0:	9b08      	ldr	r3, [sp, #32]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	f000 80af 	beq.w	800a936 <_dtoa_r+0x8be>
 800a7d8:	2e00      	cmp	r6, #0
 800a7da:	dd13      	ble.n	800a804 <_dtoa_r+0x78c>
 800a7dc:	4639      	mov	r1, r7
 800a7de:	4632      	mov	r2, r6
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	f000 fc09 	bl	800aff8 <__pow5mult>
 800a7e6:	ee18 2a10 	vmov	r2, s16
 800a7ea:	4601      	mov	r1, r0
 800a7ec:	4607      	mov	r7, r0
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	f000 fb58 	bl	800aea4 <__multiply>
 800a7f4:	ee18 1a10 	vmov	r1, s16
 800a7f8:	4680      	mov	r8, r0
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	f000 fa84 	bl	800ad08 <_Bfree>
 800a800:	ee08 8a10 	vmov	s16, r8
 800a804:	9b07      	ldr	r3, [sp, #28]
 800a806:	1b9a      	subs	r2, r3, r6
 800a808:	d006      	beq.n	800a818 <_dtoa_r+0x7a0>
 800a80a:	ee18 1a10 	vmov	r1, s16
 800a80e:	4620      	mov	r0, r4
 800a810:	f000 fbf2 	bl	800aff8 <__pow5mult>
 800a814:	ee08 0a10 	vmov	s16, r0
 800a818:	2101      	movs	r1, #1
 800a81a:	4620      	mov	r0, r4
 800a81c:	f000 fb2c 	bl	800ae78 <__i2b>
 800a820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a822:	2b00      	cmp	r3, #0
 800a824:	4606      	mov	r6, r0
 800a826:	f340 8088 	ble.w	800a93a <_dtoa_r+0x8c2>
 800a82a:	461a      	mov	r2, r3
 800a82c:	4601      	mov	r1, r0
 800a82e:	4620      	mov	r0, r4
 800a830:	f000 fbe2 	bl	800aff8 <__pow5mult>
 800a834:	9b06      	ldr	r3, [sp, #24]
 800a836:	2b01      	cmp	r3, #1
 800a838:	4606      	mov	r6, r0
 800a83a:	f340 8081 	ble.w	800a940 <_dtoa_r+0x8c8>
 800a83e:	f04f 0800 	mov.w	r8, #0
 800a842:	6933      	ldr	r3, [r6, #16]
 800a844:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a848:	6918      	ldr	r0, [r3, #16]
 800a84a:	f000 fac5 	bl	800add8 <__hi0bits>
 800a84e:	f1c0 0020 	rsb	r0, r0, #32
 800a852:	9b05      	ldr	r3, [sp, #20]
 800a854:	4418      	add	r0, r3
 800a856:	f010 001f 	ands.w	r0, r0, #31
 800a85a:	f000 8092 	beq.w	800a982 <_dtoa_r+0x90a>
 800a85e:	f1c0 0320 	rsb	r3, r0, #32
 800a862:	2b04      	cmp	r3, #4
 800a864:	f340 808a 	ble.w	800a97c <_dtoa_r+0x904>
 800a868:	f1c0 001c 	rsb	r0, r0, #28
 800a86c:	9b04      	ldr	r3, [sp, #16]
 800a86e:	4403      	add	r3, r0
 800a870:	9304      	str	r3, [sp, #16]
 800a872:	9b05      	ldr	r3, [sp, #20]
 800a874:	4403      	add	r3, r0
 800a876:	4405      	add	r5, r0
 800a878:	9305      	str	r3, [sp, #20]
 800a87a:	9b04      	ldr	r3, [sp, #16]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	dd07      	ble.n	800a890 <_dtoa_r+0x818>
 800a880:	ee18 1a10 	vmov	r1, s16
 800a884:	461a      	mov	r2, r3
 800a886:	4620      	mov	r0, r4
 800a888:	f000 fc10 	bl	800b0ac <__lshift>
 800a88c:	ee08 0a10 	vmov	s16, r0
 800a890:	9b05      	ldr	r3, [sp, #20]
 800a892:	2b00      	cmp	r3, #0
 800a894:	dd05      	ble.n	800a8a2 <_dtoa_r+0x82a>
 800a896:	4631      	mov	r1, r6
 800a898:	461a      	mov	r2, r3
 800a89a:	4620      	mov	r0, r4
 800a89c:	f000 fc06 	bl	800b0ac <__lshift>
 800a8a0:	4606      	mov	r6, r0
 800a8a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d06e      	beq.n	800a986 <_dtoa_r+0x90e>
 800a8a8:	ee18 0a10 	vmov	r0, s16
 800a8ac:	4631      	mov	r1, r6
 800a8ae:	f000 fc6d 	bl	800b18c <__mcmp>
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	da67      	bge.n	800a986 <_dtoa_r+0x90e>
 800a8b6:	9b00      	ldr	r3, [sp, #0]
 800a8b8:	3b01      	subs	r3, #1
 800a8ba:	ee18 1a10 	vmov	r1, s16
 800a8be:	9300      	str	r3, [sp, #0]
 800a8c0:	220a      	movs	r2, #10
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	4620      	mov	r0, r4
 800a8c6:	f000 fa41 	bl	800ad4c <__multadd>
 800a8ca:	9b08      	ldr	r3, [sp, #32]
 800a8cc:	ee08 0a10 	vmov	s16, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f000 81b1 	beq.w	800ac38 <_dtoa_r+0xbc0>
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	4639      	mov	r1, r7
 800a8da:	220a      	movs	r2, #10
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f000 fa35 	bl	800ad4c <__multadd>
 800a8e2:	9b02      	ldr	r3, [sp, #8]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	4607      	mov	r7, r0
 800a8e8:	f300 808e 	bgt.w	800aa08 <_dtoa_r+0x990>
 800a8ec:	9b06      	ldr	r3, [sp, #24]
 800a8ee:	2b02      	cmp	r3, #2
 800a8f0:	dc51      	bgt.n	800a996 <_dtoa_r+0x91e>
 800a8f2:	e089      	b.n	800aa08 <_dtoa_r+0x990>
 800a8f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a8fa:	e74b      	b.n	800a794 <_dtoa_r+0x71c>
 800a8fc:	9b03      	ldr	r3, [sp, #12]
 800a8fe:	1e5e      	subs	r6, r3, #1
 800a900:	9b07      	ldr	r3, [sp, #28]
 800a902:	42b3      	cmp	r3, r6
 800a904:	bfbf      	itttt	lt
 800a906:	9b07      	ldrlt	r3, [sp, #28]
 800a908:	9607      	strlt	r6, [sp, #28]
 800a90a:	1af2      	sublt	r2, r6, r3
 800a90c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a90e:	bfb6      	itet	lt
 800a910:	189b      	addlt	r3, r3, r2
 800a912:	1b9e      	subge	r6, r3, r6
 800a914:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a916:	9b03      	ldr	r3, [sp, #12]
 800a918:	bfb8      	it	lt
 800a91a:	2600      	movlt	r6, #0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	bfb7      	itett	lt
 800a920:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a924:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a928:	1a9d      	sublt	r5, r3, r2
 800a92a:	2300      	movlt	r3, #0
 800a92c:	e734      	b.n	800a798 <_dtoa_r+0x720>
 800a92e:	9e07      	ldr	r6, [sp, #28]
 800a930:	9d04      	ldr	r5, [sp, #16]
 800a932:	9f08      	ldr	r7, [sp, #32]
 800a934:	e73b      	b.n	800a7ae <_dtoa_r+0x736>
 800a936:	9a07      	ldr	r2, [sp, #28]
 800a938:	e767      	b.n	800a80a <_dtoa_r+0x792>
 800a93a:	9b06      	ldr	r3, [sp, #24]
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	dc18      	bgt.n	800a972 <_dtoa_r+0x8fa>
 800a940:	f1ba 0f00 	cmp.w	sl, #0
 800a944:	d115      	bne.n	800a972 <_dtoa_r+0x8fa>
 800a946:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a94a:	b993      	cbnz	r3, 800a972 <_dtoa_r+0x8fa>
 800a94c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a950:	0d1b      	lsrs	r3, r3, #20
 800a952:	051b      	lsls	r3, r3, #20
 800a954:	b183      	cbz	r3, 800a978 <_dtoa_r+0x900>
 800a956:	9b04      	ldr	r3, [sp, #16]
 800a958:	3301      	adds	r3, #1
 800a95a:	9304      	str	r3, [sp, #16]
 800a95c:	9b05      	ldr	r3, [sp, #20]
 800a95e:	3301      	adds	r3, #1
 800a960:	9305      	str	r3, [sp, #20]
 800a962:	f04f 0801 	mov.w	r8, #1
 800a966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a968:	2b00      	cmp	r3, #0
 800a96a:	f47f af6a 	bne.w	800a842 <_dtoa_r+0x7ca>
 800a96e:	2001      	movs	r0, #1
 800a970:	e76f      	b.n	800a852 <_dtoa_r+0x7da>
 800a972:	f04f 0800 	mov.w	r8, #0
 800a976:	e7f6      	b.n	800a966 <_dtoa_r+0x8ee>
 800a978:	4698      	mov	r8, r3
 800a97a:	e7f4      	b.n	800a966 <_dtoa_r+0x8ee>
 800a97c:	f43f af7d 	beq.w	800a87a <_dtoa_r+0x802>
 800a980:	4618      	mov	r0, r3
 800a982:	301c      	adds	r0, #28
 800a984:	e772      	b.n	800a86c <_dtoa_r+0x7f4>
 800a986:	9b03      	ldr	r3, [sp, #12]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	dc37      	bgt.n	800a9fc <_dtoa_r+0x984>
 800a98c:	9b06      	ldr	r3, [sp, #24]
 800a98e:	2b02      	cmp	r3, #2
 800a990:	dd34      	ble.n	800a9fc <_dtoa_r+0x984>
 800a992:	9b03      	ldr	r3, [sp, #12]
 800a994:	9302      	str	r3, [sp, #8]
 800a996:	9b02      	ldr	r3, [sp, #8]
 800a998:	b96b      	cbnz	r3, 800a9b6 <_dtoa_r+0x93e>
 800a99a:	4631      	mov	r1, r6
 800a99c:	2205      	movs	r2, #5
 800a99e:	4620      	mov	r0, r4
 800a9a0:	f000 f9d4 	bl	800ad4c <__multadd>
 800a9a4:	4601      	mov	r1, r0
 800a9a6:	4606      	mov	r6, r0
 800a9a8:	ee18 0a10 	vmov	r0, s16
 800a9ac:	f000 fbee 	bl	800b18c <__mcmp>
 800a9b0:	2800      	cmp	r0, #0
 800a9b2:	f73f adbb 	bgt.w	800a52c <_dtoa_r+0x4b4>
 800a9b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9b8:	9d01      	ldr	r5, [sp, #4]
 800a9ba:	43db      	mvns	r3, r3
 800a9bc:	9300      	str	r3, [sp, #0]
 800a9be:	f04f 0800 	mov.w	r8, #0
 800a9c2:	4631      	mov	r1, r6
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	f000 f99f 	bl	800ad08 <_Bfree>
 800a9ca:	2f00      	cmp	r7, #0
 800a9cc:	f43f aea4 	beq.w	800a718 <_dtoa_r+0x6a0>
 800a9d0:	f1b8 0f00 	cmp.w	r8, #0
 800a9d4:	d005      	beq.n	800a9e2 <_dtoa_r+0x96a>
 800a9d6:	45b8      	cmp	r8, r7
 800a9d8:	d003      	beq.n	800a9e2 <_dtoa_r+0x96a>
 800a9da:	4641      	mov	r1, r8
 800a9dc:	4620      	mov	r0, r4
 800a9de:	f000 f993 	bl	800ad08 <_Bfree>
 800a9e2:	4639      	mov	r1, r7
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	f000 f98f 	bl	800ad08 <_Bfree>
 800a9ea:	e695      	b.n	800a718 <_dtoa_r+0x6a0>
 800a9ec:	2600      	movs	r6, #0
 800a9ee:	4637      	mov	r7, r6
 800a9f0:	e7e1      	b.n	800a9b6 <_dtoa_r+0x93e>
 800a9f2:	9700      	str	r7, [sp, #0]
 800a9f4:	4637      	mov	r7, r6
 800a9f6:	e599      	b.n	800a52c <_dtoa_r+0x4b4>
 800a9f8:	40240000 	.word	0x40240000
 800a9fc:	9b08      	ldr	r3, [sp, #32]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f000 80ca 	beq.w	800ab98 <_dtoa_r+0xb20>
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	9302      	str	r3, [sp, #8]
 800aa08:	2d00      	cmp	r5, #0
 800aa0a:	dd05      	ble.n	800aa18 <_dtoa_r+0x9a0>
 800aa0c:	4639      	mov	r1, r7
 800aa0e:	462a      	mov	r2, r5
 800aa10:	4620      	mov	r0, r4
 800aa12:	f000 fb4b 	bl	800b0ac <__lshift>
 800aa16:	4607      	mov	r7, r0
 800aa18:	f1b8 0f00 	cmp.w	r8, #0
 800aa1c:	d05b      	beq.n	800aad6 <_dtoa_r+0xa5e>
 800aa1e:	6879      	ldr	r1, [r7, #4]
 800aa20:	4620      	mov	r0, r4
 800aa22:	f000 f931 	bl	800ac88 <_Balloc>
 800aa26:	4605      	mov	r5, r0
 800aa28:	b928      	cbnz	r0, 800aa36 <_dtoa_r+0x9be>
 800aa2a:	4b87      	ldr	r3, [pc, #540]	; (800ac48 <_dtoa_r+0xbd0>)
 800aa2c:	4602      	mov	r2, r0
 800aa2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800aa32:	f7ff bb3b 	b.w	800a0ac <_dtoa_r+0x34>
 800aa36:	693a      	ldr	r2, [r7, #16]
 800aa38:	3202      	adds	r2, #2
 800aa3a:	0092      	lsls	r2, r2, #2
 800aa3c:	f107 010c 	add.w	r1, r7, #12
 800aa40:	300c      	adds	r0, #12
 800aa42:	f000 f913 	bl	800ac6c <memcpy>
 800aa46:	2201      	movs	r2, #1
 800aa48:	4629      	mov	r1, r5
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	f000 fb2e 	bl	800b0ac <__lshift>
 800aa50:	9b01      	ldr	r3, [sp, #4]
 800aa52:	f103 0901 	add.w	r9, r3, #1
 800aa56:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800aa5a:	4413      	add	r3, r2
 800aa5c:	9305      	str	r3, [sp, #20]
 800aa5e:	f00a 0301 	and.w	r3, sl, #1
 800aa62:	46b8      	mov	r8, r7
 800aa64:	9304      	str	r3, [sp, #16]
 800aa66:	4607      	mov	r7, r0
 800aa68:	4631      	mov	r1, r6
 800aa6a:	ee18 0a10 	vmov	r0, s16
 800aa6e:	f7ff fa77 	bl	8009f60 <quorem>
 800aa72:	4641      	mov	r1, r8
 800aa74:	9002      	str	r0, [sp, #8]
 800aa76:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aa7a:	ee18 0a10 	vmov	r0, s16
 800aa7e:	f000 fb85 	bl	800b18c <__mcmp>
 800aa82:	463a      	mov	r2, r7
 800aa84:	9003      	str	r0, [sp, #12]
 800aa86:	4631      	mov	r1, r6
 800aa88:	4620      	mov	r0, r4
 800aa8a:	f000 fb9b 	bl	800b1c4 <__mdiff>
 800aa8e:	68c2      	ldr	r2, [r0, #12]
 800aa90:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800aa94:	4605      	mov	r5, r0
 800aa96:	bb02      	cbnz	r2, 800aada <_dtoa_r+0xa62>
 800aa98:	4601      	mov	r1, r0
 800aa9a:	ee18 0a10 	vmov	r0, s16
 800aa9e:	f000 fb75 	bl	800b18c <__mcmp>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	4629      	mov	r1, r5
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	9207      	str	r2, [sp, #28]
 800aaaa:	f000 f92d 	bl	800ad08 <_Bfree>
 800aaae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800aab2:	ea43 0102 	orr.w	r1, r3, r2
 800aab6:	9b04      	ldr	r3, [sp, #16]
 800aab8:	430b      	orrs	r3, r1
 800aaba:	464d      	mov	r5, r9
 800aabc:	d10f      	bne.n	800aade <_dtoa_r+0xa66>
 800aabe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aac2:	d02a      	beq.n	800ab1a <_dtoa_r+0xaa2>
 800aac4:	9b03      	ldr	r3, [sp, #12]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	dd02      	ble.n	800aad0 <_dtoa_r+0xa58>
 800aaca:	9b02      	ldr	r3, [sp, #8]
 800aacc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aad0:	f88b a000 	strb.w	sl, [fp]
 800aad4:	e775      	b.n	800a9c2 <_dtoa_r+0x94a>
 800aad6:	4638      	mov	r0, r7
 800aad8:	e7ba      	b.n	800aa50 <_dtoa_r+0x9d8>
 800aada:	2201      	movs	r2, #1
 800aadc:	e7e2      	b.n	800aaa4 <_dtoa_r+0xa2c>
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	db04      	blt.n	800aaee <_dtoa_r+0xa76>
 800aae4:	9906      	ldr	r1, [sp, #24]
 800aae6:	430b      	orrs	r3, r1
 800aae8:	9904      	ldr	r1, [sp, #16]
 800aaea:	430b      	orrs	r3, r1
 800aaec:	d122      	bne.n	800ab34 <_dtoa_r+0xabc>
 800aaee:	2a00      	cmp	r2, #0
 800aaf0:	ddee      	ble.n	800aad0 <_dtoa_r+0xa58>
 800aaf2:	ee18 1a10 	vmov	r1, s16
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	4620      	mov	r0, r4
 800aafa:	f000 fad7 	bl	800b0ac <__lshift>
 800aafe:	4631      	mov	r1, r6
 800ab00:	ee08 0a10 	vmov	s16, r0
 800ab04:	f000 fb42 	bl	800b18c <__mcmp>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	dc03      	bgt.n	800ab14 <_dtoa_r+0xa9c>
 800ab0c:	d1e0      	bne.n	800aad0 <_dtoa_r+0xa58>
 800ab0e:	f01a 0f01 	tst.w	sl, #1
 800ab12:	d0dd      	beq.n	800aad0 <_dtoa_r+0xa58>
 800ab14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ab18:	d1d7      	bne.n	800aaca <_dtoa_r+0xa52>
 800ab1a:	2339      	movs	r3, #57	; 0x39
 800ab1c:	f88b 3000 	strb.w	r3, [fp]
 800ab20:	462b      	mov	r3, r5
 800ab22:	461d      	mov	r5, r3
 800ab24:	3b01      	subs	r3, #1
 800ab26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab2a:	2a39      	cmp	r2, #57	; 0x39
 800ab2c:	d071      	beq.n	800ac12 <_dtoa_r+0xb9a>
 800ab2e:	3201      	adds	r2, #1
 800ab30:	701a      	strb	r2, [r3, #0]
 800ab32:	e746      	b.n	800a9c2 <_dtoa_r+0x94a>
 800ab34:	2a00      	cmp	r2, #0
 800ab36:	dd07      	ble.n	800ab48 <_dtoa_r+0xad0>
 800ab38:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ab3c:	d0ed      	beq.n	800ab1a <_dtoa_r+0xaa2>
 800ab3e:	f10a 0301 	add.w	r3, sl, #1
 800ab42:	f88b 3000 	strb.w	r3, [fp]
 800ab46:	e73c      	b.n	800a9c2 <_dtoa_r+0x94a>
 800ab48:	9b05      	ldr	r3, [sp, #20]
 800ab4a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ab4e:	4599      	cmp	r9, r3
 800ab50:	d047      	beq.n	800abe2 <_dtoa_r+0xb6a>
 800ab52:	ee18 1a10 	vmov	r1, s16
 800ab56:	2300      	movs	r3, #0
 800ab58:	220a      	movs	r2, #10
 800ab5a:	4620      	mov	r0, r4
 800ab5c:	f000 f8f6 	bl	800ad4c <__multadd>
 800ab60:	45b8      	cmp	r8, r7
 800ab62:	ee08 0a10 	vmov	s16, r0
 800ab66:	f04f 0300 	mov.w	r3, #0
 800ab6a:	f04f 020a 	mov.w	r2, #10
 800ab6e:	4641      	mov	r1, r8
 800ab70:	4620      	mov	r0, r4
 800ab72:	d106      	bne.n	800ab82 <_dtoa_r+0xb0a>
 800ab74:	f000 f8ea 	bl	800ad4c <__multadd>
 800ab78:	4680      	mov	r8, r0
 800ab7a:	4607      	mov	r7, r0
 800ab7c:	f109 0901 	add.w	r9, r9, #1
 800ab80:	e772      	b.n	800aa68 <_dtoa_r+0x9f0>
 800ab82:	f000 f8e3 	bl	800ad4c <__multadd>
 800ab86:	4639      	mov	r1, r7
 800ab88:	4680      	mov	r8, r0
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	220a      	movs	r2, #10
 800ab8e:	4620      	mov	r0, r4
 800ab90:	f000 f8dc 	bl	800ad4c <__multadd>
 800ab94:	4607      	mov	r7, r0
 800ab96:	e7f1      	b.n	800ab7c <_dtoa_r+0xb04>
 800ab98:	9b03      	ldr	r3, [sp, #12]
 800ab9a:	9302      	str	r3, [sp, #8]
 800ab9c:	9d01      	ldr	r5, [sp, #4]
 800ab9e:	ee18 0a10 	vmov	r0, s16
 800aba2:	4631      	mov	r1, r6
 800aba4:	f7ff f9dc 	bl	8009f60 <quorem>
 800aba8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800abac:	9b01      	ldr	r3, [sp, #4]
 800abae:	f805 ab01 	strb.w	sl, [r5], #1
 800abb2:	1aea      	subs	r2, r5, r3
 800abb4:	9b02      	ldr	r3, [sp, #8]
 800abb6:	4293      	cmp	r3, r2
 800abb8:	dd09      	ble.n	800abce <_dtoa_r+0xb56>
 800abba:	ee18 1a10 	vmov	r1, s16
 800abbe:	2300      	movs	r3, #0
 800abc0:	220a      	movs	r2, #10
 800abc2:	4620      	mov	r0, r4
 800abc4:	f000 f8c2 	bl	800ad4c <__multadd>
 800abc8:	ee08 0a10 	vmov	s16, r0
 800abcc:	e7e7      	b.n	800ab9e <_dtoa_r+0xb26>
 800abce:	9b02      	ldr	r3, [sp, #8]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	bfc8      	it	gt
 800abd4:	461d      	movgt	r5, r3
 800abd6:	9b01      	ldr	r3, [sp, #4]
 800abd8:	bfd8      	it	le
 800abda:	2501      	movle	r5, #1
 800abdc:	441d      	add	r5, r3
 800abde:	f04f 0800 	mov.w	r8, #0
 800abe2:	ee18 1a10 	vmov	r1, s16
 800abe6:	2201      	movs	r2, #1
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fa5f 	bl	800b0ac <__lshift>
 800abee:	4631      	mov	r1, r6
 800abf0:	ee08 0a10 	vmov	s16, r0
 800abf4:	f000 faca 	bl	800b18c <__mcmp>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	dc91      	bgt.n	800ab20 <_dtoa_r+0xaa8>
 800abfc:	d102      	bne.n	800ac04 <_dtoa_r+0xb8c>
 800abfe:	f01a 0f01 	tst.w	sl, #1
 800ac02:	d18d      	bne.n	800ab20 <_dtoa_r+0xaa8>
 800ac04:	462b      	mov	r3, r5
 800ac06:	461d      	mov	r5, r3
 800ac08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac0c:	2a30      	cmp	r2, #48	; 0x30
 800ac0e:	d0fa      	beq.n	800ac06 <_dtoa_r+0xb8e>
 800ac10:	e6d7      	b.n	800a9c2 <_dtoa_r+0x94a>
 800ac12:	9a01      	ldr	r2, [sp, #4]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d184      	bne.n	800ab22 <_dtoa_r+0xaaa>
 800ac18:	9b00      	ldr	r3, [sp, #0]
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	9300      	str	r3, [sp, #0]
 800ac1e:	2331      	movs	r3, #49	; 0x31
 800ac20:	7013      	strb	r3, [r2, #0]
 800ac22:	e6ce      	b.n	800a9c2 <_dtoa_r+0x94a>
 800ac24:	4b09      	ldr	r3, [pc, #36]	; (800ac4c <_dtoa_r+0xbd4>)
 800ac26:	f7ff ba95 	b.w	800a154 <_dtoa_r+0xdc>
 800ac2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	f47f aa6e 	bne.w	800a10e <_dtoa_r+0x96>
 800ac32:	4b07      	ldr	r3, [pc, #28]	; (800ac50 <_dtoa_r+0xbd8>)
 800ac34:	f7ff ba8e 	b.w	800a154 <_dtoa_r+0xdc>
 800ac38:	9b02      	ldr	r3, [sp, #8]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	dcae      	bgt.n	800ab9c <_dtoa_r+0xb24>
 800ac3e:	9b06      	ldr	r3, [sp, #24]
 800ac40:	2b02      	cmp	r3, #2
 800ac42:	f73f aea8 	bgt.w	800a996 <_dtoa_r+0x91e>
 800ac46:	e7a9      	b.n	800ab9c <_dtoa_r+0xb24>
 800ac48:	0800c573 	.word	0x0800c573
 800ac4c:	0800c4d0 	.word	0x0800c4d0
 800ac50:	0800c4f4 	.word	0x0800c4f4

0800ac54 <_localeconv_r>:
 800ac54:	4800      	ldr	r0, [pc, #0]	; (800ac58 <_localeconv_r+0x4>)
 800ac56:	4770      	bx	lr
 800ac58:	20000160 	.word	0x20000160

0800ac5c <malloc>:
 800ac5c:	4b02      	ldr	r3, [pc, #8]	; (800ac68 <malloc+0xc>)
 800ac5e:	4601      	mov	r1, r0
 800ac60:	6818      	ldr	r0, [r3, #0]
 800ac62:	f000 bc17 	b.w	800b494 <_malloc_r>
 800ac66:	bf00      	nop
 800ac68:	2000000c 	.word	0x2000000c

0800ac6c <memcpy>:
 800ac6c:	440a      	add	r2, r1
 800ac6e:	4291      	cmp	r1, r2
 800ac70:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ac74:	d100      	bne.n	800ac78 <memcpy+0xc>
 800ac76:	4770      	bx	lr
 800ac78:	b510      	push	{r4, lr}
 800ac7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac82:	4291      	cmp	r1, r2
 800ac84:	d1f9      	bne.n	800ac7a <memcpy+0xe>
 800ac86:	bd10      	pop	{r4, pc}

0800ac88 <_Balloc>:
 800ac88:	b570      	push	{r4, r5, r6, lr}
 800ac8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ac8c:	4604      	mov	r4, r0
 800ac8e:	460d      	mov	r5, r1
 800ac90:	b976      	cbnz	r6, 800acb0 <_Balloc+0x28>
 800ac92:	2010      	movs	r0, #16
 800ac94:	f7ff ffe2 	bl	800ac5c <malloc>
 800ac98:	4602      	mov	r2, r0
 800ac9a:	6260      	str	r0, [r4, #36]	; 0x24
 800ac9c:	b920      	cbnz	r0, 800aca8 <_Balloc+0x20>
 800ac9e:	4b18      	ldr	r3, [pc, #96]	; (800ad00 <_Balloc+0x78>)
 800aca0:	4818      	ldr	r0, [pc, #96]	; (800ad04 <_Balloc+0x7c>)
 800aca2:	2166      	movs	r1, #102	; 0x66
 800aca4:	f000 fdd6 	bl	800b854 <__assert_func>
 800aca8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acac:	6006      	str	r6, [r0, #0]
 800acae:	60c6      	str	r6, [r0, #12]
 800acb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800acb2:	68f3      	ldr	r3, [r6, #12]
 800acb4:	b183      	cbz	r3, 800acd8 <_Balloc+0x50>
 800acb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acb8:	68db      	ldr	r3, [r3, #12]
 800acba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800acbe:	b9b8      	cbnz	r0, 800acf0 <_Balloc+0x68>
 800acc0:	2101      	movs	r1, #1
 800acc2:	fa01 f605 	lsl.w	r6, r1, r5
 800acc6:	1d72      	adds	r2, r6, #5
 800acc8:	0092      	lsls	r2, r2, #2
 800acca:	4620      	mov	r0, r4
 800accc:	f000 fb60 	bl	800b390 <_calloc_r>
 800acd0:	b160      	cbz	r0, 800acec <_Balloc+0x64>
 800acd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800acd6:	e00e      	b.n	800acf6 <_Balloc+0x6e>
 800acd8:	2221      	movs	r2, #33	; 0x21
 800acda:	2104      	movs	r1, #4
 800acdc:	4620      	mov	r0, r4
 800acde:	f000 fb57 	bl	800b390 <_calloc_r>
 800ace2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ace4:	60f0      	str	r0, [r6, #12]
 800ace6:	68db      	ldr	r3, [r3, #12]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1e4      	bne.n	800acb6 <_Balloc+0x2e>
 800acec:	2000      	movs	r0, #0
 800acee:	bd70      	pop	{r4, r5, r6, pc}
 800acf0:	6802      	ldr	r2, [r0, #0]
 800acf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800acf6:	2300      	movs	r3, #0
 800acf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800acfc:	e7f7      	b.n	800acee <_Balloc+0x66>
 800acfe:	bf00      	nop
 800ad00:	0800c501 	.word	0x0800c501
 800ad04:	0800c584 	.word	0x0800c584

0800ad08 <_Bfree>:
 800ad08:	b570      	push	{r4, r5, r6, lr}
 800ad0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ad0c:	4605      	mov	r5, r0
 800ad0e:	460c      	mov	r4, r1
 800ad10:	b976      	cbnz	r6, 800ad30 <_Bfree+0x28>
 800ad12:	2010      	movs	r0, #16
 800ad14:	f7ff ffa2 	bl	800ac5c <malloc>
 800ad18:	4602      	mov	r2, r0
 800ad1a:	6268      	str	r0, [r5, #36]	; 0x24
 800ad1c:	b920      	cbnz	r0, 800ad28 <_Bfree+0x20>
 800ad1e:	4b09      	ldr	r3, [pc, #36]	; (800ad44 <_Bfree+0x3c>)
 800ad20:	4809      	ldr	r0, [pc, #36]	; (800ad48 <_Bfree+0x40>)
 800ad22:	218a      	movs	r1, #138	; 0x8a
 800ad24:	f000 fd96 	bl	800b854 <__assert_func>
 800ad28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad2c:	6006      	str	r6, [r0, #0]
 800ad2e:	60c6      	str	r6, [r0, #12]
 800ad30:	b13c      	cbz	r4, 800ad42 <_Bfree+0x3a>
 800ad32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ad34:	6862      	ldr	r2, [r4, #4]
 800ad36:	68db      	ldr	r3, [r3, #12]
 800ad38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad3c:	6021      	str	r1, [r4, #0]
 800ad3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ad42:	bd70      	pop	{r4, r5, r6, pc}
 800ad44:	0800c501 	.word	0x0800c501
 800ad48:	0800c584 	.word	0x0800c584

0800ad4c <__multadd>:
 800ad4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad50:	690d      	ldr	r5, [r1, #16]
 800ad52:	4607      	mov	r7, r0
 800ad54:	460c      	mov	r4, r1
 800ad56:	461e      	mov	r6, r3
 800ad58:	f101 0c14 	add.w	ip, r1, #20
 800ad5c:	2000      	movs	r0, #0
 800ad5e:	f8dc 3000 	ldr.w	r3, [ip]
 800ad62:	b299      	uxth	r1, r3
 800ad64:	fb02 6101 	mla	r1, r2, r1, r6
 800ad68:	0c1e      	lsrs	r6, r3, #16
 800ad6a:	0c0b      	lsrs	r3, r1, #16
 800ad6c:	fb02 3306 	mla	r3, r2, r6, r3
 800ad70:	b289      	uxth	r1, r1
 800ad72:	3001      	adds	r0, #1
 800ad74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad78:	4285      	cmp	r5, r0
 800ad7a:	f84c 1b04 	str.w	r1, [ip], #4
 800ad7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad82:	dcec      	bgt.n	800ad5e <__multadd+0x12>
 800ad84:	b30e      	cbz	r6, 800adca <__multadd+0x7e>
 800ad86:	68a3      	ldr	r3, [r4, #8]
 800ad88:	42ab      	cmp	r3, r5
 800ad8a:	dc19      	bgt.n	800adc0 <__multadd+0x74>
 800ad8c:	6861      	ldr	r1, [r4, #4]
 800ad8e:	4638      	mov	r0, r7
 800ad90:	3101      	adds	r1, #1
 800ad92:	f7ff ff79 	bl	800ac88 <_Balloc>
 800ad96:	4680      	mov	r8, r0
 800ad98:	b928      	cbnz	r0, 800ada6 <__multadd+0x5a>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	4b0c      	ldr	r3, [pc, #48]	; (800add0 <__multadd+0x84>)
 800ad9e:	480d      	ldr	r0, [pc, #52]	; (800add4 <__multadd+0x88>)
 800ada0:	21b5      	movs	r1, #181	; 0xb5
 800ada2:	f000 fd57 	bl	800b854 <__assert_func>
 800ada6:	6922      	ldr	r2, [r4, #16]
 800ada8:	3202      	adds	r2, #2
 800adaa:	f104 010c 	add.w	r1, r4, #12
 800adae:	0092      	lsls	r2, r2, #2
 800adb0:	300c      	adds	r0, #12
 800adb2:	f7ff ff5b 	bl	800ac6c <memcpy>
 800adb6:	4621      	mov	r1, r4
 800adb8:	4638      	mov	r0, r7
 800adba:	f7ff ffa5 	bl	800ad08 <_Bfree>
 800adbe:	4644      	mov	r4, r8
 800adc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800adc4:	3501      	adds	r5, #1
 800adc6:	615e      	str	r6, [r3, #20]
 800adc8:	6125      	str	r5, [r4, #16]
 800adca:	4620      	mov	r0, r4
 800adcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add0:	0800c573 	.word	0x0800c573
 800add4:	0800c584 	.word	0x0800c584

0800add8 <__hi0bits>:
 800add8:	0c03      	lsrs	r3, r0, #16
 800adda:	041b      	lsls	r3, r3, #16
 800addc:	b9d3      	cbnz	r3, 800ae14 <__hi0bits+0x3c>
 800adde:	0400      	lsls	r0, r0, #16
 800ade0:	2310      	movs	r3, #16
 800ade2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ade6:	bf04      	itt	eq
 800ade8:	0200      	lsleq	r0, r0, #8
 800adea:	3308      	addeq	r3, #8
 800adec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800adf0:	bf04      	itt	eq
 800adf2:	0100      	lsleq	r0, r0, #4
 800adf4:	3304      	addeq	r3, #4
 800adf6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800adfa:	bf04      	itt	eq
 800adfc:	0080      	lsleq	r0, r0, #2
 800adfe:	3302      	addeq	r3, #2
 800ae00:	2800      	cmp	r0, #0
 800ae02:	db05      	blt.n	800ae10 <__hi0bits+0x38>
 800ae04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ae08:	f103 0301 	add.w	r3, r3, #1
 800ae0c:	bf08      	it	eq
 800ae0e:	2320      	moveq	r3, #32
 800ae10:	4618      	mov	r0, r3
 800ae12:	4770      	bx	lr
 800ae14:	2300      	movs	r3, #0
 800ae16:	e7e4      	b.n	800ade2 <__hi0bits+0xa>

0800ae18 <__lo0bits>:
 800ae18:	6803      	ldr	r3, [r0, #0]
 800ae1a:	f013 0207 	ands.w	r2, r3, #7
 800ae1e:	4601      	mov	r1, r0
 800ae20:	d00b      	beq.n	800ae3a <__lo0bits+0x22>
 800ae22:	07da      	lsls	r2, r3, #31
 800ae24:	d423      	bmi.n	800ae6e <__lo0bits+0x56>
 800ae26:	0798      	lsls	r0, r3, #30
 800ae28:	bf49      	itett	mi
 800ae2a:	085b      	lsrmi	r3, r3, #1
 800ae2c:	089b      	lsrpl	r3, r3, #2
 800ae2e:	2001      	movmi	r0, #1
 800ae30:	600b      	strmi	r3, [r1, #0]
 800ae32:	bf5c      	itt	pl
 800ae34:	600b      	strpl	r3, [r1, #0]
 800ae36:	2002      	movpl	r0, #2
 800ae38:	4770      	bx	lr
 800ae3a:	b298      	uxth	r0, r3
 800ae3c:	b9a8      	cbnz	r0, 800ae6a <__lo0bits+0x52>
 800ae3e:	0c1b      	lsrs	r3, r3, #16
 800ae40:	2010      	movs	r0, #16
 800ae42:	b2da      	uxtb	r2, r3
 800ae44:	b90a      	cbnz	r2, 800ae4a <__lo0bits+0x32>
 800ae46:	3008      	adds	r0, #8
 800ae48:	0a1b      	lsrs	r3, r3, #8
 800ae4a:	071a      	lsls	r2, r3, #28
 800ae4c:	bf04      	itt	eq
 800ae4e:	091b      	lsreq	r3, r3, #4
 800ae50:	3004      	addeq	r0, #4
 800ae52:	079a      	lsls	r2, r3, #30
 800ae54:	bf04      	itt	eq
 800ae56:	089b      	lsreq	r3, r3, #2
 800ae58:	3002      	addeq	r0, #2
 800ae5a:	07da      	lsls	r2, r3, #31
 800ae5c:	d403      	bmi.n	800ae66 <__lo0bits+0x4e>
 800ae5e:	085b      	lsrs	r3, r3, #1
 800ae60:	f100 0001 	add.w	r0, r0, #1
 800ae64:	d005      	beq.n	800ae72 <__lo0bits+0x5a>
 800ae66:	600b      	str	r3, [r1, #0]
 800ae68:	4770      	bx	lr
 800ae6a:	4610      	mov	r0, r2
 800ae6c:	e7e9      	b.n	800ae42 <__lo0bits+0x2a>
 800ae6e:	2000      	movs	r0, #0
 800ae70:	4770      	bx	lr
 800ae72:	2020      	movs	r0, #32
 800ae74:	4770      	bx	lr
	...

0800ae78 <__i2b>:
 800ae78:	b510      	push	{r4, lr}
 800ae7a:	460c      	mov	r4, r1
 800ae7c:	2101      	movs	r1, #1
 800ae7e:	f7ff ff03 	bl	800ac88 <_Balloc>
 800ae82:	4602      	mov	r2, r0
 800ae84:	b928      	cbnz	r0, 800ae92 <__i2b+0x1a>
 800ae86:	4b05      	ldr	r3, [pc, #20]	; (800ae9c <__i2b+0x24>)
 800ae88:	4805      	ldr	r0, [pc, #20]	; (800aea0 <__i2b+0x28>)
 800ae8a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ae8e:	f000 fce1 	bl	800b854 <__assert_func>
 800ae92:	2301      	movs	r3, #1
 800ae94:	6144      	str	r4, [r0, #20]
 800ae96:	6103      	str	r3, [r0, #16]
 800ae98:	bd10      	pop	{r4, pc}
 800ae9a:	bf00      	nop
 800ae9c:	0800c573 	.word	0x0800c573
 800aea0:	0800c584 	.word	0x0800c584

0800aea4 <__multiply>:
 800aea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aea8:	4691      	mov	r9, r2
 800aeaa:	690a      	ldr	r2, [r1, #16]
 800aeac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	bfb8      	it	lt
 800aeb4:	460b      	movlt	r3, r1
 800aeb6:	460c      	mov	r4, r1
 800aeb8:	bfbc      	itt	lt
 800aeba:	464c      	movlt	r4, r9
 800aebc:	4699      	movlt	r9, r3
 800aebe:	6927      	ldr	r7, [r4, #16]
 800aec0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aec4:	68a3      	ldr	r3, [r4, #8]
 800aec6:	6861      	ldr	r1, [r4, #4]
 800aec8:	eb07 060a 	add.w	r6, r7, sl
 800aecc:	42b3      	cmp	r3, r6
 800aece:	b085      	sub	sp, #20
 800aed0:	bfb8      	it	lt
 800aed2:	3101      	addlt	r1, #1
 800aed4:	f7ff fed8 	bl	800ac88 <_Balloc>
 800aed8:	b930      	cbnz	r0, 800aee8 <__multiply+0x44>
 800aeda:	4602      	mov	r2, r0
 800aedc:	4b44      	ldr	r3, [pc, #272]	; (800aff0 <__multiply+0x14c>)
 800aede:	4845      	ldr	r0, [pc, #276]	; (800aff4 <__multiply+0x150>)
 800aee0:	f240 115d 	movw	r1, #349	; 0x15d
 800aee4:	f000 fcb6 	bl	800b854 <__assert_func>
 800aee8:	f100 0514 	add.w	r5, r0, #20
 800aeec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aef0:	462b      	mov	r3, r5
 800aef2:	2200      	movs	r2, #0
 800aef4:	4543      	cmp	r3, r8
 800aef6:	d321      	bcc.n	800af3c <__multiply+0x98>
 800aef8:	f104 0314 	add.w	r3, r4, #20
 800aefc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800af00:	f109 0314 	add.w	r3, r9, #20
 800af04:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800af08:	9202      	str	r2, [sp, #8]
 800af0a:	1b3a      	subs	r2, r7, r4
 800af0c:	3a15      	subs	r2, #21
 800af0e:	f022 0203 	bic.w	r2, r2, #3
 800af12:	3204      	adds	r2, #4
 800af14:	f104 0115 	add.w	r1, r4, #21
 800af18:	428f      	cmp	r7, r1
 800af1a:	bf38      	it	cc
 800af1c:	2204      	movcc	r2, #4
 800af1e:	9201      	str	r2, [sp, #4]
 800af20:	9a02      	ldr	r2, [sp, #8]
 800af22:	9303      	str	r3, [sp, #12]
 800af24:	429a      	cmp	r2, r3
 800af26:	d80c      	bhi.n	800af42 <__multiply+0x9e>
 800af28:	2e00      	cmp	r6, #0
 800af2a:	dd03      	ble.n	800af34 <__multiply+0x90>
 800af2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800af30:	2b00      	cmp	r3, #0
 800af32:	d05a      	beq.n	800afea <__multiply+0x146>
 800af34:	6106      	str	r6, [r0, #16]
 800af36:	b005      	add	sp, #20
 800af38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af3c:	f843 2b04 	str.w	r2, [r3], #4
 800af40:	e7d8      	b.n	800aef4 <__multiply+0x50>
 800af42:	f8b3 a000 	ldrh.w	sl, [r3]
 800af46:	f1ba 0f00 	cmp.w	sl, #0
 800af4a:	d024      	beq.n	800af96 <__multiply+0xf2>
 800af4c:	f104 0e14 	add.w	lr, r4, #20
 800af50:	46a9      	mov	r9, r5
 800af52:	f04f 0c00 	mov.w	ip, #0
 800af56:	f85e 2b04 	ldr.w	r2, [lr], #4
 800af5a:	f8d9 1000 	ldr.w	r1, [r9]
 800af5e:	fa1f fb82 	uxth.w	fp, r2
 800af62:	b289      	uxth	r1, r1
 800af64:	fb0a 110b 	mla	r1, sl, fp, r1
 800af68:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800af6c:	f8d9 2000 	ldr.w	r2, [r9]
 800af70:	4461      	add	r1, ip
 800af72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af76:	fb0a c20b 	mla	r2, sl, fp, ip
 800af7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800af7e:	b289      	uxth	r1, r1
 800af80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800af84:	4577      	cmp	r7, lr
 800af86:	f849 1b04 	str.w	r1, [r9], #4
 800af8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af8e:	d8e2      	bhi.n	800af56 <__multiply+0xb2>
 800af90:	9a01      	ldr	r2, [sp, #4]
 800af92:	f845 c002 	str.w	ip, [r5, r2]
 800af96:	9a03      	ldr	r2, [sp, #12]
 800af98:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800af9c:	3304      	adds	r3, #4
 800af9e:	f1b9 0f00 	cmp.w	r9, #0
 800afa2:	d020      	beq.n	800afe6 <__multiply+0x142>
 800afa4:	6829      	ldr	r1, [r5, #0]
 800afa6:	f104 0c14 	add.w	ip, r4, #20
 800afaa:	46ae      	mov	lr, r5
 800afac:	f04f 0a00 	mov.w	sl, #0
 800afb0:	f8bc b000 	ldrh.w	fp, [ip]
 800afb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800afb8:	fb09 220b 	mla	r2, r9, fp, r2
 800afbc:	4492      	add	sl, r2
 800afbe:	b289      	uxth	r1, r1
 800afc0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800afc4:	f84e 1b04 	str.w	r1, [lr], #4
 800afc8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800afcc:	f8be 1000 	ldrh.w	r1, [lr]
 800afd0:	0c12      	lsrs	r2, r2, #16
 800afd2:	fb09 1102 	mla	r1, r9, r2, r1
 800afd6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800afda:	4567      	cmp	r7, ip
 800afdc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800afe0:	d8e6      	bhi.n	800afb0 <__multiply+0x10c>
 800afe2:	9a01      	ldr	r2, [sp, #4]
 800afe4:	50a9      	str	r1, [r5, r2]
 800afe6:	3504      	adds	r5, #4
 800afe8:	e79a      	b.n	800af20 <__multiply+0x7c>
 800afea:	3e01      	subs	r6, #1
 800afec:	e79c      	b.n	800af28 <__multiply+0x84>
 800afee:	bf00      	nop
 800aff0:	0800c573 	.word	0x0800c573
 800aff4:	0800c584 	.word	0x0800c584

0800aff8 <__pow5mult>:
 800aff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800affc:	4615      	mov	r5, r2
 800affe:	f012 0203 	ands.w	r2, r2, #3
 800b002:	4606      	mov	r6, r0
 800b004:	460f      	mov	r7, r1
 800b006:	d007      	beq.n	800b018 <__pow5mult+0x20>
 800b008:	4c25      	ldr	r4, [pc, #148]	; (800b0a0 <__pow5mult+0xa8>)
 800b00a:	3a01      	subs	r2, #1
 800b00c:	2300      	movs	r3, #0
 800b00e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b012:	f7ff fe9b 	bl	800ad4c <__multadd>
 800b016:	4607      	mov	r7, r0
 800b018:	10ad      	asrs	r5, r5, #2
 800b01a:	d03d      	beq.n	800b098 <__pow5mult+0xa0>
 800b01c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b01e:	b97c      	cbnz	r4, 800b040 <__pow5mult+0x48>
 800b020:	2010      	movs	r0, #16
 800b022:	f7ff fe1b 	bl	800ac5c <malloc>
 800b026:	4602      	mov	r2, r0
 800b028:	6270      	str	r0, [r6, #36]	; 0x24
 800b02a:	b928      	cbnz	r0, 800b038 <__pow5mult+0x40>
 800b02c:	4b1d      	ldr	r3, [pc, #116]	; (800b0a4 <__pow5mult+0xac>)
 800b02e:	481e      	ldr	r0, [pc, #120]	; (800b0a8 <__pow5mult+0xb0>)
 800b030:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b034:	f000 fc0e 	bl	800b854 <__assert_func>
 800b038:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b03c:	6004      	str	r4, [r0, #0]
 800b03e:	60c4      	str	r4, [r0, #12]
 800b040:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b044:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b048:	b94c      	cbnz	r4, 800b05e <__pow5mult+0x66>
 800b04a:	f240 2171 	movw	r1, #625	; 0x271
 800b04e:	4630      	mov	r0, r6
 800b050:	f7ff ff12 	bl	800ae78 <__i2b>
 800b054:	2300      	movs	r3, #0
 800b056:	f8c8 0008 	str.w	r0, [r8, #8]
 800b05a:	4604      	mov	r4, r0
 800b05c:	6003      	str	r3, [r0, #0]
 800b05e:	f04f 0900 	mov.w	r9, #0
 800b062:	07eb      	lsls	r3, r5, #31
 800b064:	d50a      	bpl.n	800b07c <__pow5mult+0x84>
 800b066:	4639      	mov	r1, r7
 800b068:	4622      	mov	r2, r4
 800b06a:	4630      	mov	r0, r6
 800b06c:	f7ff ff1a 	bl	800aea4 <__multiply>
 800b070:	4639      	mov	r1, r7
 800b072:	4680      	mov	r8, r0
 800b074:	4630      	mov	r0, r6
 800b076:	f7ff fe47 	bl	800ad08 <_Bfree>
 800b07a:	4647      	mov	r7, r8
 800b07c:	106d      	asrs	r5, r5, #1
 800b07e:	d00b      	beq.n	800b098 <__pow5mult+0xa0>
 800b080:	6820      	ldr	r0, [r4, #0]
 800b082:	b938      	cbnz	r0, 800b094 <__pow5mult+0x9c>
 800b084:	4622      	mov	r2, r4
 800b086:	4621      	mov	r1, r4
 800b088:	4630      	mov	r0, r6
 800b08a:	f7ff ff0b 	bl	800aea4 <__multiply>
 800b08e:	6020      	str	r0, [r4, #0]
 800b090:	f8c0 9000 	str.w	r9, [r0]
 800b094:	4604      	mov	r4, r0
 800b096:	e7e4      	b.n	800b062 <__pow5mult+0x6a>
 800b098:	4638      	mov	r0, r7
 800b09a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b09e:	bf00      	nop
 800b0a0:	0800c6d0 	.word	0x0800c6d0
 800b0a4:	0800c501 	.word	0x0800c501
 800b0a8:	0800c584 	.word	0x0800c584

0800b0ac <__lshift>:
 800b0ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0b0:	460c      	mov	r4, r1
 800b0b2:	6849      	ldr	r1, [r1, #4]
 800b0b4:	6923      	ldr	r3, [r4, #16]
 800b0b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b0ba:	68a3      	ldr	r3, [r4, #8]
 800b0bc:	4607      	mov	r7, r0
 800b0be:	4691      	mov	r9, r2
 800b0c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0c4:	f108 0601 	add.w	r6, r8, #1
 800b0c8:	42b3      	cmp	r3, r6
 800b0ca:	db0b      	blt.n	800b0e4 <__lshift+0x38>
 800b0cc:	4638      	mov	r0, r7
 800b0ce:	f7ff fddb 	bl	800ac88 <_Balloc>
 800b0d2:	4605      	mov	r5, r0
 800b0d4:	b948      	cbnz	r0, 800b0ea <__lshift+0x3e>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	4b2a      	ldr	r3, [pc, #168]	; (800b184 <__lshift+0xd8>)
 800b0da:	482b      	ldr	r0, [pc, #172]	; (800b188 <__lshift+0xdc>)
 800b0dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b0e0:	f000 fbb8 	bl	800b854 <__assert_func>
 800b0e4:	3101      	adds	r1, #1
 800b0e6:	005b      	lsls	r3, r3, #1
 800b0e8:	e7ee      	b.n	800b0c8 <__lshift+0x1c>
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	f100 0114 	add.w	r1, r0, #20
 800b0f0:	f100 0210 	add.w	r2, r0, #16
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	4553      	cmp	r3, sl
 800b0f8:	db37      	blt.n	800b16a <__lshift+0xbe>
 800b0fa:	6920      	ldr	r0, [r4, #16]
 800b0fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b100:	f104 0314 	add.w	r3, r4, #20
 800b104:	f019 091f 	ands.w	r9, r9, #31
 800b108:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b10c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b110:	d02f      	beq.n	800b172 <__lshift+0xc6>
 800b112:	f1c9 0e20 	rsb	lr, r9, #32
 800b116:	468a      	mov	sl, r1
 800b118:	f04f 0c00 	mov.w	ip, #0
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	fa02 f209 	lsl.w	r2, r2, r9
 800b122:	ea42 020c 	orr.w	r2, r2, ip
 800b126:	f84a 2b04 	str.w	r2, [sl], #4
 800b12a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b12e:	4298      	cmp	r0, r3
 800b130:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b134:	d8f2      	bhi.n	800b11c <__lshift+0x70>
 800b136:	1b03      	subs	r3, r0, r4
 800b138:	3b15      	subs	r3, #21
 800b13a:	f023 0303 	bic.w	r3, r3, #3
 800b13e:	3304      	adds	r3, #4
 800b140:	f104 0215 	add.w	r2, r4, #21
 800b144:	4290      	cmp	r0, r2
 800b146:	bf38      	it	cc
 800b148:	2304      	movcc	r3, #4
 800b14a:	f841 c003 	str.w	ip, [r1, r3]
 800b14e:	f1bc 0f00 	cmp.w	ip, #0
 800b152:	d001      	beq.n	800b158 <__lshift+0xac>
 800b154:	f108 0602 	add.w	r6, r8, #2
 800b158:	3e01      	subs	r6, #1
 800b15a:	4638      	mov	r0, r7
 800b15c:	612e      	str	r6, [r5, #16]
 800b15e:	4621      	mov	r1, r4
 800b160:	f7ff fdd2 	bl	800ad08 <_Bfree>
 800b164:	4628      	mov	r0, r5
 800b166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b16a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b16e:	3301      	adds	r3, #1
 800b170:	e7c1      	b.n	800b0f6 <__lshift+0x4a>
 800b172:	3904      	subs	r1, #4
 800b174:	f853 2b04 	ldr.w	r2, [r3], #4
 800b178:	f841 2f04 	str.w	r2, [r1, #4]!
 800b17c:	4298      	cmp	r0, r3
 800b17e:	d8f9      	bhi.n	800b174 <__lshift+0xc8>
 800b180:	e7ea      	b.n	800b158 <__lshift+0xac>
 800b182:	bf00      	nop
 800b184:	0800c573 	.word	0x0800c573
 800b188:	0800c584 	.word	0x0800c584

0800b18c <__mcmp>:
 800b18c:	b530      	push	{r4, r5, lr}
 800b18e:	6902      	ldr	r2, [r0, #16]
 800b190:	690c      	ldr	r4, [r1, #16]
 800b192:	1b12      	subs	r2, r2, r4
 800b194:	d10e      	bne.n	800b1b4 <__mcmp+0x28>
 800b196:	f100 0314 	add.w	r3, r0, #20
 800b19a:	3114      	adds	r1, #20
 800b19c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b1a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b1a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b1a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b1ac:	42a5      	cmp	r5, r4
 800b1ae:	d003      	beq.n	800b1b8 <__mcmp+0x2c>
 800b1b0:	d305      	bcc.n	800b1be <__mcmp+0x32>
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	4610      	mov	r0, r2
 800b1b6:	bd30      	pop	{r4, r5, pc}
 800b1b8:	4283      	cmp	r3, r0
 800b1ba:	d3f3      	bcc.n	800b1a4 <__mcmp+0x18>
 800b1bc:	e7fa      	b.n	800b1b4 <__mcmp+0x28>
 800b1be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1c2:	e7f7      	b.n	800b1b4 <__mcmp+0x28>

0800b1c4 <__mdiff>:
 800b1c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c8:	460c      	mov	r4, r1
 800b1ca:	4606      	mov	r6, r0
 800b1cc:	4611      	mov	r1, r2
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	4690      	mov	r8, r2
 800b1d2:	f7ff ffdb 	bl	800b18c <__mcmp>
 800b1d6:	1e05      	subs	r5, r0, #0
 800b1d8:	d110      	bne.n	800b1fc <__mdiff+0x38>
 800b1da:	4629      	mov	r1, r5
 800b1dc:	4630      	mov	r0, r6
 800b1de:	f7ff fd53 	bl	800ac88 <_Balloc>
 800b1e2:	b930      	cbnz	r0, 800b1f2 <__mdiff+0x2e>
 800b1e4:	4b3a      	ldr	r3, [pc, #232]	; (800b2d0 <__mdiff+0x10c>)
 800b1e6:	4602      	mov	r2, r0
 800b1e8:	f240 2132 	movw	r1, #562	; 0x232
 800b1ec:	4839      	ldr	r0, [pc, #228]	; (800b2d4 <__mdiff+0x110>)
 800b1ee:	f000 fb31 	bl	800b854 <__assert_func>
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b1f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1fc:	bfa4      	itt	ge
 800b1fe:	4643      	movge	r3, r8
 800b200:	46a0      	movge	r8, r4
 800b202:	4630      	mov	r0, r6
 800b204:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b208:	bfa6      	itte	ge
 800b20a:	461c      	movge	r4, r3
 800b20c:	2500      	movge	r5, #0
 800b20e:	2501      	movlt	r5, #1
 800b210:	f7ff fd3a 	bl	800ac88 <_Balloc>
 800b214:	b920      	cbnz	r0, 800b220 <__mdiff+0x5c>
 800b216:	4b2e      	ldr	r3, [pc, #184]	; (800b2d0 <__mdiff+0x10c>)
 800b218:	4602      	mov	r2, r0
 800b21a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b21e:	e7e5      	b.n	800b1ec <__mdiff+0x28>
 800b220:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b224:	6926      	ldr	r6, [r4, #16]
 800b226:	60c5      	str	r5, [r0, #12]
 800b228:	f104 0914 	add.w	r9, r4, #20
 800b22c:	f108 0514 	add.w	r5, r8, #20
 800b230:	f100 0e14 	add.w	lr, r0, #20
 800b234:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b238:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b23c:	f108 0210 	add.w	r2, r8, #16
 800b240:	46f2      	mov	sl, lr
 800b242:	2100      	movs	r1, #0
 800b244:	f859 3b04 	ldr.w	r3, [r9], #4
 800b248:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b24c:	fa1f f883 	uxth.w	r8, r3
 800b250:	fa11 f18b 	uxtah	r1, r1, fp
 800b254:	0c1b      	lsrs	r3, r3, #16
 800b256:	eba1 0808 	sub.w	r8, r1, r8
 800b25a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b25e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b262:	fa1f f888 	uxth.w	r8, r8
 800b266:	1419      	asrs	r1, r3, #16
 800b268:	454e      	cmp	r6, r9
 800b26a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b26e:	f84a 3b04 	str.w	r3, [sl], #4
 800b272:	d8e7      	bhi.n	800b244 <__mdiff+0x80>
 800b274:	1b33      	subs	r3, r6, r4
 800b276:	3b15      	subs	r3, #21
 800b278:	f023 0303 	bic.w	r3, r3, #3
 800b27c:	3304      	adds	r3, #4
 800b27e:	3415      	adds	r4, #21
 800b280:	42a6      	cmp	r6, r4
 800b282:	bf38      	it	cc
 800b284:	2304      	movcc	r3, #4
 800b286:	441d      	add	r5, r3
 800b288:	4473      	add	r3, lr
 800b28a:	469e      	mov	lr, r3
 800b28c:	462e      	mov	r6, r5
 800b28e:	4566      	cmp	r6, ip
 800b290:	d30e      	bcc.n	800b2b0 <__mdiff+0xec>
 800b292:	f10c 0203 	add.w	r2, ip, #3
 800b296:	1b52      	subs	r2, r2, r5
 800b298:	f022 0203 	bic.w	r2, r2, #3
 800b29c:	3d03      	subs	r5, #3
 800b29e:	45ac      	cmp	ip, r5
 800b2a0:	bf38      	it	cc
 800b2a2:	2200      	movcc	r2, #0
 800b2a4:	441a      	add	r2, r3
 800b2a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b2aa:	b17b      	cbz	r3, 800b2cc <__mdiff+0x108>
 800b2ac:	6107      	str	r7, [r0, #16]
 800b2ae:	e7a3      	b.n	800b1f8 <__mdiff+0x34>
 800b2b0:	f856 8b04 	ldr.w	r8, [r6], #4
 800b2b4:	fa11 f288 	uxtah	r2, r1, r8
 800b2b8:	1414      	asrs	r4, r2, #16
 800b2ba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b2be:	b292      	uxth	r2, r2
 800b2c0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b2c4:	f84e 2b04 	str.w	r2, [lr], #4
 800b2c8:	1421      	asrs	r1, r4, #16
 800b2ca:	e7e0      	b.n	800b28e <__mdiff+0xca>
 800b2cc:	3f01      	subs	r7, #1
 800b2ce:	e7ea      	b.n	800b2a6 <__mdiff+0xe2>
 800b2d0:	0800c573 	.word	0x0800c573
 800b2d4:	0800c584 	.word	0x0800c584

0800b2d8 <__d2b>:
 800b2d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b2dc:	4689      	mov	r9, r1
 800b2de:	2101      	movs	r1, #1
 800b2e0:	ec57 6b10 	vmov	r6, r7, d0
 800b2e4:	4690      	mov	r8, r2
 800b2e6:	f7ff fccf 	bl	800ac88 <_Balloc>
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	b930      	cbnz	r0, 800b2fc <__d2b+0x24>
 800b2ee:	4602      	mov	r2, r0
 800b2f0:	4b25      	ldr	r3, [pc, #148]	; (800b388 <__d2b+0xb0>)
 800b2f2:	4826      	ldr	r0, [pc, #152]	; (800b38c <__d2b+0xb4>)
 800b2f4:	f240 310a 	movw	r1, #778	; 0x30a
 800b2f8:	f000 faac 	bl	800b854 <__assert_func>
 800b2fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b300:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b304:	bb35      	cbnz	r5, 800b354 <__d2b+0x7c>
 800b306:	2e00      	cmp	r6, #0
 800b308:	9301      	str	r3, [sp, #4]
 800b30a:	d028      	beq.n	800b35e <__d2b+0x86>
 800b30c:	4668      	mov	r0, sp
 800b30e:	9600      	str	r6, [sp, #0]
 800b310:	f7ff fd82 	bl	800ae18 <__lo0bits>
 800b314:	9900      	ldr	r1, [sp, #0]
 800b316:	b300      	cbz	r0, 800b35a <__d2b+0x82>
 800b318:	9a01      	ldr	r2, [sp, #4]
 800b31a:	f1c0 0320 	rsb	r3, r0, #32
 800b31e:	fa02 f303 	lsl.w	r3, r2, r3
 800b322:	430b      	orrs	r3, r1
 800b324:	40c2      	lsrs	r2, r0
 800b326:	6163      	str	r3, [r4, #20]
 800b328:	9201      	str	r2, [sp, #4]
 800b32a:	9b01      	ldr	r3, [sp, #4]
 800b32c:	61a3      	str	r3, [r4, #24]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	bf14      	ite	ne
 800b332:	2202      	movne	r2, #2
 800b334:	2201      	moveq	r2, #1
 800b336:	6122      	str	r2, [r4, #16]
 800b338:	b1d5      	cbz	r5, 800b370 <__d2b+0x98>
 800b33a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b33e:	4405      	add	r5, r0
 800b340:	f8c9 5000 	str.w	r5, [r9]
 800b344:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b348:	f8c8 0000 	str.w	r0, [r8]
 800b34c:	4620      	mov	r0, r4
 800b34e:	b003      	add	sp, #12
 800b350:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b354:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b358:	e7d5      	b.n	800b306 <__d2b+0x2e>
 800b35a:	6161      	str	r1, [r4, #20]
 800b35c:	e7e5      	b.n	800b32a <__d2b+0x52>
 800b35e:	a801      	add	r0, sp, #4
 800b360:	f7ff fd5a 	bl	800ae18 <__lo0bits>
 800b364:	9b01      	ldr	r3, [sp, #4]
 800b366:	6163      	str	r3, [r4, #20]
 800b368:	2201      	movs	r2, #1
 800b36a:	6122      	str	r2, [r4, #16]
 800b36c:	3020      	adds	r0, #32
 800b36e:	e7e3      	b.n	800b338 <__d2b+0x60>
 800b370:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b374:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b378:	f8c9 0000 	str.w	r0, [r9]
 800b37c:	6918      	ldr	r0, [r3, #16]
 800b37e:	f7ff fd2b 	bl	800add8 <__hi0bits>
 800b382:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b386:	e7df      	b.n	800b348 <__d2b+0x70>
 800b388:	0800c573 	.word	0x0800c573
 800b38c:	0800c584 	.word	0x0800c584

0800b390 <_calloc_r>:
 800b390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b392:	fba1 2402 	umull	r2, r4, r1, r2
 800b396:	b94c      	cbnz	r4, 800b3ac <_calloc_r+0x1c>
 800b398:	4611      	mov	r1, r2
 800b39a:	9201      	str	r2, [sp, #4]
 800b39c:	f000 f87a 	bl	800b494 <_malloc_r>
 800b3a0:	9a01      	ldr	r2, [sp, #4]
 800b3a2:	4605      	mov	r5, r0
 800b3a4:	b930      	cbnz	r0, 800b3b4 <_calloc_r+0x24>
 800b3a6:	4628      	mov	r0, r5
 800b3a8:	b003      	add	sp, #12
 800b3aa:	bd30      	pop	{r4, r5, pc}
 800b3ac:	220c      	movs	r2, #12
 800b3ae:	6002      	str	r2, [r0, #0]
 800b3b0:	2500      	movs	r5, #0
 800b3b2:	e7f8      	b.n	800b3a6 <_calloc_r+0x16>
 800b3b4:	4621      	mov	r1, r4
 800b3b6:	f7fe f941 	bl	800963c <memset>
 800b3ba:	e7f4      	b.n	800b3a6 <_calloc_r+0x16>

0800b3bc <_free_r>:
 800b3bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3be:	2900      	cmp	r1, #0
 800b3c0:	d044      	beq.n	800b44c <_free_r+0x90>
 800b3c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3c6:	9001      	str	r0, [sp, #4]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	f1a1 0404 	sub.w	r4, r1, #4
 800b3ce:	bfb8      	it	lt
 800b3d0:	18e4      	addlt	r4, r4, r3
 800b3d2:	f000 fa9b 	bl	800b90c <__malloc_lock>
 800b3d6:	4a1e      	ldr	r2, [pc, #120]	; (800b450 <_free_r+0x94>)
 800b3d8:	9801      	ldr	r0, [sp, #4]
 800b3da:	6813      	ldr	r3, [r2, #0]
 800b3dc:	b933      	cbnz	r3, 800b3ec <_free_r+0x30>
 800b3de:	6063      	str	r3, [r4, #4]
 800b3e0:	6014      	str	r4, [r2, #0]
 800b3e2:	b003      	add	sp, #12
 800b3e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b3e8:	f000 ba96 	b.w	800b918 <__malloc_unlock>
 800b3ec:	42a3      	cmp	r3, r4
 800b3ee:	d908      	bls.n	800b402 <_free_r+0x46>
 800b3f0:	6825      	ldr	r5, [r4, #0]
 800b3f2:	1961      	adds	r1, r4, r5
 800b3f4:	428b      	cmp	r3, r1
 800b3f6:	bf01      	itttt	eq
 800b3f8:	6819      	ldreq	r1, [r3, #0]
 800b3fa:	685b      	ldreq	r3, [r3, #4]
 800b3fc:	1949      	addeq	r1, r1, r5
 800b3fe:	6021      	streq	r1, [r4, #0]
 800b400:	e7ed      	b.n	800b3de <_free_r+0x22>
 800b402:	461a      	mov	r2, r3
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	b10b      	cbz	r3, 800b40c <_free_r+0x50>
 800b408:	42a3      	cmp	r3, r4
 800b40a:	d9fa      	bls.n	800b402 <_free_r+0x46>
 800b40c:	6811      	ldr	r1, [r2, #0]
 800b40e:	1855      	adds	r5, r2, r1
 800b410:	42a5      	cmp	r5, r4
 800b412:	d10b      	bne.n	800b42c <_free_r+0x70>
 800b414:	6824      	ldr	r4, [r4, #0]
 800b416:	4421      	add	r1, r4
 800b418:	1854      	adds	r4, r2, r1
 800b41a:	42a3      	cmp	r3, r4
 800b41c:	6011      	str	r1, [r2, #0]
 800b41e:	d1e0      	bne.n	800b3e2 <_free_r+0x26>
 800b420:	681c      	ldr	r4, [r3, #0]
 800b422:	685b      	ldr	r3, [r3, #4]
 800b424:	6053      	str	r3, [r2, #4]
 800b426:	4421      	add	r1, r4
 800b428:	6011      	str	r1, [r2, #0]
 800b42a:	e7da      	b.n	800b3e2 <_free_r+0x26>
 800b42c:	d902      	bls.n	800b434 <_free_r+0x78>
 800b42e:	230c      	movs	r3, #12
 800b430:	6003      	str	r3, [r0, #0]
 800b432:	e7d6      	b.n	800b3e2 <_free_r+0x26>
 800b434:	6825      	ldr	r5, [r4, #0]
 800b436:	1961      	adds	r1, r4, r5
 800b438:	428b      	cmp	r3, r1
 800b43a:	bf04      	itt	eq
 800b43c:	6819      	ldreq	r1, [r3, #0]
 800b43e:	685b      	ldreq	r3, [r3, #4]
 800b440:	6063      	str	r3, [r4, #4]
 800b442:	bf04      	itt	eq
 800b444:	1949      	addeq	r1, r1, r5
 800b446:	6021      	streq	r1, [r4, #0]
 800b448:	6054      	str	r4, [r2, #4]
 800b44a:	e7ca      	b.n	800b3e2 <_free_r+0x26>
 800b44c:	b003      	add	sp, #12
 800b44e:	bd30      	pop	{r4, r5, pc}
 800b450:	20001a40 	.word	0x20001a40

0800b454 <sbrk_aligned>:
 800b454:	b570      	push	{r4, r5, r6, lr}
 800b456:	4e0e      	ldr	r6, [pc, #56]	; (800b490 <sbrk_aligned+0x3c>)
 800b458:	460c      	mov	r4, r1
 800b45a:	6831      	ldr	r1, [r6, #0]
 800b45c:	4605      	mov	r5, r0
 800b45e:	b911      	cbnz	r1, 800b466 <sbrk_aligned+0x12>
 800b460:	f000 f9e8 	bl	800b834 <_sbrk_r>
 800b464:	6030      	str	r0, [r6, #0]
 800b466:	4621      	mov	r1, r4
 800b468:	4628      	mov	r0, r5
 800b46a:	f000 f9e3 	bl	800b834 <_sbrk_r>
 800b46e:	1c43      	adds	r3, r0, #1
 800b470:	d00a      	beq.n	800b488 <sbrk_aligned+0x34>
 800b472:	1cc4      	adds	r4, r0, #3
 800b474:	f024 0403 	bic.w	r4, r4, #3
 800b478:	42a0      	cmp	r0, r4
 800b47a:	d007      	beq.n	800b48c <sbrk_aligned+0x38>
 800b47c:	1a21      	subs	r1, r4, r0
 800b47e:	4628      	mov	r0, r5
 800b480:	f000 f9d8 	bl	800b834 <_sbrk_r>
 800b484:	3001      	adds	r0, #1
 800b486:	d101      	bne.n	800b48c <sbrk_aligned+0x38>
 800b488:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b48c:	4620      	mov	r0, r4
 800b48e:	bd70      	pop	{r4, r5, r6, pc}
 800b490:	20001a44 	.word	0x20001a44

0800b494 <_malloc_r>:
 800b494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b498:	1ccd      	adds	r5, r1, #3
 800b49a:	f025 0503 	bic.w	r5, r5, #3
 800b49e:	3508      	adds	r5, #8
 800b4a0:	2d0c      	cmp	r5, #12
 800b4a2:	bf38      	it	cc
 800b4a4:	250c      	movcc	r5, #12
 800b4a6:	2d00      	cmp	r5, #0
 800b4a8:	4607      	mov	r7, r0
 800b4aa:	db01      	blt.n	800b4b0 <_malloc_r+0x1c>
 800b4ac:	42a9      	cmp	r1, r5
 800b4ae:	d905      	bls.n	800b4bc <_malloc_r+0x28>
 800b4b0:	230c      	movs	r3, #12
 800b4b2:	603b      	str	r3, [r7, #0]
 800b4b4:	2600      	movs	r6, #0
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4bc:	4e2e      	ldr	r6, [pc, #184]	; (800b578 <_malloc_r+0xe4>)
 800b4be:	f000 fa25 	bl	800b90c <__malloc_lock>
 800b4c2:	6833      	ldr	r3, [r6, #0]
 800b4c4:	461c      	mov	r4, r3
 800b4c6:	bb34      	cbnz	r4, 800b516 <_malloc_r+0x82>
 800b4c8:	4629      	mov	r1, r5
 800b4ca:	4638      	mov	r0, r7
 800b4cc:	f7ff ffc2 	bl	800b454 <sbrk_aligned>
 800b4d0:	1c43      	adds	r3, r0, #1
 800b4d2:	4604      	mov	r4, r0
 800b4d4:	d14d      	bne.n	800b572 <_malloc_r+0xde>
 800b4d6:	6834      	ldr	r4, [r6, #0]
 800b4d8:	4626      	mov	r6, r4
 800b4da:	2e00      	cmp	r6, #0
 800b4dc:	d140      	bne.n	800b560 <_malloc_r+0xcc>
 800b4de:	6823      	ldr	r3, [r4, #0]
 800b4e0:	4631      	mov	r1, r6
 800b4e2:	4638      	mov	r0, r7
 800b4e4:	eb04 0803 	add.w	r8, r4, r3
 800b4e8:	f000 f9a4 	bl	800b834 <_sbrk_r>
 800b4ec:	4580      	cmp	r8, r0
 800b4ee:	d13a      	bne.n	800b566 <_malloc_r+0xd2>
 800b4f0:	6821      	ldr	r1, [r4, #0]
 800b4f2:	3503      	adds	r5, #3
 800b4f4:	1a6d      	subs	r5, r5, r1
 800b4f6:	f025 0503 	bic.w	r5, r5, #3
 800b4fa:	3508      	adds	r5, #8
 800b4fc:	2d0c      	cmp	r5, #12
 800b4fe:	bf38      	it	cc
 800b500:	250c      	movcc	r5, #12
 800b502:	4629      	mov	r1, r5
 800b504:	4638      	mov	r0, r7
 800b506:	f7ff ffa5 	bl	800b454 <sbrk_aligned>
 800b50a:	3001      	adds	r0, #1
 800b50c:	d02b      	beq.n	800b566 <_malloc_r+0xd2>
 800b50e:	6823      	ldr	r3, [r4, #0]
 800b510:	442b      	add	r3, r5
 800b512:	6023      	str	r3, [r4, #0]
 800b514:	e00e      	b.n	800b534 <_malloc_r+0xa0>
 800b516:	6822      	ldr	r2, [r4, #0]
 800b518:	1b52      	subs	r2, r2, r5
 800b51a:	d41e      	bmi.n	800b55a <_malloc_r+0xc6>
 800b51c:	2a0b      	cmp	r2, #11
 800b51e:	d916      	bls.n	800b54e <_malloc_r+0xba>
 800b520:	1961      	adds	r1, r4, r5
 800b522:	42a3      	cmp	r3, r4
 800b524:	6025      	str	r5, [r4, #0]
 800b526:	bf18      	it	ne
 800b528:	6059      	strne	r1, [r3, #4]
 800b52a:	6863      	ldr	r3, [r4, #4]
 800b52c:	bf08      	it	eq
 800b52e:	6031      	streq	r1, [r6, #0]
 800b530:	5162      	str	r2, [r4, r5]
 800b532:	604b      	str	r3, [r1, #4]
 800b534:	4638      	mov	r0, r7
 800b536:	f104 060b 	add.w	r6, r4, #11
 800b53a:	f000 f9ed 	bl	800b918 <__malloc_unlock>
 800b53e:	f026 0607 	bic.w	r6, r6, #7
 800b542:	1d23      	adds	r3, r4, #4
 800b544:	1af2      	subs	r2, r6, r3
 800b546:	d0b6      	beq.n	800b4b6 <_malloc_r+0x22>
 800b548:	1b9b      	subs	r3, r3, r6
 800b54a:	50a3      	str	r3, [r4, r2]
 800b54c:	e7b3      	b.n	800b4b6 <_malloc_r+0x22>
 800b54e:	6862      	ldr	r2, [r4, #4]
 800b550:	42a3      	cmp	r3, r4
 800b552:	bf0c      	ite	eq
 800b554:	6032      	streq	r2, [r6, #0]
 800b556:	605a      	strne	r2, [r3, #4]
 800b558:	e7ec      	b.n	800b534 <_malloc_r+0xa0>
 800b55a:	4623      	mov	r3, r4
 800b55c:	6864      	ldr	r4, [r4, #4]
 800b55e:	e7b2      	b.n	800b4c6 <_malloc_r+0x32>
 800b560:	4634      	mov	r4, r6
 800b562:	6876      	ldr	r6, [r6, #4]
 800b564:	e7b9      	b.n	800b4da <_malloc_r+0x46>
 800b566:	230c      	movs	r3, #12
 800b568:	603b      	str	r3, [r7, #0]
 800b56a:	4638      	mov	r0, r7
 800b56c:	f000 f9d4 	bl	800b918 <__malloc_unlock>
 800b570:	e7a1      	b.n	800b4b6 <_malloc_r+0x22>
 800b572:	6025      	str	r5, [r4, #0]
 800b574:	e7de      	b.n	800b534 <_malloc_r+0xa0>
 800b576:	bf00      	nop
 800b578:	20001a40 	.word	0x20001a40

0800b57c <__ssputs_r>:
 800b57c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b580:	688e      	ldr	r6, [r1, #8]
 800b582:	429e      	cmp	r6, r3
 800b584:	4682      	mov	sl, r0
 800b586:	460c      	mov	r4, r1
 800b588:	4690      	mov	r8, r2
 800b58a:	461f      	mov	r7, r3
 800b58c:	d838      	bhi.n	800b600 <__ssputs_r+0x84>
 800b58e:	898a      	ldrh	r2, [r1, #12]
 800b590:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b594:	d032      	beq.n	800b5fc <__ssputs_r+0x80>
 800b596:	6825      	ldr	r5, [r4, #0]
 800b598:	6909      	ldr	r1, [r1, #16]
 800b59a:	eba5 0901 	sub.w	r9, r5, r1
 800b59e:	6965      	ldr	r5, [r4, #20]
 800b5a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5a8:	3301      	adds	r3, #1
 800b5aa:	444b      	add	r3, r9
 800b5ac:	106d      	asrs	r5, r5, #1
 800b5ae:	429d      	cmp	r5, r3
 800b5b0:	bf38      	it	cc
 800b5b2:	461d      	movcc	r5, r3
 800b5b4:	0553      	lsls	r3, r2, #21
 800b5b6:	d531      	bpl.n	800b61c <__ssputs_r+0xa0>
 800b5b8:	4629      	mov	r1, r5
 800b5ba:	f7ff ff6b 	bl	800b494 <_malloc_r>
 800b5be:	4606      	mov	r6, r0
 800b5c0:	b950      	cbnz	r0, 800b5d8 <__ssputs_r+0x5c>
 800b5c2:	230c      	movs	r3, #12
 800b5c4:	f8ca 3000 	str.w	r3, [sl]
 800b5c8:	89a3      	ldrh	r3, [r4, #12]
 800b5ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5ce:	81a3      	strh	r3, [r4, #12]
 800b5d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5d8:	6921      	ldr	r1, [r4, #16]
 800b5da:	464a      	mov	r2, r9
 800b5dc:	f7ff fb46 	bl	800ac6c <memcpy>
 800b5e0:	89a3      	ldrh	r3, [r4, #12]
 800b5e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b5e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5ea:	81a3      	strh	r3, [r4, #12]
 800b5ec:	6126      	str	r6, [r4, #16]
 800b5ee:	6165      	str	r5, [r4, #20]
 800b5f0:	444e      	add	r6, r9
 800b5f2:	eba5 0509 	sub.w	r5, r5, r9
 800b5f6:	6026      	str	r6, [r4, #0]
 800b5f8:	60a5      	str	r5, [r4, #8]
 800b5fa:	463e      	mov	r6, r7
 800b5fc:	42be      	cmp	r6, r7
 800b5fe:	d900      	bls.n	800b602 <__ssputs_r+0x86>
 800b600:	463e      	mov	r6, r7
 800b602:	6820      	ldr	r0, [r4, #0]
 800b604:	4632      	mov	r2, r6
 800b606:	4641      	mov	r1, r8
 800b608:	f000 f966 	bl	800b8d8 <memmove>
 800b60c:	68a3      	ldr	r3, [r4, #8]
 800b60e:	1b9b      	subs	r3, r3, r6
 800b610:	60a3      	str	r3, [r4, #8]
 800b612:	6823      	ldr	r3, [r4, #0]
 800b614:	4433      	add	r3, r6
 800b616:	6023      	str	r3, [r4, #0]
 800b618:	2000      	movs	r0, #0
 800b61a:	e7db      	b.n	800b5d4 <__ssputs_r+0x58>
 800b61c:	462a      	mov	r2, r5
 800b61e:	f000 f981 	bl	800b924 <_realloc_r>
 800b622:	4606      	mov	r6, r0
 800b624:	2800      	cmp	r0, #0
 800b626:	d1e1      	bne.n	800b5ec <__ssputs_r+0x70>
 800b628:	6921      	ldr	r1, [r4, #16]
 800b62a:	4650      	mov	r0, sl
 800b62c:	f7ff fec6 	bl	800b3bc <_free_r>
 800b630:	e7c7      	b.n	800b5c2 <__ssputs_r+0x46>
	...

0800b634 <_svfiprintf_r>:
 800b634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b638:	4698      	mov	r8, r3
 800b63a:	898b      	ldrh	r3, [r1, #12]
 800b63c:	061b      	lsls	r3, r3, #24
 800b63e:	b09d      	sub	sp, #116	; 0x74
 800b640:	4607      	mov	r7, r0
 800b642:	460d      	mov	r5, r1
 800b644:	4614      	mov	r4, r2
 800b646:	d50e      	bpl.n	800b666 <_svfiprintf_r+0x32>
 800b648:	690b      	ldr	r3, [r1, #16]
 800b64a:	b963      	cbnz	r3, 800b666 <_svfiprintf_r+0x32>
 800b64c:	2140      	movs	r1, #64	; 0x40
 800b64e:	f7ff ff21 	bl	800b494 <_malloc_r>
 800b652:	6028      	str	r0, [r5, #0]
 800b654:	6128      	str	r0, [r5, #16]
 800b656:	b920      	cbnz	r0, 800b662 <_svfiprintf_r+0x2e>
 800b658:	230c      	movs	r3, #12
 800b65a:	603b      	str	r3, [r7, #0]
 800b65c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b660:	e0d1      	b.n	800b806 <_svfiprintf_r+0x1d2>
 800b662:	2340      	movs	r3, #64	; 0x40
 800b664:	616b      	str	r3, [r5, #20]
 800b666:	2300      	movs	r3, #0
 800b668:	9309      	str	r3, [sp, #36]	; 0x24
 800b66a:	2320      	movs	r3, #32
 800b66c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b670:	f8cd 800c 	str.w	r8, [sp, #12]
 800b674:	2330      	movs	r3, #48	; 0x30
 800b676:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b820 <_svfiprintf_r+0x1ec>
 800b67a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b67e:	f04f 0901 	mov.w	r9, #1
 800b682:	4623      	mov	r3, r4
 800b684:	469a      	mov	sl, r3
 800b686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b68a:	b10a      	cbz	r2, 800b690 <_svfiprintf_r+0x5c>
 800b68c:	2a25      	cmp	r2, #37	; 0x25
 800b68e:	d1f9      	bne.n	800b684 <_svfiprintf_r+0x50>
 800b690:	ebba 0b04 	subs.w	fp, sl, r4
 800b694:	d00b      	beq.n	800b6ae <_svfiprintf_r+0x7a>
 800b696:	465b      	mov	r3, fp
 800b698:	4622      	mov	r2, r4
 800b69a:	4629      	mov	r1, r5
 800b69c:	4638      	mov	r0, r7
 800b69e:	f7ff ff6d 	bl	800b57c <__ssputs_r>
 800b6a2:	3001      	adds	r0, #1
 800b6a4:	f000 80aa 	beq.w	800b7fc <_svfiprintf_r+0x1c8>
 800b6a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6aa:	445a      	add	r2, fp
 800b6ac:	9209      	str	r2, [sp, #36]	; 0x24
 800b6ae:	f89a 3000 	ldrb.w	r3, [sl]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	f000 80a2 	beq.w	800b7fc <_svfiprintf_r+0x1c8>
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b6be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6c2:	f10a 0a01 	add.w	sl, sl, #1
 800b6c6:	9304      	str	r3, [sp, #16]
 800b6c8:	9307      	str	r3, [sp, #28]
 800b6ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6ce:	931a      	str	r3, [sp, #104]	; 0x68
 800b6d0:	4654      	mov	r4, sl
 800b6d2:	2205      	movs	r2, #5
 800b6d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6d8:	4851      	ldr	r0, [pc, #324]	; (800b820 <_svfiprintf_r+0x1ec>)
 800b6da:	f7f4 fda9 	bl	8000230 <memchr>
 800b6de:	9a04      	ldr	r2, [sp, #16]
 800b6e0:	b9d8      	cbnz	r0, 800b71a <_svfiprintf_r+0xe6>
 800b6e2:	06d0      	lsls	r0, r2, #27
 800b6e4:	bf44      	itt	mi
 800b6e6:	2320      	movmi	r3, #32
 800b6e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6ec:	0711      	lsls	r1, r2, #28
 800b6ee:	bf44      	itt	mi
 800b6f0:	232b      	movmi	r3, #43	; 0x2b
 800b6f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6f6:	f89a 3000 	ldrb.w	r3, [sl]
 800b6fa:	2b2a      	cmp	r3, #42	; 0x2a
 800b6fc:	d015      	beq.n	800b72a <_svfiprintf_r+0xf6>
 800b6fe:	9a07      	ldr	r2, [sp, #28]
 800b700:	4654      	mov	r4, sl
 800b702:	2000      	movs	r0, #0
 800b704:	f04f 0c0a 	mov.w	ip, #10
 800b708:	4621      	mov	r1, r4
 800b70a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b70e:	3b30      	subs	r3, #48	; 0x30
 800b710:	2b09      	cmp	r3, #9
 800b712:	d94e      	bls.n	800b7b2 <_svfiprintf_r+0x17e>
 800b714:	b1b0      	cbz	r0, 800b744 <_svfiprintf_r+0x110>
 800b716:	9207      	str	r2, [sp, #28]
 800b718:	e014      	b.n	800b744 <_svfiprintf_r+0x110>
 800b71a:	eba0 0308 	sub.w	r3, r0, r8
 800b71e:	fa09 f303 	lsl.w	r3, r9, r3
 800b722:	4313      	orrs	r3, r2
 800b724:	9304      	str	r3, [sp, #16]
 800b726:	46a2      	mov	sl, r4
 800b728:	e7d2      	b.n	800b6d0 <_svfiprintf_r+0x9c>
 800b72a:	9b03      	ldr	r3, [sp, #12]
 800b72c:	1d19      	adds	r1, r3, #4
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	9103      	str	r1, [sp, #12]
 800b732:	2b00      	cmp	r3, #0
 800b734:	bfbb      	ittet	lt
 800b736:	425b      	neglt	r3, r3
 800b738:	f042 0202 	orrlt.w	r2, r2, #2
 800b73c:	9307      	strge	r3, [sp, #28]
 800b73e:	9307      	strlt	r3, [sp, #28]
 800b740:	bfb8      	it	lt
 800b742:	9204      	strlt	r2, [sp, #16]
 800b744:	7823      	ldrb	r3, [r4, #0]
 800b746:	2b2e      	cmp	r3, #46	; 0x2e
 800b748:	d10c      	bne.n	800b764 <_svfiprintf_r+0x130>
 800b74a:	7863      	ldrb	r3, [r4, #1]
 800b74c:	2b2a      	cmp	r3, #42	; 0x2a
 800b74e:	d135      	bne.n	800b7bc <_svfiprintf_r+0x188>
 800b750:	9b03      	ldr	r3, [sp, #12]
 800b752:	1d1a      	adds	r2, r3, #4
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	9203      	str	r2, [sp, #12]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	bfb8      	it	lt
 800b75c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b760:	3402      	adds	r4, #2
 800b762:	9305      	str	r3, [sp, #20]
 800b764:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b830 <_svfiprintf_r+0x1fc>
 800b768:	7821      	ldrb	r1, [r4, #0]
 800b76a:	2203      	movs	r2, #3
 800b76c:	4650      	mov	r0, sl
 800b76e:	f7f4 fd5f 	bl	8000230 <memchr>
 800b772:	b140      	cbz	r0, 800b786 <_svfiprintf_r+0x152>
 800b774:	2340      	movs	r3, #64	; 0x40
 800b776:	eba0 000a 	sub.w	r0, r0, sl
 800b77a:	fa03 f000 	lsl.w	r0, r3, r0
 800b77e:	9b04      	ldr	r3, [sp, #16]
 800b780:	4303      	orrs	r3, r0
 800b782:	3401      	adds	r4, #1
 800b784:	9304      	str	r3, [sp, #16]
 800b786:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b78a:	4826      	ldr	r0, [pc, #152]	; (800b824 <_svfiprintf_r+0x1f0>)
 800b78c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b790:	2206      	movs	r2, #6
 800b792:	f7f4 fd4d 	bl	8000230 <memchr>
 800b796:	2800      	cmp	r0, #0
 800b798:	d038      	beq.n	800b80c <_svfiprintf_r+0x1d8>
 800b79a:	4b23      	ldr	r3, [pc, #140]	; (800b828 <_svfiprintf_r+0x1f4>)
 800b79c:	bb1b      	cbnz	r3, 800b7e6 <_svfiprintf_r+0x1b2>
 800b79e:	9b03      	ldr	r3, [sp, #12]
 800b7a0:	3307      	adds	r3, #7
 800b7a2:	f023 0307 	bic.w	r3, r3, #7
 800b7a6:	3308      	adds	r3, #8
 800b7a8:	9303      	str	r3, [sp, #12]
 800b7aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7ac:	4433      	add	r3, r6
 800b7ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b7b0:	e767      	b.n	800b682 <_svfiprintf_r+0x4e>
 800b7b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7b6:	460c      	mov	r4, r1
 800b7b8:	2001      	movs	r0, #1
 800b7ba:	e7a5      	b.n	800b708 <_svfiprintf_r+0xd4>
 800b7bc:	2300      	movs	r3, #0
 800b7be:	3401      	adds	r4, #1
 800b7c0:	9305      	str	r3, [sp, #20]
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	f04f 0c0a 	mov.w	ip, #10
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7ce:	3a30      	subs	r2, #48	; 0x30
 800b7d0:	2a09      	cmp	r2, #9
 800b7d2:	d903      	bls.n	800b7dc <_svfiprintf_r+0x1a8>
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d0c5      	beq.n	800b764 <_svfiprintf_r+0x130>
 800b7d8:	9105      	str	r1, [sp, #20]
 800b7da:	e7c3      	b.n	800b764 <_svfiprintf_r+0x130>
 800b7dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	e7f0      	b.n	800b7c8 <_svfiprintf_r+0x194>
 800b7e6:	ab03      	add	r3, sp, #12
 800b7e8:	9300      	str	r3, [sp, #0]
 800b7ea:	462a      	mov	r2, r5
 800b7ec:	4b0f      	ldr	r3, [pc, #60]	; (800b82c <_svfiprintf_r+0x1f8>)
 800b7ee:	a904      	add	r1, sp, #16
 800b7f0:	4638      	mov	r0, r7
 800b7f2:	f7fd ffcb 	bl	800978c <_printf_float>
 800b7f6:	1c42      	adds	r2, r0, #1
 800b7f8:	4606      	mov	r6, r0
 800b7fa:	d1d6      	bne.n	800b7aa <_svfiprintf_r+0x176>
 800b7fc:	89ab      	ldrh	r3, [r5, #12]
 800b7fe:	065b      	lsls	r3, r3, #25
 800b800:	f53f af2c 	bmi.w	800b65c <_svfiprintf_r+0x28>
 800b804:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b806:	b01d      	add	sp, #116	; 0x74
 800b808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80c:	ab03      	add	r3, sp, #12
 800b80e:	9300      	str	r3, [sp, #0]
 800b810:	462a      	mov	r2, r5
 800b812:	4b06      	ldr	r3, [pc, #24]	; (800b82c <_svfiprintf_r+0x1f8>)
 800b814:	a904      	add	r1, sp, #16
 800b816:	4638      	mov	r0, r7
 800b818:	f7fe fa5c 	bl	8009cd4 <_printf_i>
 800b81c:	e7eb      	b.n	800b7f6 <_svfiprintf_r+0x1c2>
 800b81e:	bf00      	nop
 800b820:	0800c6dc 	.word	0x0800c6dc
 800b824:	0800c6e6 	.word	0x0800c6e6
 800b828:	0800978d 	.word	0x0800978d
 800b82c:	0800b57d 	.word	0x0800b57d
 800b830:	0800c6e2 	.word	0x0800c6e2

0800b834 <_sbrk_r>:
 800b834:	b538      	push	{r3, r4, r5, lr}
 800b836:	4d06      	ldr	r5, [pc, #24]	; (800b850 <_sbrk_r+0x1c>)
 800b838:	2300      	movs	r3, #0
 800b83a:	4604      	mov	r4, r0
 800b83c:	4608      	mov	r0, r1
 800b83e:	602b      	str	r3, [r5, #0]
 800b840:	f7f6 fd50 	bl	80022e4 <_sbrk>
 800b844:	1c43      	adds	r3, r0, #1
 800b846:	d102      	bne.n	800b84e <_sbrk_r+0x1a>
 800b848:	682b      	ldr	r3, [r5, #0]
 800b84a:	b103      	cbz	r3, 800b84e <_sbrk_r+0x1a>
 800b84c:	6023      	str	r3, [r4, #0]
 800b84e:	bd38      	pop	{r3, r4, r5, pc}
 800b850:	20001a48 	.word	0x20001a48

0800b854 <__assert_func>:
 800b854:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b856:	4614      	mov	r4, r2
 800b858:	461a      	mov	r2, r3
 800b85a:	4b09      	ldr	r3, [pc, #36]	; (800b880 <__assert_func+0x2c>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	4605      	mov	r5, r0
 800b860:	68d8      	ldr	r0, [r3, #12]
 800b862:	b14c      	cbz	r4, 800b878 <__assert_func+0x24>
 800b864:	4b07      	ldr	r3, [pc, #28]	; (800b884 <__assert_func+0x30>)
 800b866:	9100      	str	r1, [sp, #0]
 800b868:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b86c:	4906      	ldr	r1, [pc, #24]	; (800b888 <__assert_func+0x34>)
 800b86e:	462b      	mov	r3, r5
 800b870:	f000 f80e 	bl	800b890 <fiprintf>
 800b874:	f000 faac 	bl	800bdd0 <abort>
 800b878:	4b04      	ldr	r3, [pc, #16]	; (800b88c <__assert_func+0x38>)
 800b87a:	461c      	mov	r4, r3
 800b87c:	e7f3      	b.n	800b866 <__assert_func+0x12>
 800b87e:	bf00      	nop
 800b880:	2000000c 	.word	0x2000000c
 800b884:	0800c6ed 	.word	0x0800c6ed
 800b888:	0800c6fa 	.word	0x0800c6fa
 800b88c:	0800c728 	.word	0x0800c728

0800b890 <fiprintf>:
 800b890:	b40e      	push	{r1, r2, r3}
 800b892:	b503      	push	{r0, r1, lr}
 800b894:	4601      	mov	r1, r0
 800b896:	ab03      	add	r3, sp, #12
 800b898:	4805      	ldr	r0, [pc, #20]	; (800b8b0 <fiprintf+0x20>)
 800b89a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b89e:	6800      	ldr	r0, [r0, #0]
 800b8a0:	9301      	str	r3, [sp, #4]
 800b8a2:	f000 f897 	bl	800b9d4 <_vfiprintf_r>
 800b8a6:	b002      	add	sp, #8
 800b8a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8ac:	b003      	add	sp, #12
 800b8ae:	4770      	bx	lr
 800b8b0:	2000000c 	.word	0x2000000c

0800b8b4 <__ascii_mbtowc>:
 800b8b4:	b082      	sub	sp, #8
 800b8b6:	b901      	cbnz	r1, 800b8ba <__ascii_mbtowc+0x6>
 800b8b8:	a901      	add	r1, sp, #4
 800b8ba:	b142      	cbz	r2, 800b8ce <__ascii_mbtowc+0x1a>
 800b8bc:	b14b      	cbz	r3, 800b8d2 <__ascii_mbtowc+0x1e>
 800b8be:	7813      	ldrb	r3, [r2, #0]
 800b8c0:	600b      	str	r3, [r1, #0]
 800b8c2:	7812      	ldrb	r2, [r2, #0]
 800b8c4:	1e10      	subs	r0, r2, #0
 800b8c6:	bf18      	it	ne
 800b8c8:	2001      	movne	r0, #1
 800b8ca:	b002      	add	sp, #8
 800b8cc:	4770      	bx	lr
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	e7fb      	b.n	800b8ca <__ascii_mbtowc+0x16>
 800b8d2:	f06f 0001 	mvn.w	r0, #1
 800b8d6:	e7f8      	b.n	800b8ca <__ascii_mbtowc+0x16>

0800b8d8 <memmove>:
 800b8d8:	4288      	cmp	r0, r1
 800b8da:	b510      	push	{r4, lr}
 800b8dc:	eb01 0402 	add.w	r4, r1, r2
 800b8e0:	d902      	bls.n	800b8e8 <memmove+0x10>
 800b8e2:	4284      	cmp	r4, r0
 800b8e4:	4623      	mov	r3, r4
 800b8e6:	d807      	bhi.n	800b8f8 <memmove+0x20>
 800b8e8:	1e43      	subs	r3, r0, #1
 800b8ea:	42a1      	cmp	r1, r4
 800b8ec:	d008      	beq.n	800b900 <memmove+0x28>
 800b8ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b8f6:	e7f8      	b.n	800b8ea <memmove+0x12>
 800b8f8:	4402      	add	r2, r0
 800b8fa:	4601      	mov	r1, r0
 800b8fc:	428a      	cmp	r2, r1
 800b8fe:	d100      	bne.n	800b902 <memmove+0x2a>
 800b900:	bd10      	pop	{r4, pc}
 800b902:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b906:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b90a:	e7f7      	b.n	800b8fc <memmove+0x24>

0800b90c <__malloc_lock>:
 800b90c:	4801      	ldr	r0, [pc, #4]	; (800b914 <__malloc_lock+0x8>)
 800b90e:	f000 bc1f 	b.w	800c150 <__retarget_lock_acquire_recursive>
 800b912:	bf00      	nop
 800b914:	20001a4c 	.word	0x20001a4c

0800b918 <__malloc_unlock>:
 800b918:	4801      	ldr	r0, [pc, #4]	; (800b920 <__malloc_unlock+0x8>)
 800b91a:	f000 bc1a 	b.w	800c152 <__retarget_lock_release_recursive>
 800b91e:	bf00      	nop
 800b920:	20001a4c 	.word	0x20001a4c

0800b924 <_realloc_r>:
 800b924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b928:	4680      	mov	r8, r0
 800b92a:	4614      	mov	r4, r2
 800b92c:	460e      	mov	r6, r1
 800b92e:	b921      	cbnz	r1, 800b93a <_realloc_r+0x16>
 800b930:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b934:	4611      	mov	r1, r2
 800b936:	f7ff bdad 	b.w	800b494 <_malloc_r>
 800b93a:	b92a      	cbnz	r2, 800b948 <_realloc_r+0x24>
 800b93c:	f7ff fd3e 	bl	800b3bc <_free_r>
 800b940:	4625      	mov	r5, r4
 800b942:	4628      	mov	r0, r5
 800b944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b948:	f000 fc6a 	bl	800c220 <_malloc_usable_size_r>
 800b94c:	4284      	cmp	r4, r0
 800b94e:	4607      	mov	r7, r0
 800b950:	d802      	bhi.n	800b958 <_realloc_r+0x34>
 800b952:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b956:	d812      	bhi.n	800b97e <_realloc_r+0x5a>
 800b958:	4621      	mov	r1, r4
 800b95a:	4640      	mov	r0, r8
 800b95c:	f7ff fd9a 	bl	800b494 <_malloc_r>
 800b960:	4605      	mov	r5, r0
 800b962:	2800      	cmp	r0, #0
 800b964:	d0ed      	beq.n	800b942 <_realloc_r+0x1e>
 800b966:	42bc      	cmp	r4, r7
 800b968:	4622      	mov	r2, r4
 800b96a:	4631      	mov	r1, r6
 800b96c:	bf28      	it	cs
 800b96e:	463a      	movcs	r2, r7
 800b970:	f7ff f97c 	bl	800ac6c <memcpy>
 800b974:	4631      	mov	r1, r6
 800b976:	4640      	mov	r0, r8
 800b978:	f7ff fd20 	bl	800b3bc <_free_r>
 800b97c:	e7e1      	b.n	800b942 <_realloc_r+0x1e>
 800b97e:	4635      	mov	r5, r6
 800b980:	e7df      	b.n	800b942 <_realloc_r+0x1e>

0800b982 <__sfputc_r>:
 800b982:	6893      	ldr	r3, [r2, #8]
 800b984:	3b01      	subs	r3, #1
 800b986:	2b00      	cmp	r3, #0
 800b988:	b410      	push	{r4}
 800b98a:	6093      	str	r3, [r2, #8]
 800b98c:	da08      	bge.n	800b9a0 <__sfputc_r+0x1e>
 800b98e:	6994      	ldr	r4, [r2, #24]
 800b990:	42a3      	cmp	r3, r4
 800b992:	db01      	blt.n	800b998 <__sfputc_r+0x16>
 800b994:	290a      	cmp	r1, #10
 800b996:	d103      	bne.n	800b9a0 <__sfputc_r+0x1e>
 800b998:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b99c:	f000 b94a 	b.w	800bc34 <__swbuf_r>
 800b9a0:	6813      	ldr	r3, [r2, #0]
 800b9a2:	1c58      	adds	r0, r3, #1
 800b9a4:	6010      	str	r0, [r2, #0]
 800b9a6:	7019      	strb	r1, [r3, #0]
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <__sfputs_r>:
 800b9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9b2:	4606      	mov	r6, r0
 800b9b4:	460f      	mov	r7, r1
 800b9b6:	4614      	mov	r4, r2
 800b9b8:	18d5      	adds	r5, r2, r3
 800b9ba:	42ac      	cmp	r4, r5
 800b9bc:	d101      	bne.n	800b9c2 <__sfputs_r+0x12>
 800b9be:	2000      	movs	r0, #0
 800b9c0:	e007      	b.n	800b9d2 <__sfputs_r+0x22>
 800b9c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9c6:	463a      	mov	r2, r7
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	f7ff ffda 	bl	800b982 <__sfputc_r>
 800b9ce:	1c43      	adds	r3, r0, #1
 800b9d0:	d1f3      	bne.n	800b9ba <__sfputs_r+0xa>
 800b9d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b9d4 <_vfiprintf_r>:
 800b9d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d8:	460d      	mov	r5, r1
 800b9da:	b09d      	sub	sp, #116	; 0x74
 800b9dc:	4614      	mov	r4, r2
 800b9de:	4698      	mov	r8, r3
 800b9e0:	4606      	mov	r6, r0
 800b9e2:	b118      	cbz	r0, 800b9ec <_vfiprintf_r+0x18>
 800b9e4:	6983      	ldr	r3, [r0, #24]
 800b9e6:	b90b      	cbnz	r3, 800b9ec <_vfiprintf_r+0x18>
 800b9e8:	f000 fb14 	bl	800c014 <__sinit>
 800b9ec:	4b89      	ldr	r3, [pc, #548]	; (800bc14 <_vfiprintf_r+0x240>)
 800b9ee:	429d      	cmp	r5, r3
 800b9f0:	d11b      	bne.n	800ba2a <_vfiprintf_r+0x56>
 800b9f2:	6875      	ldr	r5, [r6, #4]
 800b9f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9f6:	07d9      	lsls	r1, r3, #31
 800b9f8:	d405      	bmi.n	800ba06 <_vfiprintf_r+0x32>
 800b9fa:	89ab      	ldrh	r3, [r5, #12]
 800b9fc:	059a      	lsls	r2, r3, #22
 800b9fe:	d402      	bmi.n	800ba06 <_vfiprintf_r+0x32>
 800ba00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba02:	f000 fba5 	bl	800c150 <__retarget_lock_acquire_recursive>
 800ba06:	89ab      	ldrh	r3, [r5, #12]
 800ba08:	071b      	lsls	r3, r3, #28
 800ba0a:	d501      	bpl.n	800ba10 <_vfiprintf_r+0x3c>
 800ba0c:	692b      	ldr	r3, [r5, #16]
 800ba0e:	b9eb      	cbnz	r3, 800ba4c <_vfiprintf_r+0x78>
 800ba10:	4629      	mov	r1, r5
 800ba12:	4630      	mov	r0, r6
 800ba14:	f000 f96e 	bl	800bcf4 <__swsetup_r>
 800ba18:	b1c0      	cbz	r0, 800ba4c <_vfiprintf_r+0x78>
 800ba1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba1c:	07dc      	lsls	r4, r3, #31
 800ba1e:	d50e      	bpl.n	800ba3e <_vfiprintf_r+0x6a>
 800ba20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba24:	b01d      	add	sp, #116	; 0x74
 800ba26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba2a:	4b7b      	ldr	r3, [pc, #492]	; (800bc18 <_vfiprintf_r+0x244>)
 800ba2c:	429d      	cmp	r5, r3
 800ba2e:	d101      	bne.n	800ba34 <_vfiprintf_r+0x60>
 800ba30:	68b5      	ldr	r5, [r6, #8]
 800ba32:	e7df      	b.n	800b9f4 <_vfiprintf_r+0x20>
 800ba34:	4b79      	ldr	r3, [pc, #484]	; (800bc1c <_vfiprintf_r+0x248>)
 800ba36:	429d      	cmp	r5, r3
 800ba38:	bf08      	it	eq
 800ba3a:	68f5      	ldreq	r5, [r6, #12]
 800ba3c:	e7da      	b.n	800b9f4 <_vfiprintf_r+0x20>
 800ba3e:	89ab      	ldrh	r3, [r5, #12]
 800ba40:	0598      	lsls	r0, r3, #22
 800ba42:	d4ed      	bmi.n	800ba20 <_vfiprintf_r+0x4c>
 800ba44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba46:	f000 fb84 	bl	800c152 <__retarget_lock_release_recursive>
 800ba4a:	e7e9      	b.n	800ba20 <_vfiprintf_r+0x4c>
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba50:	2320      	movs	r3, #32
 800ba52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba56:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba5a:	2330      	movs	r3, #48	; 0x30
 800ba5c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bc20 <_vfiprintf_r+0x24c>
 800ba60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba64:	f04f 0901 	mov.w	r9, #1
 800ba68:	4623      	mov	r3, r4
 800ba6a:	469a      	mov	sl, r3
 800ba6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba70:	b10a      	cbz	r2, 800ba76 <_vfiprintf_r+0xa2>
 800ba72:	2a25      	cmp	r2, #37	; 0x25
 800ba74:	d1f9      	bne.n	800ba6a <_vfiprintf_r+0x96>
 800ba76:	ebba 0b04 	subs.w	fp, sl, r4
 800ba7a:	d00b      	beq.n	800ba94 <_vfiprintf_r+0xc0>
 800ba7c:	465b      	mov	r3, fp
 800ba7e:	4622      	mov	r2, r4
 800ba80:	4629      	mov	r1, r5
 800ba82:	4630      	mov	r0, r6
 800ba84:	f7ff ff94 	bl	800b9b0 <__sfputs_r>
 800ba88:	3001      	adds	r0, #1
 800ba8a:	f000 80aa 	beq.w	800bbe2 <_vfiprintf_r+0x20e>
 800ba8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba90:	445a      	add	r2, fp
 800ba92:	9209      	str	r2, [sp, #36]	; 0x24
 800ba94:	f89a 3000 	ldrb.w	r3, [sl]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	f000 80a2 	beq.w	800bbe2 <_vfiprintf_r+0x20e>
 800ba9e:	2300      	movs	r3, #0
 800baa0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800baa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800baa8:	f10a 0a01 	add.w	sl, sl, #1
 800baac:	9304      	str	r3, [sp, #16]
 800baae:	9307      	str	r3, [sp, #28]
 800bab0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bab4:	931a      	str	r3, [sp, #104]	; 0x68
 800bab6:	4654      	mov	r4, sl
 800bab8:	2205      	movs	r2, #5
 800baba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800babe:	4858      	ldr	r0, [pc, #352]	; (800bc20 <_vfiprintf_r+0x24c>)
 800bac0:	f7f4 fbb6 	bl	8000230 <memchr>
 800bac4:	9a04      	ldr	r2, [sp, #16]
 800bac6:	b9d8      	cbnz	r0, 800bb00 <_vfiprintf_r+0x12c>
 800bac8:	06d1      	lsls	r1, r2, #27
 800baca:	bf44      	itt	mi
 800bacc:	2320      	movmi	r3, #32
 800bace:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bad2:	0713      	lsls	r3, r2, #28
 800bad4:	bf44      	itt	mi
 800bad6:	232b      	movmi	r3, #43	; 0x2b
 800bad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800badc:	f89a 3000 	ldrb.w	r3, [sl]
 800bae0:	2b2a      	cmp	r3, #42	; 0x2a
 800bae2:	d015      	beq.n	800bb10 <_vfiprintf_r+0x13c>
 800bae4:	9a07      	ldr	r2, [sp, #28]
 800bae6:	4654      	mov	r4, sl
 800bae8:	2000      	movs	r0, #0
 800baea:	f04f 0c0a 	mov.w	ip, #10
 800baee:	4621      	mov	r1, r4
 800baf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800baf4:	3b30      	subs	r3, #48	; 0x30
 800baf6:	2b09      	cmp	r3, #9
 800baf8:	d94e      	bls.n	800bb98 <_vfiprintf_r+0x1c4>
 800bafa:	b1b0      	cbz	r0, 800bb2a <_vfiprintf_r+0x156>
 800bafc:	9207      	str	r2, [sp, #28]
 800bafe:	e014      	b.n	800bb2a <_vfiprintf_r+0x156>
 800bb00:	eba0 0308 	sub.w	r3, r0, r8
 800bb04:	fa09 f303 	lsl.w	r3, r9, r3
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	9304      	str	r3, [sp, #16]
 800bb0c:	46a2      	mov	sl, r4
 800bb0e:	e7d2      	b.n	800bab6 <_vfiprintf_r+0xe2>
 800bb10:	9b03      	ldr	r3, [sp, #12]
 800bb12:	1d19      	adds	r1, r3, #4
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	9103      	str	r1, [sp, #12]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	bfbb      	ittet	lt
 800bb1c:	425b      	neglt	r3, r3
 800bb1e:	f042 0202 	orrlt.w	r2, r2, #2
 800bb22:	9307      	strge	r3, [sp, #28]
 800bb24:	9307      	strlt	r3, [sp, #28]
 800bb26:	bfb8      	it	lt
 800bb28:	9204      	strlt	r2, [sp, #16]
 800bb2a:	7823      	ldrb	r3, [r4, #0]
 800bb2c:	2b2e      	cmp	r3, #46	; 0x2e
 800bb2e:	d10c      	bne.n	800bb4a <_vfiprintf_r+0x176>
 800bb30:	7863      	ldrb	r3, [r4, #1]
 800bb32:	2b2a      	cmp	r3, #42	; 0x2a
 800bb34:	d135      	bne.n	800bba2 <_vfiprintf_r+0x1ce>
 800bb36:	9b03      	ldr	r3, [sp, #12]
 800bb38:	1d1a      	adds	r2, r3, #4
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	9203      	str	r2, [sp, #12]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	bfb8      	it	lt
 800bb42:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bb46:	3402      	adds	r4, #2
 800bb48:	9305      	str	r3, [sp, #20]
 800bb4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bc30 <_vfiprintf_r+0x25c>
 800bb4e:	7821      	ldrb	r1, [r4, #0]
 800bb50:	2203      	movs	r2, #3
 800bb52:	4650      	mov	r0, sl
 800bb54:	f7f4 fb6c 	bl	8000230 <memchr>
 800bb58:	b140      	cbz	r0, 800bb6c <_vfiprintf_r+0x198>
 800bb5a:	2340      	movs	r3, #64	; 0x40
 800bb5c:	eba0 000a 	sub.w	r0, r0, sl
 800bb60:	fa03 f000 	lsl.w	r0, r3, r0
 800bb64:	9b04      	ldr	r3, [sp, #16]
 800bb66:	4303      	orrs	r3, r0
 800bb68:	3401      	adds	r4, #1
 800bb6a:	9304      	str	r3, [sp, #16]
 800bb6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb70:	482c      	ldr	r0, [pc, #176]	; (800bc24 <_vfiprintf_r+0x250>)
 800bb72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb76:	2206      	movs	r2, #6
 800bb78:	f7f4 fb5a 	bl	8000230 <memchr>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d03f      	beq.n	800bc00 <_vfiprintf_r+0x22c>
 800bb80:	4b29      	ldr	r3, [pc, #164]	; (800bc28 <_vfiprintf_r+0x254>)
 800bb82:	bb1b      	cbnz	r3, 800bbcc <_vfiprintf_r+0x1f8>
 800bb84:	9b03      	ldr	r3, [sp, #12]
 800bb86:	3307      	adds	r3, #7
 800bb88:	f023 0307 	bic.w	r3, r3, #7
 800bb8c:	3308      	adds	r3, #8
 800bb8e:	9303      	str	r3, [sp, #12]
 800bb90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb92:	443b      	add	r3, r7
 800bb94:	9309      	str	r3, [sp, #36]	; 0x24
 800bb96:	e767      	b.n	800ba68 <_vfiprintf_r+0x94>
 800bb98:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	2001      	movs	r0, #1
 800bba0:	e7a5      	b.n	800baee <_vfiprintf_r+0x11a>
 800bba2:	2300      	movs	r3, #0
 800bba4:	3401      	adds	r4, #1
 800bba6:	9305      	str	r3, [sp, #20]
 800bba8:	4619      	mov	r1, r3
 800bbaa:	f04f 0c0a 	mov.w	ip, #10
 800bbae:	4620      	mov	r0, r4
 800bbb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbb4:	3a30      	subs	r2, #48	; 0x30
 800bbb6:	2a09      	cmp	r2, #9
 800bbb8:	d903      	bls.n	800bbc2 <_vfiprintf_r+0x1ee>
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d0c5      	beq.n	800bb4a <_vfiprintf_r+0x176>
 800bbbe:	9105      	str	r1, [sp, #20]
 800bbc0:	e7c3      	b.n	800bb4a <_vfiprintf_r+0x176>
 800bbc2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbc6:	4604      	mov	r4, r0
 800bbc8:	2301      	movs	r3, #1
 800bbca:	e7f0      	b.n	800bbae <_vfiprintf_r+0x1da>
 800bbcc:	ab03      	add	r3, sp, #12
 800bbce:	9300      	str	r3, [sp, #0]
 800bbd0:	462a      	mov	r2, r5
 800bbd2:	4b16      	ldr	r3, [pc, #88]	; (800bc2c <_vfiprintf_r+0x258>)
 800bbd4:	a904      	add	r1, sp, #16
 800bbd6:	4630      	mov	r0, r6
 800bbd8:	f7fd fdd8 	bl	800978c <_printf_float>
 800bbdc:	4607      	mov	r7, r0
 800bbde:	1c78      	adds	r0, r7, #1
 800bbe0:	d1d6      	bne.n	800bb90 <_vfiprintf_r+0x1bc>
 800bbe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbe4:	07d9      	lsls	r1, r3, #31
 800bbe6:	d405      	bmi.n	800bbf4 <_vfiprintf_r+0x220>
 800bbe8:	89ab      	ldrh	r3, [r5, #12]
 800bbea:	059a      	lsls	r2, r3, #22
 800bbec:	d402      	bmi.n	800bbf4 <_vfiprintf_r+0x220>
 800bbee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbf0:	f000 faaf 	bl	800c152 <__retarget_lock_release_recursive>
 800bbf4:	89ab      	ldrh	r3, [r5, #12]
 800bbf6:	065b      	lsls	r3, r3, #25
 800bbf8:	f53f af12 	bmi.w	800ba20 <_vfiprintf_r+0x4c>
 800bbfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbfe:	e711      	b.n	800ba24 <_vfiprintf_r+0x50>
 800bc00:	ab03      	add	r3, sp, #12
 800bc02:	9300      	str	r3, [sp, #0]
 800bc04:	462a      	mov	r2, r5
 800bc06:	4b09      	ldr	r3, [pc, #36]	; (800bc2c <_vfiprintf_r+0x258>)
 800bc08:	a904      	add	r1, sp, #16
 800bc0a:	4630      	mov	r0, r6
 800bc0c:	f7fe f862 	bl	8009cd4 <_printf_i>
 800bc10:	e7e4      	b.n	800bbdc <_vfiprintf_r+0x208>
 800bc12:	bf00      	nop
 800bc14:	0800c854 	.word	0x0800c854
 800bc18:	0800c874 	.word	0x0800c874
 800bc1c:	0800c834 	.word	0x0800c834
 800bc20:	0800c6dc 	.word	0x0800c6dc
 800bc24:	0800c6e6 	.word	0x0800c6e6
 800bc28:	0800978d 	.word	0x0800978d
 800bc2c:	0800b9b1 	.word	0x0800b9b1
 800bc30:	0800c6e2 	.word	0x0800c6e2

0800bc34 <__swbuf_r>:
 800bc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc36:	460e      	mov	r6, r1
 800bc38:	4614      	mov	r4, r2
 800bc3a:	4605      	mov	r5, r0
 800bc3c:	b118      	cbz	r0, 800bc46 <__swbuf_r+0x12>
 800bc3e:	6983      	ldr	r3, [r0, #24]
 800bc40:	b90b      	cbnz	r3, 800bc46 <__swbuf_r+0x12>
 800bc42:	f000 f9e7 	bl	800c014 <__sinit>
 800bc46:	4b21      	ldr	r3, [pc, #132]	; (800bccc <__swbuf_r+0x98>)
 800bc48:	429c      	cmp	r4, r3
 800bc4a:	d12b      	bne.n	800bca4 <__swbuf_r+0x70>
 800bc4c:	686c      	ldr	r4, [r5, #4]
 800bc4e:	69a3      	ldr	r3, [r4, #24]
 800bc50:	60a3      	str	r3, [r4, #8]
 800bc52:	89a3      	ldrh	r3, [r4, #12]
 800bc54:	071a      	lsls	r2, r3, #28
 800bc56:	d52f      	bpl.n	800bcb8 <__swbuf_r+0x84>
 800bc58:	6923      	ldr	r3, [r4, #16]
 800bc5a:	b36b      	cbz	r3, 800bcb8 <__swbuf_r+0x84>
 800bc5c:	6923      	ldr	r3, [r4, #16]
 800bc5e:	6820      	ldr	r0, [r4, #0]
 800bc60:	1ac0      	subs	r0, r0, r3
 800bc62:	6963      	ldr	r3, [r4, #20]
 800bc64:	b2f6      	uxtb	r6, r6
 800bc66:	4283      	cmp	r3, r0
 800bc68:	4637      	mov	r7, r6
 800bc6a:	dc04      	bgt.n	800bc76 <__swbuf_r+0x42>
 800bc6c:	4621      	mov	r1, r4
 800bc6e:	4628      	mov	r0, r5
 800bc70:	f000 f93c 	bl	800beec <_fflush_r>
 800bc74:	bb30      	cbnz	r0, 800bcc4 <__swbuf_r+0x90>
 800bc76:	68a3      	ldr	r3, [r4, #8]
 800bc78:	3b01      	subs	r3, #1
 800bc7a:	60a3      	str	r3, [r4, #8]
 800bc7c:	6823      	ldr	r3, [r4, #0]
 800bc7e:	1c5a      	adds	r2, r3, #1
 800bc80:	6022      	str	r2, [r4, #0]
 800bc82:	701e      	strb	r6, [r3, #0]
 800bc84:	6963      	ldr	r3, [r4, #20]
 800bc86:	3001      	adds	r0, #1
 800bc88:	4283      	cmp	r3, r0
 800bc8a:	d004      	beq.n	800bc96 <__swbuf_r+0x62>
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	07db      	lsls	r3, r3, #31
 800bc90:	d506      	bpl.n	800bca0 <__swbuf_r+0x6c>
 800bc92:	2e0a      	cmp	r6, #10
 800bc94:	d104      	bne.n	800bca0 <__swbuf_r+0x6c>
 800bc96:	4621      	mov	r1, r4
 800bc98:	4628      	mov	r0, r5
 800bc9a:	f000 f927 	bl	800beec <_fflush_r>
 800bc9e:	b988      	cbnz	r0, 800bcc4 <__swbuf_r+0x90>
 800bca0:	4638      	mov	r0, r7
 800bca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bca4:	4b0a      	ldr	r3, [pc, #40]	; (800bcd0 <__swbuf_r+0x9c>)
 800bca6:	429c      	cmp	r4, r3
 800bca8:	d101      	bne.n	800bcae <__swbuf_r+0x7a>
 800bcaa:	68ac      	ldr	r4, [r5, #8]
 800bcac:	e7cf      	b.n	800bc4e <__swbuf_r+0x1a>
 800bcae:	4b09      	ldr	r3, [pc, #36]	; (800bcd4 <__swbuf_r+0xa0>)
 800bcb0:	429c      	cmp	r4, r3
 800bcb2:	bf08      	it	eq
 800bcb4:	68ec      	ldreq	r4, [r5, #12]
 800bcb6:	e7ca      	b.n	800bc4e <__swbuf_r+0x1a>
 800bcb8:	4621      	mov	r1, r4
 800bcba:	4628      	mov	r0, r5
 800bcbc:	f000 f81a 	bl	800bcf4 <__swsetup_r>
 800bcc0:	2800      	cmp	r0, #0
 800bcc2:	d0cb      	beq.n	800bc5c <__swbuf_r+0x28>
 800bcc4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bcc8:	e7ea      	b.n	800bca0 <__swbuf_r+0x6c>
 800bcca:	bf00      	nop
 800bccc:	0800c854 	.word	0x0800c854
 800bcd0:	0800c874 	.word	0x0800c874
 800bcd4:	0800c834 	.word	0x0800c834

0800bcd8 <__ascii_wctomb>:
 800bcd8:	b149      	cbz	r1, 800bcee <__ascii_wctomb+0x16>
 800bcda:	2aff      	cmp	r2, #255	; 0xff
 800bcdc:	bf85      	ittet	hi
 800bcde:	238a      	movhi	r3, #138	; 0x8a
 800bce0:	6003      	strhi	r3, [r0, #0]
 800bce2:	700a      	strbls	r2, [r1, #0]
 800bce4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bce8:	bf98      	it	ls
 800bcea:	2001      	movls	r0, #1
 800bcec:	4770      	bx	lr
 800bcee:	4608      	mov	r0, r1
 800bcf0:	4770      	bx	lr
	...

0800bcf4 <__swsetup_r>:
 800bcf4:	4b32      	ldr	r3, [pc, #200]	; (800bdc0 <__swsetup_r+0xcc>)
 800bcf6:	b570      	push	{r4, r5, r6, lr}
 800bcf8:	681d      	ldr	r5, [r3, #0]
 800bcfa:	4606      	mov	r6, r0
 800bcfc:	460c      	mov	r4, r1
 800bcfe:	b125      	cbz	r5, 800bd0a <__swsetup_r+0x16>
 800bd00:	69ab      	ldr	r3, [r5, #24]
 800bd02:	b913      	cbnz	r3, 800bd0a <__swsetup_r+0x16>
 800bd04:	4628      	mov	r0, r5
 800bd06:	f000 f985 	bl	800c014 <__sinit>
 800bd0a:	4b2e      	ldr	r3, [pc, #184]	; (800bdc4 <__swsetup_r+0xd0>)
 800bd0c:	429c      	cmp	r4, r3
 800bd0e:	d10f      	bne.n	800bd30 <__swsetup_r+0x3c>
 800bd10:	686c      	ldr	r4, [r5, #4]
 800bd12:	89a3      	ldrh	r3, [r4, #12]
 800bd14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd18:	0719      	lsls	r1, r3, #28
 800bd1a:	d42c      	bmi.n	800bd76 <__swsetup_r+0x82>
 800bd1c:	06dd      	lsls	r5, r3, #27
 800bd1e:	d411      	bmi.n	800bd44 <__swsetup_r+0x50>
 800bd20:	2309      	movs	r3, #9
 800bd22:	6033      	str	r3, [r6, #0]
 800bd24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd28:	81a3      	strh	r3, [r4, #12]
 800bd2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd2e:	e03e      	b.n	800bdae <__swsetup_r+0xba>
 800bd30:	4b25      	ldr	r3, [pc, #148]	; (800bdc8 <__swsetup_r+0xd4>)
 800bd32:	429c      	cmp	r4, r3
 800bd34:	d101      	bne.n	800bd3a <__swsetup_r+0x46>
 800bd36:	68ac      	ldr	r4, [r5, #8]
 800bd38:	e7eb      	b.n	800bd12 <__swsetup_r+0x1e>
 800bd3a:	4b24      	ldr	r3, [pc, #144]	; (800bdcc <__swsetup_r+0xd8>)
 800bd3c:	429c      	cmp	r4, r3
 800bd3e:	bf08      	it	eq
 800bd40:	68ec      	ldreq	r4, [r5, #12]
 800bd42:	e7e6      	b.n	800bd12 <__swsetup_r+0x1e>
 800bd44:	0758      	lsls	r0, r3, #29
 800bd46:	d512      	bpl.n	800bd6e <__swsetup_r+0x7a>
 800bd48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd4a:	b141      	cbz	r1, 800bd5e <__swsetup_r+0x6a>
 800bd4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd50:	4299      	cmp	r1, r3
 800bd52:	d002      	beq.n	800bd5a <__swsetup_r+0x66>
 800bd54:	4630      	mov	r0, r6
 800bd56:	f7ff fb31 	bl	800b3bc <_free_r>
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	6363      	str	r3, [r4, #52]	; 0x34
 800bd5e:	89a3      	ldrh	r3, [r4, #12]
 800bd60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd64:	81a3      	strh	r3, [r4, #12]
 800bd66:	2300      	movs	r3, #0
 800bd68:	6063      	str	r3, [r4, #4]
 800bd6a:	6923      	ldr	r3, [r4, #16]
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	89a3      	ldrh	r3, [r4, #12]
 800bd70:	f043 0308 	orr.w	r3, r3, #8
 800bd74:	81a3      	strh	r3, [r4, #12]
 800bd76:	6923      	ldr	r3, [r4, #16]
 800bd78:	b94b      	cbnz	r3, 800bd8e <__swsetup_r+0x9a>
 800bd7a:	89a3      	ldrh	r3, [r4, #12]
 800bd7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd84:	d003      	beq.n	800bd8e <__swsetup_r+0x9a>
 800bd86:	4621      	mov	r1, r4
 800bd88:	4630      	mov	r0, r6
 800bd8a:	f000 fa09 	bl	800c1a0 <__smakebuf_r>
 800bd8e:	89a0      	ldrh	r0, [r4, #12]
 800bd90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd94:	f010 0301 	ands.w	r3, r0, #1
 800bd98:	d00a      	beq.n	800bdb0 <__swsetup_r+0xbc>
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	60a3      	str	r3, [r4, #8]
 800bd9e:	6963      	ldr	r3, [r4, #20]
 800bda0:	425b      	negs	r3, r3
 800bda2:	61a3      	str	r3, [r4, #24]
 800bda4:	6923      	ldr	r3, [r4, #16]
 800bda6:	b943      	cbnz	r3, 800bdba <__swsetup_r+0xc6>
 800bda8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bdac:	d1ba      	bne.n	800bd24 <__swsetup_r+0x30>
 800bdae:	bd70      	pop	{r4, r5, r6, pc}
 800bdb0:	0781      	lsls	r1, r0, #30
 800bdb2:	bf58      	it	pl
 800bdb4:	6963      	ldrpl	r3, [r4, #20]
 800bdb6:	60a3      	str	r3, [r4, #8]
 800bdb8:	e7f4      	b.n	800bda4 <__swsetup_r+0xb0>
 800bdba:	2000      	movs	r0, #0
 800bdbc:	e7f7      	b.n	800bdae <__swsetup_r+0xba>
 800bdbe:	bf00      	nop
 800bdc0:	2000000c 	.word	0x2000000c
 800bdc4:	0800c854 	.word	0x0800c854
 800bdc8:	0800c874 	.word	0x0800c874
 800bdcc:	0800c834 	.word	0x0800c834

0800bdd0 <abort>:
 800bdd0:	b508      	push	{r3, lr}
 800bdd2:	2006      	movs	r0, #6
 800bdd4:	f000 fa54 	bl	800c280 <raise>
 800bdd8:	2001      	movs	r0, #1
 800bdda:	f7f6 fa0b 	bl	80021f4 <_exit>
	...

0800bde0 <__sflush_r>:
 800bde0:	898a      	ldrh	r2, [r1, #12]
 800bde2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bde6:	4605      	mov	r5, r0
 800bde8:	0710      	lsls	r0, r2, #28
 800bdea:	460c      	mov	r4, r1
 800bdec:	d458      	bmi.n	800bea0 <__sflush_r+0xc0>
 800bdee:	684b      	ldr	r3, [r1, #4]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	dc05      	bgt.n	800be00 <__sflush_r+0x20>
 800bdf4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	dc02      	bgt.n	800be00 <__sflush_r+0x20>
 800bdfa:	2000      	movs	r0, #0
 800bdfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be02:	2e00      	cmp	r6, #0
 800be04:	d0f9      	beq.n	800bdfa <__sflush_r+0x1a>
 800be06:	2300      	movs	r3, #0
 800be08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800be0c:	682f      	ldr	r7, [r5, #0]
 800be0e:	602b      	str	r3, [r5, #0]
 800be10:	d032      	beq.n	800be78 <__sflush_r+0x98>
 800be12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be14:	89a3      	ldrh	r3, [r4, #12]
 800be16:	075a      	lsls	r2, r3, #29
 800be18:	d505      	bpl.n	800be26 <__sflush_r+0x46>
 800be1a:	6863      	ldr	r3, [r4, #4]
 800be1c:	1ac0      	subs	r0, r0, r3
 800be1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be20:	b10b      	cbz	r3, 800be26 <__sflush_r+0x46>
 800be22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be24:	1ac0      	subs	r0, r0, r3
 800be26:	2300      	movs	r3, #0
 800be28:	4602      	mov	r2, r0
 800be2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be2c:	6a21      	ldr	r1, [r4, #32]
 800be2e:	4628      	mov	r0, r5
 800be30:	47b0      	blx	r6
 800be32:	1c43      	adds	r3, r0, #1
 800be34:	89a3      	ldrh	r3, [r4, #12]
 800be36:	d106      	bne.n	800be46 <__sflush_r+0x66>
 800be38:	6829      	ldr	r1, [r5, #0]
 800be3a:	291d      	cmp	r1, #29
 800be3c:	d82c      	bhi.n	800be98 <__sflush_r+0xb8>
 800be3e:	4a2a      	ldr	r2, [pc, #168]	; (800bee8 <__sflush_r+0x108>)
 800be40:	40ca      	lsrs	r2, r1
 800be42:	07d6      	lsls	r6, r2, #31
 800be44:	d528      	bpl.n	800be98 <__sflush_r+0xb8>
 800be46:	2200      	movs	r2, #0
 800be48:	6062      	str	r2, [r4, #4]
 800be4a:	04d9      	lsls	r1, r3, #19
 800be4c:	6922      	ldr	r2, [r4, #16]
 800be4e:	6022      	str	r2, [r4, #0]
 800be50:	d504      	bpl.n	800be5c <__sflush_r+0x7c>
 800be52:	1c42      	adds	r2, r0, #1
 800be54:	d101      	bne.n	800be5a <__sflush_r+0x7a>
 800be56:	682b      	ldr	r3, [r5, #0]
 800be58:	b903      	cbnz	r3, 800be5c <__sflush_r+0x7c>
 800be5a:	6560      	str	r0, [r4, #84]	; 0x54
 800be5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be5e:	602f      	str	r7, [r5, #0]
 800be60:	2900      	cmp	r1, #0
 800be62:	d0ca      	beq.n	800bdfa <__sflush_r+0x1a>
 800be64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be68:	4299      	cmp	r1, r3
 800be6a:	d002      	beq.n	800be72 <__sflush_r+0x92>
 800be6c:	4628      	mov	r0, r5
 800be6e:	f7ff faa5 	bl	800b3bc <_free_r>
 800be72:	2000      	movs	r0, #0
 800be74:	6360      	str	r0, [r4, #52]	; 0x34
 800be76:	e7c1      	b.n	800bdfc <__sflush_r+0x1c>
 800be78:	6a21      	ldr	r1, [r4, #32]
 800be7a:	2301      	movs	r3, #1
 800be7c:	4628      	mov	r0, r5
 800be7e:	47b0      	blx	r6
 800be80:	1c41      	adds	r1, r0, #1
 800be82:	d1c7      	bne.n	800be14 <__sflush_r+0x34>
 800be84:	682b      	ldr	r3, [r5, #0]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d0c4      	beq.n	800be14 <__sflush_r+0x34>
 800be8a:	2b1d      	cmp	r3, #29
 800be8c:	d001      	beq.n	800be92 <__sflush_r+0xb2>
 800be8e:	2b16      	cmp	r3, #22
 800be90:	d101      	bne.n	800be96 <__sflush_r+0xb6>
 800be92:	602f      	str	r7, [r5, #0]
 800be94:	e7b1      	b.n	800bdfa <__sflush_r+0x1a>
 800be96:	89a3      	ldrh	r3, [r4, #12]
 800be98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be9c:	81a3      	strh	r3, [r4, #12]
 800be9e:	e7ad      	b.n	800bdfc <__sflush_r+0x1c>
 800bea0:	690f      	ldr	r7, [r1, #16]
 800bea2:	2f00      	cmp	r7, #0
 800bea4:	d0a9      	beq.n	800bdfa <__sflush_r+0x1a>
 800bea6:	0793      	lsls	r3, r2, #30
 800bea8:	680e      	ldr	r6, [r1, #0]
 800beaa:	bf08      	it	eq
 800beac:	694b      	ldreq	r3, [r1, #20]
 800beae:	600f      	str	r7, [r1, #0]
 800beb0:	bf18      	it	ne
 800beb2:	2300      	movne	r3, #0
 800beb4:	eba6 0807 	sub.w	r8, r6, r7
 800beb8:	608b      	str	r3, [r1, #8]
 800beba:	f1b8 0f00 	cmp.w	r8, #0
 800bebe:	dd9c      	ble.n	800bdfa <__sflush_r+0x1a>
 800bec0:	6a21      	ldr	r1, [r4, #32]
 800bec2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bec4:	4643      	mov	r3, r8
 800bec6:	463a      	mov	r2, r7
 800bec8:	4628      	mov	r0, r5
 800beca:	47b0      	blx	r6
 800becc:	2800      	cmp	r0, #0
 800bece:	dc06      	bgt.n	800bede <__sflush_r+0xfe>
 800bed0:	89a3      	ldrh	r3, [r4, #12]
 800bed2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bed6:	81a3      	strh	r3, [r4, #12]
 800bed8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bedc:	e78e      	b.n	800bdfc <__sflush_r+0x1c>
 800bede:	4407      	add	r7, r0
 800bee0:	eba8 0800 	sub.w	r8, r8, r0
 800bee4:	e7e9      	b.n	800beba <__sflush_r+0xda>
 800bee6:	bf00      	nop
 800bee8:	20400001 	.word	0x20400001

0800beec <_fflush_r>:
 800beec:	b538      	push	{r3, r4, r5, lr}
 800beee:	690b      	ldr	r3, [r1, #16]
 800bef0:	4605      	mov	r5, r0
 800bef2:	460c      	mov	r4, r1
 800bef4:	b913      	cbnz	r3, 800befc <_fflush_r+0x10>
 800bef6:	2500      	movs	r5, #0
 800bef8:	4628      	mov	r0, r5
 800befa:	bd38      	pop	{r3, r4, r5, pc}
 800befc:	b118      	cbz	r0, 800bf06 <_fflush_r+0x1a>
 800befe:	6983      	ldr	r3, [r0, #24]
 800bf00:	b90b      	cbnz	r3, 800bf06 <_fflush_r+0x1a>
 800bf02:	f000 f887 	bl	800c014 <__sinit>
 800bf06:	4b14      	ldr	r3, [pc, #80]	; (800bf58 <_fflush_r+0x6c>)
 800bf08:	429c      	cmp	r4, r3
 800bf0a:	d11b      	bne.n	800bf44 <_fflush_r+0x58>
 800bf0c:	686c      	ldr	r4, [r5, #4]
 800bf0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d0ef      	beq.n	800bef6 <_fflush_r+0xa>
 800bf16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf18:	07d0      	lsls	r0, r2, #31
 800bf1a:	d404      	bmi.n	800bf26 <_fflush_r+0x3a>
 800bf1c:	0599      	lsls	r1, r3, #22
 800bf1e:	d402      	bmi.n	800bf26 <_fflush_r+0x3a>
 800bf20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf22:	f000 f915 	bl	800c150 <__retarget_lock_acquire_recursive>
 800bf26:	4628      	mov	r0, r5
 800bf28:	4621      	mov	r1, r4
 800bf2a:	f7ff ff59 	bl	800bde0 <__sflush_r>
 800bf2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf30:	07da      	lsls	r2, r3, #31
 800bf32:	4605      	mov	r5, r0
 800bf34:	d4e0      	bmi.n	800bef8 <_fflush_r+0xc>
 800bf36:	89a3      	ldrh	r3, [r4, #12]
 800bf38:	059b      	lsls	r3, r3, #22
 800bf3a:	d4dd      	bmi.n	800bef8 <_fflush_r+0xc>
 800bf3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf3e:	f000 f908 	bl	800c152 <__retarget_lock_release_recursive>
 800bf42:	e7d9      	b.n	800bef8 <_fflush_r+0xc>
 800bf44:	4b05      	ldr	r3, [pc, #20]	; (800bf5c <_fflush_r+0x70>)
 800bf46:	429c      	cmp	r4, r3
 800bf48:	d101      	bne.n	800bf4e <_fflush_r+0x62>
 800bf4a:	68ac      	ldr	r4, [r5, #8]
 800bf4c:	e7df      	b.n	800bf0e <_fflush_r+0x22>
 800bf4e:	4b04      	ldr	r3, [pc, #16]	; (800bf60 <_fflush_r+0x74>)
 800bf50:	429c      	cmp	r4, r3
 800bf52:	bf08      	it	eq
 800bf54:	68ec      	ldreq	r4, [r5, #12]
 800bf56:	e7da      	b.n	800bf0e <_fflush_r+0x22>
 800bf58:	0800c854 	.word	0x0800c854
 800bf5c:	0800c874 	.word	0x0800c874
 800bf60:	0800c834 	.word	0x0800c834

0800bf64 <std>:
 800bf64:	2300      	movs	r3, #0
 800bf66:	b510      	push	{r4, lr}
 800bf68:	4604      	mov	r4, r0
 800bf6a:	e9c0 3300 	strd	r3, r3, [r0]
 800bf6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf72:	6083      	str	r3, [r0, #8]
 800bf74:	8181      	strh	r1, [r0, #12]
 800bf76:	6643      	str	r3, [r0, #100]	; 0x64
 800bf78:	81c2      	strh	r2, [r0, #14]
 800bf7a:	6183      	str	r3, [r0, #24]
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	2208      	movs	r2, #8
 800bf80:	305c      	adds	r0, #92	; 0x5c
 800bf82:	f7fd fb5b 	bl	800963c <memset>
 800bf86:	4b05      	ldr	r3, [pc, #20]	; (800bf9c <std+0x38>)
 800bf88:	6263      	str	r3, [r4, #36]	; 0x24
 800bf8a:	4b05      	ldr	r3, [pc, #20]	; (800bfa0 <std+0x3c>)
 800bf8c:	62a3      	str	r3, [r4, #40]	; 0x28
 800bf8e:	4b05      	ldr	r3, [pc, #20]	; (800bfa4 <std+0x40>)
 800bf90:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf92:	4b05      	ldr	r3, [pc, #20]	; (800bfa8 <std+0x44>)
 800bf94:	6224      	str	r4, [r4, #32]
 800bf96:	6323      	str	r3, [r4, #48]	; 0x30
 800bf98:	bd10      	pop	{r4, pc}
 800bf9a:	bf00      	nop
 800bf9c:	0800c2b9 	.word	0x0800c2b9
 800bfa0:	0800c2db 	.word	0x0800c2db
 800bfa4:	0800c313 	.word	0x0800c313
 800bfa8:	0800c337 	.word	0x0800c337

0800bfac <_cleanup_r>:
 800bfac:	4901      	ldr	r1, [pc, #4]	; (800bfb4 <_cleanup_r+0x8>)
 800bfae:	f000 b8af 	b.w	800c110 <_fwalk_reent>
 800bfb2:	bf00      	nop
 800bfb4:	0800beed 	.word	0x0800beed

0800bfb8 <__sfmoreglue>:
 800bfb8:	b570      	push	{r4, r5, r6, lr}
 800bfba:	2268      	movs	r2, #104	; 0x68
 800bfbc:	1e4d      	subs	r5, r1, #1
 800bfbe:	4355      	muls	r5, r2
 800bfc0:	460e      	mov	r6, r1
 800bfc2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bfc6:	f7ff fa65 	bl	800b494 <_malloc_r>
 800bfca:	4604      	mov	r4, r0
 800bfcc:	b140      	cbz	r0, 800bfe0 <__sfmoreglue+0x28>
 800bfce:	2100      	movs	r1, #0
 800bfd0:	e9c0 1600 	strd	r1, r6, [r0]
 800bfd4:	300c      	adds	r0, #12
 800bfd6:	60a0      	str	r0, [r4, #8]
 800bfd8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bfdc:	f7fd fb2e 	bl	800963c <memset>
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	bd70      	pop	{r4, r5, r6, pc}

0800bfe4 <__sfp_lock_acquire>:
 800bfe4:	4801      	ldr	r0, [pc, #4]	; (800bfec <__sfp_lock_acquire+0x8>)
 800bfe6:	f000 b8b3 	b.w	800c150 <__retarget_lock_acquire_recursive>
 800bfea:	bf00      	nop
 800bfec:	20001a4d 	.word	0x20001a4d

0800bff0 <__sfp_lock_release>:
 800bff0:	4801      	ldr	r0, [pc, #4]	; (800bff8 <__sfp_lock_release+0x8>)
 800bff2:	f000 b8ae 	b.w	800c152 <__retarget_lock_release_recursive>
 800bff6:	bf00      	nop
 800bff8:	20001a4d 	.word	0x20001a4d

0800bffc <__sinit_lock_acquire>:
 800bffc:	4801      	ldr	r0, [pc, #4]	; (800c004 <__sinit_lock_acquire+0x8>)
 800bffe:	f000 b8a7 	b.w	800c150 <__retarget_lock_acquire_recursive>
 800c002:	bf00      	nop
 800c004:	20001a4e 	.word	0x20001a4e

0800c008 <__sinit_lock_release>:
 800c008:	4801      	ldr	r0, [pc, #4]	; (800c010 <__sinit_lock_release+0x8>)
 800c00a:	f000 b8a2 	b.w	800c152 <__retarget_lock_release_recursive>
 800c00e:	bf00      	nop
 800c010:	20001a4e 	.word	0x20001a4e

0800c014 <__sinit>:
 800c014:	b510      	push	{r4, lr}
 800c016:	4604      	mov	r4, r0
 800c018:	f7ff fff0 	bl	800bffc <__sinit_lock_acquire>
 800c01c:	69a3      	ldr	r3, [r4, #24]
 800c01e:	b11b      	cbz	r3, 800c028 <__sinit+0x14>
 800c020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c024:	f7ff bff0 	b.w	800c008 <__sinit_lock_release>
 800c028:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c02c:	6523      	str	r3, [r4, #80]	; 0x50
 800c02e:	4b13      	ldr	r3, [pc, #76]	; (800c07c <__sinit+0x68>)
 800c030:	4a13      	ldr	r2, [pc, #76]	; (800c080 <__sinit+0x6c>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	62a2      	str	r2, [r4, #40]	; 0x28
 800c036:	42a3      	cmp	r3, r4
 800c038:	bf04      	itt	eq
 800c03a:	2301      	moveq	r3, #1
 800c03c:	61a3      	streq	r3, [r4, #24]
 800c03e:	4620      	mov	r0, r4
 800c040:	f000 f820 	bl	800c084 <__sfp>
 800c044:	6060      	str	r0, [r4, #4]
 800c046:	4620      	mov	r0, r4
 800c048:	f000 f81c 	bl	800c084 <__sfp>
 800c04c:	60a0      	str	r0, [r4, #8]
 800c04e:	4620      	mov	r0, r4
 800c050:	f000 f818 	bl	800c084 <__sfp>
 800c054:	2200      	movs	r2, #0
 800c056:	60e0      	str	r0, [r4, #12]
 800c058:	2104      	movs	r1, #4
 800c05a:	6860      	ldr	r0, [r4, #4]
 800c05c:	f7ff ff82 	bl	800bf64 <std>
 800c060:	68a0      	ldr	r0, [r4, #8]
 800c062:	2201      	movs	r2, #1
 800c064:	2109      	movs	r1, #9
 800c066:	f7ff ff7d 	bl	800bf64 <std>
 800c06a:	68e0      	ldr	r0, [r4, #12]
 800c06c:	2202      	movs	r2, #2
 800c06e:	2112      	movs	r1, #18
 800c070:	f7ff ff78 	bl	800bf64 <std>
 800c074:	2301      	movs	r3, #1
 800c076:	61a3      	str	r3, [r4, #24]
 800c078:	e7d2      	b.n	800c020 <__sinit+0xc>
 800c07a:	bf00      	nop
 800c07c:	0800c4bc 	.word	0x0800c4bc
 800c080:	0800bfad 	.word	0x0800bfad

0800c084 <__sfp>:
 800c084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c086:	4607      	mov	r7, r0
 800c088:	f7ff ffac 	bl	800bfe4 <__sfp_lock_acquire>
 800c08c:	4b1e      	ldr	r3, [pc, #120]	; (800c108 <__sfp+0x84>)
 800c08e:	681e      	ldr	r6, [r3, #0]
 800c090:	69b3      	ldr	r3, [r6, #24]
 800c092:	b913      	cbnz	r3, 800c09a <__sfp+0x16>
 800c094:	4630      	mov	r0, r6
 800c096:	f7ff ffbd 	bl	800c014 <__sinit>
 800c09a:	3648      	adds	r6, #72	; 0x48
 800c09c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	d503      	bpl.n	800c0ac <__sfp+0x28>
 800c0a4:	6833      	ldr	r3, [r6, #0]
 800c0a6:	b30b      	cbz	r3, 800c0ec <__sfp+0x68>
 800c0a8:	6836      	ldr	r6, [r6, #0]
 800c0aa:	e7f7      	b.n	800c09c <__sfp+0x18>
 800c0ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c0b0:	b9d5      	cbnz	r5, 800c0e8 <__sfp+0x64>
 800c0b2:	4b16      	ldr	r3, [pc, #88]	; (800c10c <__sfp+0x88>)
 800c0b4:	60e3      	str	r3, [r4, #12]
 800c0b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c0ba:	6665      	str	r5, [r4, #100]	; 0x64
 800c0bc:	f000 f847 	bl	800c14e <__retarget_lock_init_recursive>
 800c0c0:	f7ff ff96 	bl	800bff0 <__sfp_lock_release>
 800c0c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c0c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c0cc:	6025      	str	r5, [r4, #0]
 800c0ce:	61a5      	str	r5, [r4, #24]
 800c0d0:	2208      	movs	r2, #8
 800c0d2:	4629      	mov	r1, r5
 800c0d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c0d8:	f7fd fab0 	bl	800963c <memset>
 800c0dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c0e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c0e4:	4620      	mov	r0, r4
 800c0e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0e8:	3468      	adds	r4, #104	; 0x68
 800c0ea:	e7d9      	b.n	800c0a0 <__sfp+0x1c>
 800c0ec:	2104      	movs	r1, #4
 800c0ee:	4638      	mov	r0, r7
 800c0f0:	f7ff ff62 	bl	800bfb8 <__sfmoreglue>
 800c0f4:	4604      	mov	r4, r0
 800c0f6:	6030      	str	r0, [r6, #0]
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	d1d5      	bne.n	800c0a8 <__sfp+0x24>
 800c0fc:	f7ff ff78 	bl	800bff0 <__sfp_lock_release>
 800c100:	230c      	movs	r3, #12
 800c102:	603b      	str	r3, [r7, #0]
 800c104:	e7ee      	b.n	800c0e4 <__sfp+0x60>
 800c106:	bf00      	nop
 800c108:	0800c4bc 	.word	0x0800c4bc
 800c10c:	ffff0001 	.word	0xffff0001

0800c110 <_fwalk_reent>:
 800c110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c114:	4606      	mov	r6, r0
 800c116:	4688      	mov	r8, r1
 800c118:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c11c:	2700      	movs	r7, #0
 800c11e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c122:	f1b9 0901 	subs.w	r9, r9, #1
 800c126:	d505      	bpl.n	800c134 <_fwalk_reent+0x24>
 800c128:	6824      	ldr	r4, [r4, #0]
 800c12a:	2c00      	cmp	r4, #0
 800c12c:	d1f7      	bne.n	800c11e <_fwalk_reent+0xe>
 800c12e:	4638      	mov	r0, r7
 800c130:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c134:	89ab      	ldrh	r3, [r5, #12]
 800c136:	2b01      	cmp	r3, #1
 800c138:	d907      	bls.n	800c14a <_fwalk_reent+0x3a>
 800c13a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c13e:	3301      	adds	r3, #1
 800c140:	d003      	beq.n	800c14a <_fwalk_reent+0x3a>
 800c142:	4629      	mov	r1, r5
 800c144:	4630      	mov	r0, r6
 800c146:	47c0      	blx	r8
 800c148:	4307      	orrs	r7, r0
 800c14a:	3568      	adds	r5, #104	; 0x68
 800c14c:	e7e9      	b.n	800c122 <_fwalk_reent+0x12>

0800c14e <__retarget_lock_init_recursive>:
 800c14e:	4770      	bx	lr

0800c150 <__retarget_lock_acquire_recursive>:
 800c150:	4770      	bx	lr

0800c152 <__retarget_lock_release_recursive>:
 800c152:	4770      	bx	lr

0800c154 <__swhatbuf_r>:
 800c154:	b570      	push	{r4, r5, r6, lr}
 800c156:	460e      	mov	r6, r1
 800c158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c15c:	2900      	cmp	r1, #0
 800c15e:	b096      	sub	sp, #88	; 0x58
 800c160:	4614      	mov	r4, r2
 800c162:	461d      	mov	r5, r3
 800c164:	da08      	bge.n	800c178 <__swhatbuf_r+0x24>
 800c166:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c16a:	2200      	movs	r2, #0
 800c16c:	602a      	str	r2, [r5, #0]
 800c16e:	061a      	lsls	r2, r3, #24
 800c170:	d410      	bmi.n	800c194 <__swhatbuf_r+0x40>
 800c172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c176:	e00e      	b.n	800c196 <__swhatbuf_r+0x42>
 800c178:	466a      	mov	r2, sp
 800c17a:	f000 f903 	bl	800c384 <_fstat_r>
 800c17e:	2800      	cmp	r0, #0
 800c180:	dbf1      	blt.n	800c166 <__swhatbuf_r+0x12>
 800c182:	9a01      	ldr	r2, [sp, #4]
 800c184:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c188:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c18c:	425a      	negs	r2, r3
 800c18e:	415a      	adcs	r2, r3
 800c190:	602a      	str	r2, [r5, #0]
 800c192:	e7ee      	b.n	800c172 <__swhatbuf_r+0x1e>
 800c194:	2340      	movs	r3, #64	; 0x40
 800c196:	2000      	movs	r0, #0
 800c198:	6023      	str	r3, [r4, #0]
 800c19a:	b016      	add	sp, #88	; 0x58
 800c19c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1a0 <__smakebuf_r>:
 800c1a0:	898b      	ldrh	r3, [r1, #12]
 800c1a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c1a4:	079d      	lsls	r5, r3, #30
 800c1a6:	4606      	mov	r6, r0
 800c1a8:	460c      	mov	r4, r1
 800c1aa:	d507      	bpl.n	800c1bc <__smakebuf_r+0x1c>
 800c1ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c1b0:	6023      	str	r3, [r4, #0]
 800c1b2:	6123      	str	r3, [r4, #16]
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	6163      	str	r3, [r4, #20]
 800c1b8:	b002      	add	sp, #8
 800c1ba:	bd70      	pop	{r4, r5, r6, pc}
 800c1bc:	ab01      	add	r3, sp, #4
 800c1be:	466a      	mov	r2, sp
 800c1c0:	f7ff ffc8 	bl	800c154 <__swhatbuf_r>
 800c1c4:	9900      	ldr	r1, [sp, #0]
 800c1c6:	4605      	mov	r5, r0
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	f7ff f963 	bl	800b494 <_malloc_r>
 800c1ce:	b948      	cbnz	r0, 800c1e4 <__smakebuf_r+0x44>
 800c1d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1d4:	059a      	lsls	r2, r3, #22
 800c1d6:	d4ef      	bmi.n	800c1b8 <__smakebuf_r+0x18>
 800c1d8:	f023 0303 	bic.w	r3, r3, #3
 800c1dc:	f043 0302 	orr.w	r3, r3, #2
 800c1e0:	81a3      	strh	r3, [r4, #12]
 800c1e2:	e7e3      	b.n	800c1ac <__smakebuf_r+0xc>
 800c1e4:	4b0d      	ldr	r3, [pc, #52]	; (800c21c <__smakebuf_r+0x7c>)
 800c1e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c1e8:	89a3      	ldrh	r3, [r4, #12]
 800c1ea:	6020      	str	r0, [r4, #0]
 800c1ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1f0:	81a3      	strh	r3, [r4, #12]
 800c1f2:	9b00      	ldr	r3, [sp, #0]
 800c1f4:	6163      	str	r3, [r4, #20]
 800c1f6:	9b01      	ldr	r3, [sp, #4]
 800c1f8:	6120      	str	r0, [r4, #16]
 800c1fa:	b15b      	cbz	r3, 800c214 <__smakebuf_r+0x74>
 800c1fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c200:	4630      	mov	r0, r6
 800c202:	f000 f8d1 	bl	800c3a8 <_isatty_r>
 800c206:	b128      	cbz	r0, 800c214 <__smakebuf_r+0x74>
 800c208:	89a3      	ldrh	r3, [r4, #12]
 800c20a:	f023 0303 	bic.w	r3, r3, #3
 800c20e:	f043 0301 	orr.w	r3, r3, #1
 800c212:	81a3      	strh	r3, [r4, #12]
 800c214:	89a0      	ldrh	r0, [r4, #12]
 800c216:	4305      	orrs	r5, r0
 800c218:	81a5      	strh	r5, [r4, #12]
 800c21a:	e7cd      	b.n	800c1b8 <__smakebuf_r+0x18>
 800c21c:	0800bfad 	.word	0x0800bfad

0800c220 <_malloc_usable_size_r>:
 800c220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c224:	1f18      	subs	r0, r3, #4
 800c226:	2b00      	cmp	r3, #0
 800c228:	bfbc      	itt	lt
 800c22a:	580b      	ldrlt	r3, [r1, r0]
 800c22c:	18c0      	addlt	r0, r0, r3
 800c22e:	4770      	bx	lr

0800c230 <_raise_r>:
 800c230:	291f      	cmp	r1, #31
 800c232:	b538      	push	{r3, r4, r5, lr}
 800c234:	4604      	mov	r4, r0
 800c236:	460d      	mov	r5, r1
 800c238:	d904      	bls.n	800c244 <_raise_r+0x14>
 800c23a:	2316      	movs	r3, #22
 800c23c:	6003      	str	r3, [r0, #0]
 800c23e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c242:	bd38      	pop	{r3, r4, r5, pc}
 800c244:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c246:	b112      	cbz	r2, 800c24e <_raise_r+0x1e>
 800c248:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c24c:	b94b      	cbnz	r3, 800c262 <_raise_r+0x32>
 800c24e:	4620      	mov	r0, r4
 800c250:	f000 f830 	bl	800c2b4 <_getpid_r>
 800c254:	462a      	mov	r2, r5
 800c256:	4601      	mov	r1, r0
 800c258:	4620      	mov	r0, r4
 800c25a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c25e:	f000 b817 	b.w	800c290 <_kill_r>
 800c262:	2b01      	cmp	r3, #1
 800c264:	d00a      	beq.n	800c27c <_raise_r+0x4c>
 800c266:	1c59      	adds	r1, r3, #1
 800c268:	d103      	bne.n	800c272 <_raise_r+0x42>
 800c26a:	2316      	movs	r3, #22
 800c26c:	6003      	str	r3, [r0, #0]
 800c26e:	2001      	movs	r0, #1
 800c270:	e7e7      	b.n	800c242 <_raise_r+0x12>
 800c272:	2400      	movs	r4, #0
 800c274:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c278:	4628      	mov	r0, r5
 800c27a:	4798      	blx	r3
 800c27c:	2000      	movs	r0, #0
 800c27e:	e7e0      	b.n	800c242 <_raise_r+0x12>

0800c280 <raise>:
 800c280:	4b02      	ldr	r3, [pc, #8]	; (800c28c <raise+0xc>)
 800c282:	4601      	mov	r1, r0
 800c284:	6818      	ldr	r0, [r3, #0]
 800c286:	f7ff bfd3 	b.w	800c230 <_raise_r>
 800c28a:	bf00      	nop
 800c28c:	2000000c 	.word	0x2000000c

0800c290 <_kill_r>:
 800c290:	b538      	push	{r3, r4, r5, lr}
 800c292:	4d07      	ldr	r5, [pc, #28]	; (800c2b0 <_kill_r+0x20>)
 800c294:	2300      	movs	r3, #0
 800c296:	4604      	mov	r4, r0
 800c298:	4608      	mov	r0, r1
 800c29a:	4611      	mov	r1, r2
 800c29c:	602b      	str	r3, [r5, #0]
 800c29e:	f7f5 ff99 	bl	80021d4 <_kill>
 800c2a2:	1c43      	adds	r3, r0, #1
 800c2a4:	d102      	bne.n	800c2ac <_kill_r+0x1c>
 800c2a6:	682b      	ldr	r3, [r5, #0]
 800c2a8:	b103      	cbz	r3, 800c2ac <_kill_r+0x1c>
 800c2aa:	6023      	str	r3, [r4, #0]
 800c2ac:	bd38      	pop	{r3, r4, r5, pc}
 800c2ae:	bf00      	nop
 800c2b0:	20001a48 	.word	0x20001a48

0800c2b4 <_getpid_r>:
 800c2b4:	f7f5 bf86 	b.w	80021c4 <_getpid>

0800c2b8 <__sread>:
 800c2b8:	b510      	push	{r4, lr}
 800c2ba:	460c      	mov	r4, r1
 800c2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2c0:	f000 f894 	bl	800c3ec <_read_r>
 800c2c4:	2800      	cmp	r0, #0
 800c2c6:	bfab      	itete	ge
 800c2c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c2ca:	89a3      	ldrhlt	r3, [r4, #12]
 800c2cc:	181b      	addge	r3, r3, r0
 800c2ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c2d2:	bfac      	ite	ge
 800c2d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800c2d6:	81a3      	strhlt	r3, [r4, #12]
 800c2d8:	bd10      	pop	{r4, pc}

0800c2da <__swrite>:
 800c2da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2de:	461f      	mov	r7, r3
 800c2e0:	898b      	ldrh	r3, [r1, #12]
 800c2e2:	05db      	lsls	r3, r3, #23
 800c2e4:	4605      	mov	r5, r0
 800c2e6:	460c      	mov	r4, r1
 800c2e8:	4616      	mov	r6, r2
 800c2ea:	d505      	bpl.n	800c2f8 <__swrite+0x1e>
 800c2ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2f0:	2302      	movs	r3, #2
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	f000 f868 	bl	800c3c8 <_lseek_r>
 800c2f8:	89a3      	ldrh	r3, [r4, #12]
 800c2fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c302:	81a3      	strh	r3, [r4, #12]
 800c304:	4632      	mov	r2, r6
 800c306:	463b      	mov	r3, r7
 800c308:	4628      	mov	r0, r5
 800c30a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c30e:	f000 b817 	b.w	800c340 <_write_r>

0800c312 <__sseek>:
 800c312:	b510      	push	{r4, lr}
 800c314:	460c      	mov	r4, r1
 800c316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c31a:	f000 f855 	bl	800c3c8 <_lseek_r>
 800c31e:	1c43      	adds	r3, r0, #1
 800c320:	89a3      	ldrh	r3, [r4, #12]
 800c322:	bf15      	itete	ne
 800c324:	6560      	strne	r0, [r4, #84]	; 0x54
 800c326:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c32a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c32e:	81a3      	strheq	r3, [r4, #12]
 800c330:	bf18      	it	ne
 800c332:	81a3      	strhne	r3, [r4, #12]
 800c334:	bd10      	pop	{r4, pc}

0800c336 <__sclose>:
 800c336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c33a:	f000 b813 	b.w	800c364 <_close_r>
	...

0800c340 <_write_r>:
 800c340:	b538      	push	{r3, r4, r5, lr}
 800c342:	4d07      	ldr	r5, [pc, #28]	; (800c360 <_write_r+0x20>)
 800c344:	4604      	mov	r4, r0
 800c346:	4608      	mov	r0, r1
 800c348:	4611      	mov	r1, r2
 800c34a:	2200      	movs	r2, #0
 800c34c:	602a      	str	r2, [r5, #0]
 800c34e:	461a      	mov	r2, r3
 800c350:	f7f5 ff77 	bl	8002242 <_write>
 800c354:	1c43      	adds	r3, r0, #1
 800c356:	d102      	bne.n	800c35e <_write_r+0x1e>
 800c358:	682b      	ldr	r3, [r5, #0]
 800c35a:	b103      	cbz	r3, 800c35e <_write_r+0x1e>
 800c35c:	6023      	str	r3, [r4, #0]
 800c35e:	bd38      	pop	{r3, r4, r5, pc}
 800c360:	20001a48 	.word	0x20001a48

0800c364 <_close_r>:
 800c364:	b538      	push	{r3, r4, r5, lr}
 800c366:	4d06      	ldr	r5, [pc, #24]	; (800c380 <_close_r+0x1c>)
 800c368:	2300      	movs	r3, #0
 800c36a:	4604      	mov	r4, r0
 800c36c:	4608      	mov	r0, r1
 800c36e:	602b      	str	r3, [r5, #0]
 800c370:	f7f5 ff83 	bl	800227a <_close>
 800c374:	1c43      	adds	r3, r0, #1
 800c376:	d102      	bne.n	800c37e <_close_r+0x1a>
 800c378:	682b      	ldr	r3, [r5, #0]
 800c37a:	b103      	cbz	r3, 800c37e <_close_r+0x1a>
 800c37c:	6023      	str	r3, [r4, #0]
 800c37e:	bd38      	pop	{r3, r4, r5, pc}
 800c380:	20001a48 	.word	0x20001a48

0800c384 <_fstat_r>:
 800c384:	b538      	push	{r3, r4, r5, lr}
 800c386:	4d07      	ldr	r5, [pc, #28]	; (800c3a4 <_fstat_r+0x20>)
 800c388:	2300      	movs	r3, #0
 800c38a:	4604      	mov	r4, r0
 800c38c:	4608      	mov	r0, r1
 800c38e:	4611      	mov	r1, r2
 800c390:	602b      	str	r3, [r5, #0]
 800c392:	f7f5 ff7e 	bl	8002292 <_fstat>
 800c396:	1c43      	adds	r3, r0, #1
 800c398:	d102      	bne.n	800c3a0 <_fstat_r+0x1c>
 800c39a:	682b      	ldr	r3, [r5, #0]
 800c39c:	b103      	cbz	r3, 800c3a0 <_fstat_r+0x1c>
 800c39e:	6023      	str	r3, [r4, #0]
 800c3a0:	bd38      	pop	{r3, r4, r5, pc}
 800c3a2:	bf00      	nop
 800c3a4:	20001a48 	.word	0x20001a48

0800c3a8 <_isatty_r>:
 800c3a8:	b538      	push	{r3, r4, r5, lr}
 800c3aa:	4d06      	ldr	r5, [pc, #24]	; (800c3c4 <_isatty_r+0x1c>)
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	4604      	mov	r4, r0
 800c3b0:	4608      	mov	r0, r1
 800c3b2:	602b      	str	r3, [r5, #0]
 800c3b4:	f7f5 ff7d 	bl	80022b2 <_isatty>
 800c3b8:	1c43      	adds	r3, r0, #1
 800c3ba:	d102      	bne.n	800c3c2 <_isatty_r+0x1a>
 800c3bc:	682b      	ldr	r3, [r5, #0]
 800c3be:	b103      	cbz	r3, 800c3c2 <_isatty_r+0x1a>
 800c3c0:	6023      	str	r3, [r4, #0]
 800c3c2:	bd38      	pop	{r3, r4, r5, pc}
 800c3c4:	20001a48 	.word	0x20001a48

0800c3c8 <_lseek_r>:
 800c3c8:	b538      	push	{r3, r4, r5, lr}
 800c3ca:	4d07      	ldr	r5, [pc, #28]	; (800c3e8 <_lseek_r+0x20>)
 800c3cc:	4604      	mov	r4, r0
 800c3ce:	4608      	mov	r0, r1
 800c3d0:	4611      	mov	r1, r2
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	602a      	str	r2, [r5, #0]
 800c3d6:	461a      	mov	r2, r3
 800c3d8:	f7f5 ff76 	bl	80022c8 <_lseek>
 800c3dc:	1c43      	adds	r3, r0, #1
 800c3de:	d102      	bne.n	800c3e6 <_lseek_r+0x1e>
 800c3e0:	682b      	ldr	r3, [r5, #0]
 800c3e2:	b103      	cbz	r3, 800c3e6 <_lseek_r+0x1e>
 800c3e4:	6023      	str	r3, [r4, #0]
 800c3e6:	bd38      	pop	{r3, r4, r5, pc}
 800c3e8:	20001a48 	.word	0x20001a48

0800c3ec <_read_r>:
 800c3ec:	b538      	push	{r3, r4, r5, lr}
 800c3ee:	4d07      	ldr	r5, [pc, #28]	; (800c40c <_read_r+0x20>)
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	4608      	mov	r0, r1
 800c3f4:	4611      	mov	r1, r2
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	602a      	str	r2, [r5, #0]
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	f7f5 ff04 	bl	8002208 <_read>
 800c400:	1c43      	adds	r3, r0, #1
 800c402:	d102      	bne.n	800c40a <_read_r+0x1e>
 800c404:	682b      	ldr	r3, [r5, #0]
 800c406:	b103      	cbz	r3, 800c40a <_read_r+0x1e>
 800c408:	6023      	str	r3, [r4, #0]
 800c40a:	bd38      	pop	{r3, r4, r5, pc}
 800c40c:	20001a48 	.word	0x20001a48

0800c410 <_init>:
 800c410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c412:	bf00      	nop
 800c414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c416:	bc08      	pop	{r3}
 800c418:	469e      	mov	lr, r3
 800c41a:	4770      	bx	lr

0800c41c <_fini>:
 800c41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c41e:	bf00      	nop
 800c420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c422:	bc08      	pop	{r3}
 800c424:	469e      	mov	lr, r3
 800c426:	4770      	bx	lr
