{
  "classification": "screenshot",
  "title": "Power-On Glitch Reset-to-Mid Scale",
  "summary": "Oscilloscope capture showing AVDD ramp and corresponding VOUT transient during power-on reset-to-mid-scale behavior.",
  "structured_data": {
    "description": "Two traces are shown: VOUT at 2 V/div and AVDD at 2 V/div, with time base 20 ms/div; labels indicate DAC unloaded at zero scale before transition."
  },
  "component_references": [
    "DACx578"
  ],
  "key_values": {
    "time_scale": "20 ms/div",
    "vout_scale": "2 V/div",
    "avdd_scale": "2 V/div",
    "condition": "DAC unloaded, DAC at zero scale"
  },
  "confidence": 0.96
}
