--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15969 paths analyzed, 4276 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.826ns.
--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_36 (SLICE_X68Y64.C5), 432 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_974 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 6)
  Clock Path Skew:      -3.890ns (4.034 - 7.924)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_974 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y42.DQ     Tcko                  0.269   x_regs/regFile_0<974>
                                                       x_regs/regFile_0_974
    SLICE_X109Y52.B6     net (fanout=4)        0.800   x_regs/regFile_0<974>
    SLICE_X109Y52.B      Tilo                  0.053   x_regs/Mmux_dbgContent_815
                                                       x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.C3     net (fanout=1)        0.698   x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.CMUX   Tilo                  0.290   x_regs/Mmux_dbgContent_75
                                                       x_regs/Mmux_dbgContent_35
                                                       x_regs/Mmux_dbgContent_2_f7_4
    SLICE_X86Y72.C1      net (fanout=1)        1.518   dbgContent<14>
    SLICE_X86Y72.C       Tilo                  0.053   disp_num_25
                                                       Mmux_disp_num[31]_SW[4]_MUX_110_o23
    SLICE_X86Y64.B1      net (fanout=11)       0.830   disp_num[31]_SW[4]_MUX_110_o
    SLICE_X86Y64.B       Tilo                  0.053   disp_num[31]_SW[4]_MUX_106_o
                                                       U3/SM1/HTS4/MSEG/XLXI_6
    SLICE_X68Y64.D2      net (fanout=2)        1.092   U3/SM1/HTS4/MSEG/XLXN_26
    SLICE_X68Y64.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X68Y64.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X68Y64.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (0.751ns logic, 5.150ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_718 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.894ns (Levels of Logic = 6)
  Clock Path Skew:      -3.889ns (4.034 - 7.923)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_718 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y42.DQ     Tcko                  0.269   x_regs/regFile_0<718>
                                                       x_regs/regFile_0_718
    SLICE_X109Y52.D5     net (fanout=4)        0.922   x_regs/regFile_0<718>
    SLICE_X109Y52.D      Tilo                  0.053   x_regs/Mmux_dbgContent_815
                                                       x_regs/Mmux_dbgContent_815
    SLICE_X104Y53.C1     net (fanout=1)        0.569   x_regs/Mmux_dbgContent_815
    SLICE_X104Y53.CMUX   Tilo                  0.290   x_regs/Mmux_dbgContent_75
                                                       x_regs/Mmux_dbgContent_35
                                                       x_regs/Mmux_dbgContent_2_f7_4
    SLICE_X86Y72.C1      net (fanout=1)        1.518   dbgContent<14>
    SLICE_X86Y72.C       Tilo                  0.053   disp_num_25
                                                       Mmux_disp_num[31]_SW[4]_MUX_110_o23
    SLICE_X86Y64.B1      net (fanout=11)       0.830   disp_num[31]_SW[4]_MUX_110_o
    SLICE_X86Y64.B       Tilo                  0.053   disp_num[31]_SW[4]_MUX_106_o
                                                       U3/SM1/HTS4/MSEG/XLXI_6
    SLICE_X68Y64.D2      net (fanout=2)        1.092   U3/SM1/HTS4/MSEG/XLXN_26
    SLICE_X68Y64.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X68Y64.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X68Y64.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (0.751ns logic, 5.143ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_942 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 6)
  Clock Path Skew:      -3.695ns (4.034 - 7.729)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_942 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y55.AQ     Tcko                  0.308   x_regs/regFile_0<945>
                                                       x_regs/regFile_0_942
    SLICE_X109Y52.B4     net (fanout=4)        0.686   x_regs/regFile_0<942>
    SLICE_X109Y52.B      Tilo                  0.053   x_regs/Mmux_dbgContent_815
                                                       x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.C3     net (fanout=1)        0.698   x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.CMUX   Tilo                  0.290   x_regs/Mmux_dbgContent_75
                                                       x_regs/Mmux_dbgContent_35
                                                       x_regs/Mmux_dbgContent_2_f7_4
    SLICE_X86Y72.C1      net (fanout=1)        1.518   dbgContent<14>
    SLICE_X86Y72.C       Tilo                  0.053   disp_num_25
                                                       Mmux_disp_num[31]_SW[4]_MUX_110_o23
    SLICE_X86Y64.B1      net (fanout=11)       0.830   disp_num[31]_SW[4]_MUX_110_o
    SLICE_X86Y64.B       Tilo                  0.053   disp_num[31]_SW[4]_MUX_106_o
                                                       U3/SM1/HTS4/MSEG/XLXI_6
    SLICE_X68Y64.D2      net (fanout=2)        1.092   U3/SM1/HTS4/MSEG/XLXN_26
    SLICE_X68Y64.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X68Y64.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X68Y64.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (0.790ns logic, 5.036ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_39 (SLICE_X69Y64.A4), 576 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_974 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.819ns (Levels of Logic = 6)
  Clock Path Skew:      -3.890ns (4.034 - 7.924)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_974 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y42.DQ     Tcko                  0.269   x_regs/regFile_0<974>
                                                       x_regs/regFile_0_974
    SLICE_X109Y52.B6     net (fanout=4)        0.800   x_regs/regFile_0<974>
    SLICE_X109Y52.B      Tilo                  0.053   x_regs/Mmux_dbgContent_815
                                                       x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.C3     net (fanout=1)        0.698   x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.CMUX   Tilo                  0.290   x_regs/Mmux_dbgContent_75
                                                       x_regs/Mmux_dbgContent_35
                                                       x_regs/Mmux_dbgContent_2_f7_4
    SLICE_X86Y72.C1      net (fanout=1)        1.518   dbgContent<14>
    SLICE_X86Y72.C       Tilo                  0.053   disp_num_25
                                                       Mmux_disp_num[31]_SW[4]_MUX_110_o23
    SLICE_X86Y64.B1      net (fanout=11)       0.830   disp_num[31]_SW[4]_MUX_110_o
    SLICE_X86Y64.B       Tilo                  0.053   disp_num[31]_SW[4]_MUX_106_o
                                                       U3/SM1/HTS4/MSEG/XLXI_6
    SLICE_X69Y64.B3      net (fanout=2)        0.882   U3/SM1/HTS4/MSEG/XLXN_26
    SLICE_X69Y64.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X69Y64.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X69Y64.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.819ns (0.789ns logic, 5.030ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_974 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.819ns (Levels of Logic = 6)
  Clock Path Skew:      -3.890ns (4.034 - 7.924)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_974 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y42.DQ     Tcko                  0.269   x_regs/regFile_0<974>
                                                       x_regs/regFile_0_974
    SLICE_X109Y52.B6     net (fanout=4)        0.800   x_regs/regFile_0<974>
    SLICE_X109Y52.B      Tilo                  0.053   x_regs/Mmux_dbgContent_815
                                                       x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.C3     net (fanout=1)        0.698   x_regs/Mmux_dbgContent_915
    SLICE_X104Y53.CMUX   Tilo                  0.290   x_regs/Mmux_dbgContent_75
                                                       x_regs/Mmux_dbgContent_35
                                                       x_regs/Mmux_dbgContent_2_f7_4
    SLICE_X86Y72.C1      net (fanout=1)        1.518   dbgContent<14>
    SLICE_X86Y72.C       Tilo                  0.053   disp_num_25
                                                       Mmux_disp_num[31]_SW[4]_MUX_110_o23
    SLICE_X69Y64.D4      net (fanout=11)       1.246   disp_num[31]_SW[4]_MUX_110_o
    SLICE_X69Y64.D       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X69Y64.B1      net (fanout=2)        0.466   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X69Y64.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X69Y64.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X69Y64.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.819ns (0.789ns logic, 5.030ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_718 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.812ns (Levels of Logic = 6)
  Clock Path Skew:      -3.889ns (4.034 - 7.923)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_718 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y42.DQ     Tcko                  0.269   x_regs/regFile_0<718>
                                                       x_regs/regFile_0_718
    SLICE_X109Y52.D5     net (fanout=4)        0.922   x_regs/regFile_0<718>
    SLICE_X109Y52.D      Tilo                  0.053   x_regs/Mmux_dbgContent_815
                                                       x_regs/Mmux_dbgContent_815
    SLICE_X104Y53.C1     net (fanout=1)        0.569   x_regs/Mmux_dbgContent_815
    SLICE_X104Y53.CMUX   Tilo                  0.290   x_regs/Mmux_dbgContent_75
                                                       x_regs/Mmux_dbgContent_35
                                                       x_regs/Mmux_dbgContent_2_f7_4
    SLICE_X86Y72.C1      net (fanout=1)        1.518   dbgContent<14>
    SLICE_X86Y72.C       Tilo                  0.053   disp_num_25
                                                       Mmux_disp_num[31]_SW[4]_MUX_110_o23
    SLICE_X69Y64.D4      net (fanout=11)       1.246   disp_num[31]_SW[4]_MUX_110_o
    SLICE_X69Y64.D       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X69Y64.B1      net (fanout=2)        0.466   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X69Y64.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X69Y64.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X69Y64.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (0.789ns logic, 5.023ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_47 (SLICE_X69Y58.A4), 560 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_745 (FF)
  Destination:          U3/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.810ns (Levels of Logic = 6)
  Clock Path Skew:      -3.827ns (4.038 - 7.865)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_745 to U3/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y39.AQ     Tcko                  0.269   x_regs/regFile_0<748>
                                                       x_regs/regFile_0_745
    SLICE_X89Y34.C2      net (fanout=4)        1.048   x_regs/regFile_0<745>
    SLICE_X89Y34.C       Tilo                  0.053   x_regs/Mmux_dbgContent_1030
                                                       x_regs/Mmux_dbgContent_893
    SLICE_X89Y38.C2      net (fanout=1)        0.672   x_regs/Mmux_dbgContent_893
    SLICE_X89Y38.CMUX    Tilo                  0.296   x_regs/Mmux_dbgContent_731
                                                       x_regs/Mmux_dbgContent_331
                                                       x_regs/Mmux_dbgContent_2_f7_30
    SLICE_X88Y59.D1      net (fanout=1)        1.164   dbgContent<9>
    SLICE_X88Y59.D       Tilo                  0.053   x_pc/nextPC_9
                                                       Mmux_disp_num[31]_SW[4]_MUX_130_o23
    SLICE_X69Y58.D1      net (fanout=10)       1.362   disp_num[31]_SW[4]_MUX_130_o
    SLICE_X69Y58.D       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_7
    SLICE_X69Y58.B1      net (fanout=2)        0.467   U3/SM1/HTS5/MSEG/XLXN_27
    SLICE_X69Y58.B       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_17
    SLICE_X69Y58.A4      net (fanout=1)        0.302   U3/SM1/HTS5/MSEG/XLXN_208
    SLICE_X69Y58.CLK     Tas                   0.018   U3/M2/buffer<48>
                                                       U3/M2/buffer_47_rstpot
                                                       U3/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (0.795ns logic, 5.015ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          U3/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 5)
  Clock Path Skew:      -3.660ns (4.038 - 7.698)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to U3/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y25.DOADO9  Trcko_DOA             2.080   x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X89Y60.B4      net (fanout=33)       0.790   MemContent<9>
    SLICE_X89Y60.B       Tilo                  0.053   x_pc/PCvalue<11>
                                                       Mmux_disp_num[31]_SW[4]_MUX_130_o21
    SLICE_X88Y59.D2      net (fanout=1)        0.558   Mmux_disp_num[31]_SW[4]_MUX_130_o2
    SLICE_X88Y59.D       Tilo                  0.053   x_pc/nextPC_9
                                                       Mmux_disp_num[31]_SW[4]_MUX_130_o23
    SLICE_X69Y58.D1      net (fanout=10)       1.362   disp_num[31]_SW[4]_MUX_130_o
    SLICE_X69Y58.D       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_7
    SLICE_X69Y58.B1      net (fanout=2)        0.467   U3/SM1/HTS5/MSEG/XLXN_27
    SLICE_X69Y58.B       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_17
    SLICE_X69Y58.A4      net (fanout=1)        0.302   U3/SM1/HTS5/MSEG/XLXN_208
    SLICE_X69Y58.CLK     Tas                   0.018   U3/M2/buffer<48>
                                                       U3/M2/buffer_47_rstpot
                                                       U3/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (2.310ns logic, 3.479ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_873 (FF)
  Destination:          U3/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.620ns (Levels of Logic = 6)
  Clock Path Skew:      -3.827ns (4.038 - 7.865)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_873 to U3/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y39.AQ      Tcko                  0.269   x_regs/regFile_0<876>
                                                       x_regs/regFile_0_873
    SLICE_X88Y35.A2      net (fanout=4)        0.853   x_regs/regFile_0<873>
    SLICE_X88Y35.A       Tilo                  0.053   x_regs/Mmux_rs[4]_regFile[31][31]_wide_mux_1_OUT_893
                                                       x_regs/Mmux_dbgContent_894
    SLICE_X89Y38.C1      net (fanout=1)        0.677   x_regs/Mmux_dbgContent_894
    SLICE_X89Y38.CMUX    Tilo                  0.296   x_regs/Mmux_dbgContent_731
                                                       x_regs/Mmux_dbgContent_331
                                                       x_regs/Mmux_dbgContent_2_f7_30
    SLICE_X88Y59.D1      net (fanout=1)        1.164   dbgContent<9>
    SLICE_X88Y59.D       Tilo                  0.053   x_pc/nextPC_9
                                                       Mmux_disp_num[31]_SW[4]_MUX_130_o23
    SLICE_X69Y58.D1      net (fanout=10)       1.362   disp_num[31]_SW[4]_MUX_130_o
    SLICE_X69Y58.D       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_7
    SLICE_X69Y58.B1      net (fanout=2)        0.467   U3/SM1/HTS5/MSEG/XLXN_27
    SLICE_X69Y58.B       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_17
    SLICE_X69Y58.A4      net (fanout=1)        0.302   U3/SM1/HTS5/MSEG/XLXN_208
    SLICE_X69Y58.CLK     Tas                   0.018   U3/M2/buffer<48>
                                                       U3/M2/buffer_47_rstpot
                                                       U3/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (0.795ns logic, 4.825ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X5Y25.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_regs/rtContent_31 (FF)
  Destination:          x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (0.390 - 0.291)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_regs/rtContent_31 to x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y64.CQ        Tcko                  0.100   x_regs/rtContent<31>
                                                         x_regs/rtContent_31
    RAMB18_X5Y25.DIBDI15   net (fanout=3)        0.394   x_regs/rtContent<31>
    RAMB18_X5Y25.CLKBWRCLK Trckd_DIB   (-Th)     0.296   x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                         x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.198ns (-0.196ns logic, 0.394ns route)
                                                         (-99.0% logic, 199.0% route)

--------------------------------------------------------------------------------

Paths for end point x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X5Y25.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_regs/rtContent_0 (FF)
  Destination:          x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.108 - 0.065)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_regs/rtContent_0 to x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X88Y55.CQ        Tcko                  0.118   x_regs/rtContent<0>
                                                         x_regs/rtContent_0
    RAMB18_X5Y25.DIADI0    net (fanout=3)        0.331   x_regs/rtContent<0>
    RAMB18_X5Y25.CLKARDCLK Trckd_DIA   (-Th)     0.296   x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                         x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.153ns (-0.178ns logic, 0.331ns route)
                                                         (-116.3% logic, 216.3% route)

--------------------------------------------------------------------------------

Paths for end point x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X5Y25.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_regs/rtContent_1 (FF)
  Destination:          x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.387 - 0.296)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_regs/rtContent_1 to x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X75Y56.CQ        Tcko                  0.100   x_regs/rtContent<1>
                                                         x_regs/rtContent_1
    RAMB18_X5Y25.DIADI1    net (fanout=3)        0.424   x_regs/rtContent<1>
    RAMB18_X5Y25.CLKARDCLK Trckd_DIA   (-Th)     0.296   x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                         x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.228ns (-0.196ns logic, 0.424ns route)
                                                         (-86.0% logic, 186.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y25.CLKARDCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y25.CLKBWRCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_cpu_BUFG/I0
  Logical resource: clk_cpu_BUFG/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: clk_cpu
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SW<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    4.677|         |         |         |
clk            |    4.677|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    9.826|         |         |         |
clk            |    9.826|    1.140|    2.752|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15969 paths, 0 nets, and 7583 connections

Design statistics:
   Minimum period:   9.826ns{1}   (Maximum frequency: 101.771MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 14 10:33:23 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5055 MB



