
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_28288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf000000; valaddr_reg:x3; val_offset:84864*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84864*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf000001; valaddr_reg:x3; val_offset:84867*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84867*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf000003; valaddr_reg:x3; val_offset:84870*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84870*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf000007; valaddr_reg:x3; val_offset:84873*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84873*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf00000f; valaddr_reg:x3; val_offset:84876*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84876*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf00001f; valaddr_reg:x3; val_offset:84879*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84879*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf00003f; valaddr_reg:x3; val_offset:84882*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84882*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf00007f; valaddr_reg:x3; val_offset:84885*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84885*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf0000ff; valaddr_reg:x3; val_offset:84888*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84888*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf0001ff; valaddr_reg:x3; val_offset:84891*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84891*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf0003ff; valaddr_reg:x3; val_offset:84894*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84894*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf0007ff; valaddr_reg:x3; val_offset:84897*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84897*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf000fff; valaddr_reg:x3; val_offset:84900*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84900*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf001fff; valaddr_reg:x3; val_offset:84903*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84903*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf003fff; valaddr_reg:x3; val_offset:84906*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84906*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf007fff; valaddr_reg:x3; val_offset:84909*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84909*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf00ffff; valaddr_reg:x3; val_offset:84912*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84912*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf01ffff; valaddr_reg:x3; val_offset:84915*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84915*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf03ffff; valaddr_reg:x3; val_offset:84918*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84918*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf07ffff; valaddr_reg:x3; val_offset:84921*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84921*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf0fffff; valaddr_reg:x3; val_offset:84924*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84924*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf1fffff; valaddr_reg:x3; val_offset:84927*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84927*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf3fffff; valaddr_reg:x3; val_offset:84930*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84930*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf400000; valaddr_reg:x3; val_offset:84933*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84933*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf600000; valaddr_reg:x3; val_offset:84936*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84936*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf700000; valaddr_reg:x3; val_offset:84939*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84939*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf780000; valaddr_reg:x3; val_offset:84942*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84942*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7c0000; valaddr_reg:x3; val_offset:84945*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84945*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7e0000; valaddr_reg:x3; val_offset:84948*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84948*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7f0000; valaddr_reg:x3; val_offset:84951*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84951*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7f8000; valaddr_reg:x3; val_offset:84954*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84954*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7fc000; valaddr_reg:x3; val_offset:84957*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84957*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7fe000; valaddr_reg:x3; val_offset:84960*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84960*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ff000; valaddr_reg:x3; val_offset:84963*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84963*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ff800; valaddr_reg:x3; val_offset:84966*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84966*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ffc00; valaddr_reg:x3; val_offset:84969*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84969*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ffe00; valaddr_reg:x3; val_offset:84972*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84972*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7fff00; valaddr_reg:x3; val_offset:84975*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84975*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7fff80; valaddr_reg:x3; val_offset:84978*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84978*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7fffc0; valaddr_reg:x3; val_offset:84981*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84981*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7fffe0; valaddr_reg:x3; val_offset:84984*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84984*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ffff0; valaddr_reg:x3; val_offset:84987*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84987*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ffff8; valaddr_reg:x3; val_offset:84990*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84990*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ffffc; valaddr_reg:x3; val_offset:84993*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84993*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28332:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7ffffe; valaddr_reg:x3; val_offset:84996*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84996*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28333:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121a1a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121a1a; op2val:0x0;
op3val:0xf7fffff; valaddr_reg:x3; val_offset:84999*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84999*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28334:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:85002*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85002*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28335:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:85005*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85005*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28336:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:85008*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85008*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28337:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:85011*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85011*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28338:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:85014*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85014*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28339:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:85017*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85017*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28340:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:85020*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85020*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:85023*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85023*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:85026*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85026*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:85029*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85029*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28344:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:85032*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85032*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28345:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:85035*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85035*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28346:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:85038*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85038*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28347:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:85041*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85041*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28348:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:85044*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85044*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28349:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:85047*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85047*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28350:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1000000; valaddr_reg:x3; val_offset:85050*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85050*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28351:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1000001; valaddr_reg:x3; val_offset:85053*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85053*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28352:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1000003; valaddr_reg:x3; val_offset:85056*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85056*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28353:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1000007; valaddr_reg:x3; val_offset:85059*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85059*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28354:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x100000f; valaddr_reg:x3; val_offset:85062*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85062*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28355:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x100001f; valaddr_reg:x3; val_offset:85065*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85065*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x100003f; valaddr_reg:x3; val_offset:85068*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85068*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x100007f; valaddr_reg:x3; val_offset:85071*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85071*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x10000ff; valaddr_reg:x3; val_offset:85074*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85074*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x10001ff; valaddr_reg:x3; val_offset:85077*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85077*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x10003ff; valaddr_reg:x3; val_offset:85080*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85080*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28361:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x10007ff; valaddr_reg:x3; val_offset:85083*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85083*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1000fff; valaddr_reg:x3; val_offset:85086*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85086*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1001fff; valaddr_reg:x3; val_offset:85089*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85089*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1003fff; valaddr_reg:x3; val_offset:85092*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85092*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1007fff; valaddr_reg:x3; val_offset:85095*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85095*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x100ffff; valaddr_reg:x3; val_offset:85098*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85098*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x101ffff; valaddr_reg:x3; val_offset:85101*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85101*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x103ffff; valaddr_reg:x3; val_offset:85104*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85104*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x107ffff; valaddr_reg:x3; val_offset:85107*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85107*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x10fffff; valaddr_reg:x3; val_offset:85110*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85110*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x11fffff; valaddr_reg:x3; val_offset:85113*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85113*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x13fffff; valaddr_reg:x3; val_offset:85116*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85116*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1400000; valaddr_reg:x3; val_offset:85119*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85119*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1600000; valaddr_reg:x3; val_offset:85122*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85122*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1700000; valaddr_reg:x3; val_offset:85125*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85125*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x1780000; valaddr_reg:x3; val_offset:85128*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85128*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17c0000; valaddr_reg:x3; val_offset:85131*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85131*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17e0000; valaddr_reg:x3; val_offset:85134*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85134*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17f0000; valaddr_reg:x3; val_offset:85137*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85137*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17f8000; valaddr_reg:x3; val_offset:85140*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85140*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28381:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17fc000; valaddr_reg:x3; val_offset:85143*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85143*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28382:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17fe000; valaddr_reg:x3; val_offset:85146*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85146*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28383:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ff000; valaddr_reg:x3; val_offset:85149*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85149*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28384:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ff800; valaddr_reg:x3; val_offset:85152*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85152*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28385:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ffc00; valaddr_reg:x3; val_offset:85155*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85155*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28386:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ffe00; valaddr_reg:x3; val_offset:85158*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85158*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28387:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17fff00; valaddr_reg:x3; val_offset:85161*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85161*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28388:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17fff80; valaddr_reg:x3; val_offset:85164*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85164*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28389:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17fffc0; valaddr_reg:x3; val_offset:85167*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85167*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28390:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17fffe0; valaddr_reg:x3; val_offset:85170*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85170*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28391:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ffff0; valaddr_reg:x3; val_offset:85173*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85173*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28392:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ffff8; valaddr_reg:x3; val_offset:85176*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85176*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28393:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ffffc; valaddr_reg:x3; val_offset:85179*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85179*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28394:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17ffffe; valaddr_reg:x3; val_offset:85182*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85182*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28395:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121ad3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121ad3; op2val:0x0;
op3val:0x17fffff; valaddr_reg:x3; val_offset:85185*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85185*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28396:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f800000; valaddr_reg:x3; val_offset:85188*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85188*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28397:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f800001; valaddr_reg:x3; val_offset:85191*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85191*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28398:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f800003; valaddr_reg:x3; val_offset:85194*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85194*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28399:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f800007; valaddr_reg:x3; val_offset:85197*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85197*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28400:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f80000f; valaddr_reg:x3; val_offset:85200*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85200*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28401:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f80001f; valaddr_reg:x3; val_offset:85203*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85203*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28402:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f80003f; valaddr_reg:x3; val_offset:85206*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85206*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28403:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f80007f; valaddr_reg:x3; val_offset:85209*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85209*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28404:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f8000ff; valaddr_reg:x3; val_offset:85212*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85212*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28405:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f8001ff; valaddr_reg:x3; val_offset:85215*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85215*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28406:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f8003ff; valaddr_reg:x3; val_offset:85218*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85218*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28407:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f8007ff; valaddr_reg:x3; val_offset:85221*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85221*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28408:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f800fff; valaddr_reg:x3; val_offset:85224*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85224*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28409:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f801fff; valaddr_reg:x3; val_offset:85227*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85227*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28410:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f803fff; valaddr_reg:x3; val_offset:85230*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85230*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28411:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f807fff; valaddr_reg:x3; val_offset:85233*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85233*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28412:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f80ffff; valaddr_reg:x3; val_offset:85236*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85236*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28413:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f81ffff; valaddr_reg:x3; val_offset:85239*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85239*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28414:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f83ffff; valaddr_reg:x3; val_offset:85242*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85242*0 + 3*221*FLEN/8, x4, x1, x2)

inst_28415:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x121fe5 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x603f39 and fs3 == 0 and fe3 == 0xbf and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f121fe5; op2val:0x3fe03f39;
op3val:0x5f87ffff; valaddr_reg:x3; val_offset:85245*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 85245*0 + 3*221*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658240,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658241,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658243,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658247,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658255,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658271,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658303,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658367,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658495,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658751,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251659263,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251660287,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251662335,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251666431,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251674623,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251691007,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251723775,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251789311,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251920383,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252182527,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252706815,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(253755391,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852543,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852544,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(257949696,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(258998272,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259522560,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259784704,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259915776,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259981312,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260014080,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260030464,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260038656,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260042752,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260044800,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260045824,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046336,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046592,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046720,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046784,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046816,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046832,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046840,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046844,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046846,32,FLEN)
NAN_BOXED(2131892762,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046847,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777216,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777217,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777219,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777223,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777231,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777247,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777279,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777343,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777471,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777727,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16778239,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16779263,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16781311,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16785407,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16793599,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16809983,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16842751,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16908287,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(17039359,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(17301503,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(17825791,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(18874367,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(20971519,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(20971520,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(23068672,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24117248,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24641536,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24903680,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25034752,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25100288,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25133056,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25149440,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25157632,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25161728,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25163776,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25164800,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165312,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165568,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165696,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165760,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165792,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165808,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165816,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165820,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165822,32,FLEN)
NAN_BOXED(2131892947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165823,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224128,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224129,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224131,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224135,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224143,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224159,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224191,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224255,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224383,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602224639,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602225151,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602226175,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602228223,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602232319,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602240511,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602256895,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602289663,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602355199,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602486271,32,FLEN)
NAN_BOXED(2131894245,32,FLEN)
NAN_BOXED(1071660857,32,FLEN)
NAN_BOXED(1602748415,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
