<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMLSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMLSR, Performance Monitors Lock Status Register</h1><p>The PMLSR characteristics are:</p><h2>Purpose</h2>
          <p>Indicates the current status of the software lock for Performance Monitors registers.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Default</th></tr><tr><td>RO</td></tr></table><h2>Configuration</h2><p>PMLSR is in the Debug power domain.
      Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.</p>
          <p>If <span class="arm-defined-word">OPTIONAL</span> memory-mapped access to the external debug interface is supported then an <span class="arm-defined-word">OPTIONAL</span> Software Lock can be implemented as part of CoreSight compliance.</p>
        
          <p>PMLSR is RAZ if the Software Lock is not implemented and is RAZ for other accesses to the external debug interface.</p>
        
          <p>The Software Lock provides a lock to prevent memory-mapped writes to the Performance Monitors registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Performance Monitors registers. It does not, and cannot, prevent all accidental or malicious damage.</p>
        
          <p>Software uses <a href="ext-pmlar.html">PMLAR</a> to set or clear the lock, and PMLSR to check the current status of the lock.</p>
        <h2>Attributes</h2>
          <p>PMLSR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMLSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#nTT">nTT</a></td><td class="lr" colspan="1"><a href="#SLK">SLK</a></td><td class="lr" colspan="1"><a href="#SLI">SLI</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="nTT">nTT, bit [2]
              </h4>
              <p>Not thirty-two bit access required. RAZ.</p>
            <h4 id="SLK">SLK, bit [1]
              </h4>
              <p>Software Lock status for this component. For an access to LSR that is not a memory-mapped access, or when the Software Lock is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>For memory-mapped accesses when the software lock is implemented, possible values of this field are:</p>
            <table class="valuetable"><tr><th>SLK</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Lock clear. Writes are permitted to this component's registers.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Lock set. Writes to this component's registers are ignored, and reads have no side effects.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">1</span>.</p><h4 id="SLI">SLI, bit [0]
              </h4>
              <p>Software Lock implemented. For an access to LSR that is not a memory-mapped access, this field is RAZ. For memory-mapped accesses, the value of this field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. Permitted values are:</p>
            <table class="valuetable"><tr><th>SLI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Software Lock not implemented or not memory-mapped access.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Software Lock implemented and memory-mapped access.</p>
                </td></tr></table><h2>Accessing the PMLSR</h2><p>PMLSR can be accessed through a memory-mapped access to the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>PMU</td><td>
          <span class="hexnumber">0xFB4</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
