{
  "catalog": {
    "items": [
      {
        "name": "Ultra96",
        "display": "Ultra96 Evaluation Platform",
        "latest_revision": "1.2",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "21-08-2018:19:15:03",
            "history": "Adding Ultra96 1.2 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Avnet/ultra96/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "em.avnet.com"
      },
      {
        "name": "picozed_7010_fmc2",
        "display": "PicoZed 7010 SOM + FMC Carrier V2",
        "latest_revision": "1.2",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "23-08-2018:16:40:57",
            "history": "Adding picozed_7010_fmc2 e to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Avnet/picozed_7010_fmc2/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "em.avnet.com"
      },
      {
        "name": "arty",
        "display": "Arty",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:03",
            "history": "Added arty to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/arty/C.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "arty-a7-100",
        "display": "Arty A7-100",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:04",
            "history": "Added arty-a7-100 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/arty-a7-100/E.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "arty-a7-35",
        "display": "Arty A7-35",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:04",
            "history": "Added arty-a7-35 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/arty-a7-35/E.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "arty-s7-25",
        "display": "Arty S7-25",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:04",
            "history": "Added arty-s7-25 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/arty-s7-25/E.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "arty-s7-50",
        "display": "Arty S7-50",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:04",
            "history": "Added arty-s7-50 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/arty-s7-50/B.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "arty-z7-10",
        "display": "Arty Z7-10",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:04",
            "history": "Added arty-z7-10 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/arty-z7-10/A.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "arty-z7-20",
        "display": "Arty Z7-20",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:04",
            "history": "Added arty-z7-20 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/arty-z7-20/A.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "basys3",
        "display": "Basys3",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:04",
            "history": "Added basys3 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/basys3/C.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "cmod-s7-25",
        "display": "Cmod S7-25",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:05",
            "history": "Added cmod-s7-25 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/cmod-s7-25/B.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "cmod_a7-15t",
        "display": "Cmod A7-15t",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:05",
            "history": "Added cmod_a7-15t to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/cmod_a7-15t/B.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "cmod_a7-35t",
        "display": "Cmod A7-35t",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:05",
            "history": "Added cmod_a7-35t to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/cmod_a7-35t/B.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "cora-z7-07s",
        "display": "Cora Z7-07S",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:05",
            "history": "Added cora-z7-07s to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/cora-z7-07s/B.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "cora-z7-10",
        "display": "Cora Z7-10",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:05",
            "history": "Added cora-z7-10 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/cora-z7-10/B.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "genesys2",
        "display": "Genesys2",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:05",
            "history": "Added genesys2 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/genesys2/H",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "nexys4",
        "display": "Nexys4",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:06",
            "history": "Added nexys4 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/nexys4/B.1",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "nexys4_ddr",
        "display": "Nexys4 DDR",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:06",
            "history": "Added nexys4_ddr to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/nexys4_ddr/C.1",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "nexys_video",
        "display": "Nexys Video",
        "latest_revision": "1.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:06",
            "history": "Added nexys_video to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/nexys_video/A.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "sword",
        "display": "Sword",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:06",
            "history": "Added sword to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/sword/C.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "zedboard",
        "display": "Zedboard",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:06",
            "history": "Added zedboard to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/zedboard/1.3",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "zybo",
        "display": "Zybo",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:07",
            "history": "Added zybo to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/zybo/B.3",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "zybo-z7-10",
        "display": "Zybo Z7-10",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:07",
            "history": "Added zybo-z7-10 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/zybo-z7-10/A.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "zybo-z7-20",
        "display": "Zybo Z7-20",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "11-09-2018:16:24:07",
            "history": "Added zybo-z7-20 to the XilinxBoardStore"
          }
        ],
        "config": {
          "root": "boards/Digilent/zybo-z7-20/A.0",
          "metadata_file": "xitem.json"
        },
        "company": "digilentinc.com"
      },
      {
        "name": "minized",
        "display": "MiniZed",
        "latest_revision": "1.2",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:09:09:38",
            "history": "Added MiniZed"
          }
        ],
        "config": {
          "root": "boards/Avnet/minized/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "em.avnet.com"
      },
      {
        "name": "te0712_100_1i",
        "display": "Artix-7 TE0712_100_1I. SPRT PCB: REV02, REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0712_100_1I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0712_100_2c",
        "display": "Artix-7 TE0712_100_2C. SPRT PCB: REV02, REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0712_100_2C/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0712_100_2c",
        "display": "Artix-7 TE0712_100_2CA. SPRT PCB: REV02",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0712_100_2C/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0712_200_1i",
        "display": "Artix-7 TE0712_200_1I. SPRT PCB: REV02, REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0712_200_1I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0712_200_2c",
        "display": "Artix-7 TE0712_200_2C. SPRT PCB: REV02, REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0712_200_2C/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0712_200_2i",
        "display": "Artix-7 TE0712_200_2I. SPRT PCB: REV02, REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0712_200_2I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0712_35_2i",
        "display": "Artix-7 TE0712_35_2I. SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0712_35_2I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0720_14s",
        "display": "ZYNQ-7 TE0720_14S. SPRT PCB: REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0720_14S/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0720_1c",
        "display": "ZYNQ-7 TE0720_1CF(_, A). SPRT PCB: REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0720_1C/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0720_1c",
        "display": "ZYNQ-7 TE0720_1CR. SPRT PCB: REV02, REV03",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0720_1C/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0720_1il",
        "display": "ZYNQ-7 TE0720_L1IF. SPRT PCB: REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0720_1IL/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0720_1q",
        "display": "ZYNQ-7 TE0720_1QF (_, A). SPRT PCB: REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0720_1Q/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0720_2e",
        "display": "ZYNQ-7 TE0720_2EF. SPRT PCB: REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0720_2E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0720_2i",
        "display": "ZYNQ-7 TE0720_2IF (_, C3, C8, A). SPRT PCB: REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0720_2I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0722",
        "display": "ZYNQ-7 TE0722. SPRT PCB: REV01, REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0722/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0722_7s",
        "display": "ZYNQ-7S TE0722_07S. SPRT PCB: REV01, REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0722_7S/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0722_i",
        "display": "ZYNQ-7 TE0722_I. SPRT PCB: REV01, REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0722_I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0724_10_1i",
        "display": "ZYNQ-7 TE0724_10_1I( : 1GB DDR3L). SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0724_10_1I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0724_20_1i",
        "display": "ZYNQ-7 TE0724_20_1I( : 1GB DDR3L). SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0724_20_1I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0725lp_100",
        "display": "Artix-7 TE0725LP_100_2(C, D, L). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0725LP/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0725_100_2c",
        "display": "Artix-7 TE0725_100_2C(_, F). SPRT PCB: REV01, REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0725_100_2C/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0725_100_2i",
        "display": "Artix-7 TE0725_100_2I9. SPRT PCB: REV01, REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0725_100_2I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0725_15_1c",
        "display": "Artix-7 TE0725_15_1C. SPRT PCB: REV01, REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0725_15_1C/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0725_35_2c",
        "display": "Artix-7 TE0725_35_2C. SPRT PCB: REV01, REV02, REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0725_35_2C/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0726_01",
        "display": "ZYNQ-7 TE0726_01 (64MB DDR). SPRT PCB: REV01.",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0726/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0726_r",
        "display": "ZYNQ-7 TE0726_R (128MB DDR). SPRT PCB: REV03R, REV02.",
        "latest_revision": "2.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0726/2.1",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0726_m",
        "display": "ZYNQ-7 TE0726_M (512MB DDR). SPRT PCB: REV03, REV02.",
        "latest_revision": "3.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "3.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0726/3.1",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0726_7s",
        "display": "ZYNQ-7S TE0726_07S (512MB DDR). SPRT PCB: REV03, REV02.",
        "latest_revision": "3.1",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "3.1",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0726_7S/3.1",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0729_20_2i",
        "display": "ZYNQ-7 TE0729_20_2I(F). SPRT PCB: REV02, REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0729_20_2I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0729_20_2i",
        "display": "ZYNQ-7 TE0729_20_2I(R,RA). SPRT PCB: REV02, REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0729_20_2I/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_2cg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-2CG-1E(_, A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_2CG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_2cg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-2CG-1E(_, A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_2CG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_2eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-2EG-1E(_, A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_2EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_2eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-2EG-1E(_, A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_2EG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_3cg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-3CG-1E(_, A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_3CG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_3cg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-3CG-1E(_, A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_3CG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_3eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-3EG-1E(_, A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_3EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_3eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-3EG-1E(_, A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_3EG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_3eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-3EG-1E(B: 4GB DDR). SPRT PCB: REV01",
        "latest_revision": "3.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "3.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_3EG_1E/3.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_3eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-3EG-1E(B: 4GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "4.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "4.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:14",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_3EG_1E/4.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4cg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4CG-1E(A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4CG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4cg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4CG-1E(A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4CG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4EG-1E(A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4EG-1E(A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4EG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4eg_1i",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4EG-1I(C: 8GB DDR). SPRT PCB: REV02",
        "latest_revision": "5.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "5.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4EG_1I/5.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4eg_1i_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4EG-1I(C: 8GB DDR) with TEBF0808. SPRT PCB: REV02",
        "latest_revision": "6.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "6.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4EG_1I/6.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4ev_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4EV-1E(A, 3: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4EV_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_4ev_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-4EV-1E(A, 3: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_4EV_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_5ev_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-5EV-1E(A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_5EV_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_5ev_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-5EV-1E(A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_5EV_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_5ev_1i",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-5EV-1I(A: 2GB DDR). SPRT PCB: REV01",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_5EV_1I/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0803_5ev_1i_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0803-5EV-1I(A: 2GB DDR) with TEBF0808. SPRT PCB: REV01",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0803_5EV_1I/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_15eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-15EG-1E(B,E: 4GB DDR). SPRT PCB: REV04.",
        "latest_revision": "3.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "3.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_15EG_1E/3.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_15eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-15EG-1E(B,E: 4GB DDR) with TEBF0808. SPRT Module PCB: REV04.",
        "latest_revision": "4.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "4.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_15EG_1E/4.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_6eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-6EG-1E(E,3: 4GB DDR). SPRT PCB: REV04.",
        "latest_revision": "3.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "3.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_6EG_1E/3.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_6eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-6EG-1E(E,3: 4GB DDR) with TEBF0808. SPRT Module PCB: REV04.",
        "latest_revision": "4.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "4.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_6EG_1E/4.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_9eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-9EG-1E(A: 2GB DDR). SPRT PCB: REV04.",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_9EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_9eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-9EG-1E(A: 2GB DDR) with TEBF0808. SPRT Module PCB: REV04.",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_9EG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_9eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-9EG-1E(B,D,E,L: 4GB DDR). SPRT PCB: REV04.",
        "latest_revision": "3.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "3.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_9EG_1E/3.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_9eg_1e_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-9EG-1E(B,D,E,L: 4GB DDR) with TEBF0808. SPRT Module PCB: REV04.",
        "latest_revision": "4.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "4.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_9EG_1E/4.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_9eg_2i",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-9EG-2I(B,E: 4GB DDR). SPRT PCB: REV04.",
        "latest_revision": "3.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "3.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_9EG_2I/3.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0808_9eg_2i_tebf0808",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0808-9EG-2I(B,E: 4GB DDR) with TEBF0808. SPRT Module PCB: REV04.",
        "latest_revision": "4.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "4.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0808_9EG_2I/4.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0820_2cg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0820-2CG-1E(_, A  : 1 GB DDR). SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0820_2CG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0820_2eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0820-2EG-1E(_, 3, A, L  : 1 GB DDR). SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0820_2EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0820_2eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0820-2EG-1E(E : 2 GB DDR). SPRT PCB: REV02",
        "latest_revision": "2.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0820_2EG_1E/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0820_3cg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0820-3CG-1E(_, A  : 1 GB DDR). SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0820_3CG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0820_3eg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0820-3EG-1E(_, 3, A, L  : 1 GB DDR). SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0820_3EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0820_4cg_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0820-4CG-1E(A  : 1 GB DDR). SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0820_4CG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "te0820_4ev_1e",
        "display": "UltraSOM (ZYNQ-UltraScale+) TE0820-4EV-1E(A : 2 GB DDR). SPRT PCB: REV03",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TE0820_4EV_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "teb0911_9eg_1e",
        "display": "ZYNQ-UltraScale+ TEB0911-09EG-1E. SPRT PCB: REV03,REV02.",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TEB0911_9EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "tec0850_15eg_1e",
        "display": "UltraScale+ Zynq TEC0850-15EG-1E. SPRT PCB: REV02",
        "latest_revision": "1.0",
        "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "db82df60ac9023136a25d6694bf7fc90e3a8d797",
            "date": "28-09-2018:16:20:15",
            "history": "Add Trenz Electronic Board Files"
          }
        ],
        "config": {
          "root": "boards/Trenz_Electronic/TEC0850_15EG_1E/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "trenz.biz"
      },
      {
        "name": "vcu128",
        "display": "Virtex Ultrascale+ HBM VCU128 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "19162d34978cb2dc86bedf52426cb8934839e97b",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "19162d34978cb2dc86bedf52426cb8934839e97b",
            "date": "23-12-2019",
            "history": "Addition of logo field for board image in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu128/production/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu129",
        "display": "Virtex Ultrascale+ 56G VCU129 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "f2cffe8f90de3e6fff0dd9f27047b221d109b68f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f2cffe8f90de3e6fff0dd9f27047b221d109b68f",
            "date": "23-12-2019",
            "history": "Addition of logo field for board image in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu129/production/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu129_es",
        "display": "Virtex Ultrascale+ 56G VCU129-ES Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu129/es/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au280",
        "display": "Alveo U280 Data Center Accelerator Card",
        "latest_revision": "1.0",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "26-06-2019",
            "history": "Add au280 Acceleration card Board Files"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au280/production/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au280",
        "display": "Alveo U280 Data Center Accelerator Card",
        "latest_revision": "1.1",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au280/production/1.1",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ac701",
        "display": "Artix-7 AC701 Evaluation Platform",
        "latest_revision": "1.4",
        "commit_id": "f2be17282104b29cda567162af842ecff73a343c",
        "revisions": [
          {
            "revision": "1.4",
            "commit_id": "f2be17282104b29cda567162af842ecff73a343c",
            "date": "23-12-2019",
            "history": "Added spi_flash_preset proc for CR-1052945"
          }
        ],
        "config": {
          "root": "boards/Xilinx/ac701/1.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kc705",
        "display": "Kintex-7 KC705 Evaluation Platform",
        "latest_revision": "1.6",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "1.6",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "23-12-2019",
            "history": "Updated schema version and addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/kc705/1.6",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "sp701",
        "display": "Spartan-7 SP701 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "91b053af060e39452917f793900051f09d55209f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "91b053af060e39452917f793900051f09d55209f",
            "date": "04-03-2020",
            "history": "Addition of logo field in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/sp701/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vc707",
        "display": "Virtex-7 VC707 Evaluation Platform",
        "latest_revision": "1.4",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.4",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vc707/1.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vc709",
        "display": "Virtex-7 VC709 Evaluation Platform",
        "latest_revision": "1.8",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.8",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vc709/1.8",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zc702",
        "display": "ZYNQ-7 ZC702 Evaluation Board",
        "latest_revision": "1.4",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.4",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zc702/1.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zc706",
        "display": "ZYNQ-7 zc706 Evaluation Board",
        "latest_revision": "1.4",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "1.4",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "23-12-2019",
            "history": "Updated schema version and addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zc706/1.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kcu105",
        "display": "Kintex-UltraScale KCU105 Evaluation Platform",
        "latest_revision": "1.7",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.7",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/kcu105/1.7",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kcu105",
        "display": "Kintex-UltraScale KCU105 Evaluation Platform",
        "latest_revision": "1.6",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "1.6",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "23-12-2019",
            "history": "Updated schema version and addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/kcu105/1.6",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kcu116",
        "display": "Kintex UltraScale+ KCU116 Evaluation Platform",
        "latest_revision": "1.5",
        "commit_id": "69e720bd4499c0b737993c10b8993ada1b4534ad",
        "revisions": [
          {
            "revision": "1.5",
            "commit_id": "69e720bd4499c0b737993c10b8993ada1b4534ad",
            "date": "12-06-2020",
            "history": "Adding 1.5 with Dual Memory Support"
          }
        ],
        "config": {
          "root": "boards/Xilinx/kcu116/1.5",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kcu116",
        "display": "Kintex UltraScale+ KCU116 Evaluation Platform",
        "latest_revision": "1.4",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "1.4",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "03-01-2020",
            "history": "Updated schema version and addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/kcu116/1.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kcu1500",
        "display": "Kintex UltraScale KCU1500 Acceleration Development Board",
        "latest_revision": "1.2",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/kcu1500/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu108",
        "display": "Virtex-UltraScale VCU108 Evaluation Platform",
        "latest_revision": "1.7",
        "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
        "revisions": [
          {
            "revision": "1.7",
            "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
            "date": "25-06-2020",
            "history": "Adding 1.7 with Dual Memory Support"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu108/1.7",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu108",
        "display": "Virtex-UltraScale VCU108 Evaluation Platform",
        "latest_revision": "1.6",
        "commit_id": "6b2e55b1306cd6ac999e12e21128dcfaad7b37cf",
        "revisions": [
          {
            "revision": "1.6",
            "commit_id": "6b2e55b1306cd6ac999e12e21128dcfaad7b37cf",
            "date": "23-12-2019",
            "history": "Addition of logo field for image in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu108/1.6",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu110",
        "display": "Virtex-UltraScale VCU110 Evaluation Platform",
        "latest_revision": "1.4",
        "commit_id": "ad6543f195ba64141f618661f0730845ae7438b7",
        "revisions": [
          {
            "revision": "1.4",
            "commit_id": "ad6543f195ba64141f618661f0730845ae7438b7",
            "date": "23-12-2019",
            "history": "Addition of logo field for image in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu110/1.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu118",
        "display": "Virtex UltraScale+ VCU118 Evaluation Platform",
        "latest_revision": "2.4",
        "commit_id": "952e57661b980893c57ecaac590c2b950a82ff2e",
        "revisions": [
          {
            "revision": "2.4",
            "commit_id": "952e57661b980893c57ecaac590c2b950a82ff2e",
            "date": "29-10-2020",
            "history": "VCU118 board SGMII-LVDS - DCI_CASECADE, Vref IOSTANDARDs in BoardFlow files"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu118/2.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu118",
        "display": "Virtex UltraScale+ VCU118 Evaluation Platform",
        "latest_revision": "2.3",
        "commit_id": "85578bb2f28fdf674dcb396fff8387046f770863",
        "revisions": [
          {
            "revision": "2.3",
            "commit_id": "85578bb2f28fdf674dcb396fff8387046f770863",
            "date": "23-12-2019",
            "history": "Addition of logo field for image in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu118/2.3",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu118",
        "display": "Virtex UltraScale+ VCU118 Evaluation Platform",
        "latest_revision": "2.0",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "18-09-2019:11:03:03",
            "history": "Migrating 7 series latest board files from perforce to git"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu118/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vcu1525",
        "display": "Virtex UltraScale+ VCU1525 Acceleration Development Board",
        "latest_revision": "1.3",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.3",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vcu1525/1.3",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu102",
        "display": "Zynq UltraScale+ ZCU102 Evaluation Board",
        "latest_revision": "3.4",
        "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
        "revisions": [
          {
            "revision": "3.4",
            "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
            "date": "25-06-2020",
            "history": "Adding 3.4 with Dual Memory Support"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu102/3.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu102",
        "display": "Zynq UltraScale+ ZCU102 Evaluation Board",
        "latest_revision": "3.3",
        "commit_id": "28a094311aca817bf05a56437c255e677bdc67ae",
        "revisions": [
          {
            "revision": "3.3",
            "commit_id": "28a094311aca817bf05a56437c255e677bdc67ae",
            "date": "23-12-2019",
            "history": "Addition of logo field for board image in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu102/3.3",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu104",
        "display": "Zynq UltraScale+ ZCU104 Evaluation Board",
        "latest_revision": "1.1",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu104/1.1",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu106",
        "display": "Zynq UltraScale+ ZCU106 Evaluation Platform",
        "latest_revision": "2.6",
        "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
        "revisions": [
          {
            "revision": "2.6",
            "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
            "date": "25-06-2020",
            "history": "Adding 2.6 with Dual Memory Supportt"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu106/2.6",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu106",
        "display": "Zynq UltraScale+ ZCU106 Evaluation Platform",
        "latest_revision": "2.4",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "2.4",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "28-05-2019:11:04:35",
            "history": "Migrating 7 series latest board files from perforce to git"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu106/2.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu106",
        "display": "Zynq UltraScale+ ZCU106 Evaluation Platform",
        "latest_revision": "2.5",
        "commit_id": "70bf728bc0841b9fb46f6724f6ebb68d80dbf940",
        "revisions": [
          {
            "revision": "2.5",
            "commit_id": "70bf728bc0841b9fb46f6724f6ebb68d80dbf940",
            "date": "26-02-2020",
            "history": "Addition of logo field in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu106/2.5",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu111",
        "display": "Zynq UltraScale+ ZCU111 Evaluation Platform",
        "latest_revision": "1.4",
        "commit_id": "ca2d7a691cebbe72078f8b751b3bf331ae0c3743",
        "revisions": [
          {
            "revision": "1.4",
            "commit_id": "ca2d7a691cebbe72078f8b751b3bf331ae0c3743",
            "date": "29-07-2020",
            "history": "Adding sfp interface enabled board files"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu111/1.4",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu111",
        "display": "Zynq UltraScale+ ZCU111 Evaluation Platform",
        "latest_revision": "1.3",
        "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
        "revisions": [
          {
            "revision": "1.3",
            "commit_id": "849632c7c8aef3cd281be93f700e6582e4ec9efb",
            "date": "25-06-2020",
            "history": "Addition 1.3 with Dual Memory Support"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu111/1.3",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu111",
        "display": "Zynq UltraScale+ ZCU111 Evaluation Platform",
        "latest_revision": "1.2",
        "commit_id": "12fb00a245fcfe309308283497035ade9a744c71",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "12fb00a245fcfe309308283497035ade9a744c71",
            "date": "23-12-2019",
            "history": "Addition of logo field in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu111/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu216",
        "display": "Zynq UltraScale+ ZCU216 Evaluation Platform",
        "latest_revision": "2.0",
        "commit_id": "07a84e26d5f8013a69f8d73e19955349bc18900f",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "07a84e26d5f8013a69f8d73e19955349bc18900f",
            "date": "29-07-2020",
            "history": "Initial entry for ZCU216 production board files"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu216/production/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu216_es",
        "display": "Zynq UltraScale+ ZCU216 Evaluation Platform",
        "latest_revision": "1.2",
        "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
            "date": "29-07-2020",
            "history": "Adding sfp interface enabled board files"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu216/es/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu216_es",
        "display": "Zynq UltraScale+ ZCU216 Evaluation Platform",
        "latest_revision": "1.1",
        "commit_id": "30117f8860fdba7accc84bf9f97e0127b9001f00",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "30117f8860fdba7accc84bf9f97e0127b9001f00",
            "date": "08-07-2020",
            "history": "Enabled PL-DDR4 interface"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu216/es/1.1",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu216_es",
        "display": "Zynq UltraScale+ ZCU216 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "30117f8860fdba7accc84bf9f97e0127b9001f00",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "30117f8860fdba7accc84bf9f97e0127b9001f00",
            "date": "03-03-2020",
            "history": "Addition of logo field in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu216/es/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu216ld_es",
        "display": "Zynq UltraScale+ ZCU216-LD Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
            "date": "01-07-2020",
            "history": "Addition of Zynq UltraScale+ ZCU216-LD Evaluation Platform"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu216ld/es/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu208",
        "display": "Zynq UltraScale+ ZCU208 Evaluation Platform",
        "latest_revision": "2.0",
        "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
            "date": "24-08-2020",
            "history": "Initial entry for ZCU208 production board files"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu208/production/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu208_es",
        "display": "Zynq UltraScale+ ZCU208 Evaluation Platform",
        "latest_revision": "1.1",
        "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
            "date": "29-07-2020",
            "history": "Adding sfp interface enabled board files"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu208/es/1.1",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu208_es",
        "display": "Zynq UltraScale+ ZCU208 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "30117f8860fdba7accc84bf9f97e0127b9001f00",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "30117f8860fdba7accc84bf9f97e0127b9001f00",
            "date": "10-02-2020",
            "history": "Initial board file entry for zcu208 board"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu208/es/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu208ld_es",
        "display": "Zynq UltraScale+ ZCU208-LD Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "ea54a86522502e6a7041d3059400275b7dc74157",
            "date": "04-03-2020",
            "history": "Initial board file entry for zcu208-LD board"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu208ld/es/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu1275",
        "display": "Xilinx Zynq UltraScale+ RFSoC ZCU1275 Characterization Kit",
        "latest_revision": "1.0",
        "commit_id": "ef014e8a4f31fcab7b283b4fa04e5e6efa79b309",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "ef014e8a4f31fcab7b283b4fa04e5e6efa79b309",
            "date": "26-02-2020",
            "history": "Addition of logo field in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu1275/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zcu1285",
        "display": "Xilinx Zynq UltraScale+ RFSoC ZCU1285 Characterization Kit",
        "latest_revision": "1.0",
        "commit_id": "066cc40112cd4564711c6d125d23008536d5d5fd",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "066cc40112cd4564711c6d125d23008536d5d5fd",
            "date": "23-12-2019",
            "history": "Addition of logo field for board image in xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/zcu1285/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au280_es1",
        "display": "Alveo U280-ES1 Data Center Accelerator Card",
        "latest_revision": "1.1",
        "commit_id": "a085e247e1c70cd5aac0615075eaf917897866e5",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "a085e247e1c70cd5aac0615075eaf917897866e5",
            "date": "28-05-2019:11:08:19",
            "history": "Addition of logo field to xitem.json"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au280/es1/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au280_es1",
        "display": "Alveo U280-ES1 Data Center Accelerator Card",
        "latest_revision": "1.1",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.1",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au280/es1/1.1",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au200",
        "display": "Alveo U200 Data Center Accelerator Card",
        "latest_revision": "1.2",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "18-12-2019",
            "history": "Modifying preset.xml for au200"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au200/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au200",
        "display": "Alveo U200 Data Center Accelerator Card",
        "latest_revision": "1.3",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.3",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au200/1.3",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vmk180",
        "display": "Versal VMK180 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
            "date": "06-10-2020",
            "history": "Updated CIPS Interface"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vmk180/production/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vck190",
        "display": "Versal VCK190 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
            "date": "06-10-2020",
            "history": "Updated CIPS Interface"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vck190/production/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vck190_es",
        "display": "Versal VCK190 ES1 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
            "date": "06-10-2020",
            "history": "Updated CIPS Interface"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vck190/es/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vmk180_es",
        "display": "Versal VMK180 ES1 Evaluation Platform",
        "latest_revision": "1.0",
        "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "62e54f2a98b33dbdf5937237b9268b76e07fd815",
            "date": "06-10-2020",
            "history": "Updated CIPS Interface"
          }
        ],
        "config": {
          "root": "boards/Xilinx/vmk180/es/1.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au250",
        "display": "Alveo U250 Data Center Accelerator Card",
        "latest_revision": "1.3",
        "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
        "revisions": [
          {
            "revision": "1.3",
            "commit_id": "d1ec1521792386af99f054623f79af11bc14224f",
            "date": "29-10-2020",
            "history": "Addressed linting issues"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au250/1.3",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "au250",
        "display": "Alveo U250 Data Center Accelerator Card",
        "latest_revision": "1.2",
        "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
        "revisions": [
          {
            "revision": "1.2",
            "commit_id": "1143dec6e6ae48f8217907999deaab5c046963bd",
            "date": "28-05-2019:11:13:39",
            "history": "Migrating Alveo latest board files from perforce/2019.1 to git"
          }
        ],
        "config": {
          "root": "boards/Xilinx/au250/1.2",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}