#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Feb 28 11:34:55 2025
# Process ID: 73931
# Current directory: /home/alisoukarieh/Documents/ProjetCodesign
# Command line: vivado -mode batch -source script/vivado/placement.tcl -nojournal -notrace /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/dcp/opt.dcp -log /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/placement_out/placement.log -tclargs /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado Default
# Log file: /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/placement_out/placement.log
# Journal file: 
# Running On: 2a02-8440-b131-8ac0-27bd-72c1-17ee-1ed8.rev.sfr.net, OS: Linux, CPU Frequency: 1716.286 MHz, CPU Physical cores: 16, Host memory: 16124 MB
#-----------------------------------------------------------
open_checkpoint /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/dcp/opt.dcp
Command: open_checkpoint /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/dcp/opt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1479.918 ; gain = 2.969 ; free physical = 5078 ; free virtual = 20076
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1822.582 ; gain = 0.000 ; free physical = 4679 ; free virtual = 19677
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2523.660 ; gain = 2.969 ; free physical = 4122 ; free virtual = 19120
Restored from archive | CPU: 0.120000 secs | Memory: 1.429863 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2523.660 ; gain = 2.969 ; free physical = 4122 ; free virtual = 19120
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.660 ; gain = 0.000 ; free physical = 4122 ; free virtual = 19120
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 163 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 77560a1b
----- Checksum: PlaceDB: 71fb6ada ShapeSum: 055a9f41 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2523.660 ; gain = 1046.711 ; free physical = 4122 ; free virtual = 19120
source script/vivado/placement.tcl -notrace
Command: place_design -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.254 ; gain = 0.000 ; free physical = 4140 ; free virtual = 19136
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 77560a1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2639.254 ; gain = 0.000 ; free physical = 4140 ; free virtual = 19136
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.254 ; gain = 0.000 ; free physical = 4158 ; free virtual = 19155

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b33a1004

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.266 ; gain = 24.012 ; free physical = 4151 ; free virtual = 19148

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 991be665

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.309 ; gain = 63.055 ; free physical = 4119 ; free virtual = 19116

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 991be665

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.309 ; gain = 63.055 ; free physical = 4119 ; free virtual = 19116
Phase 1 Placer Initialization | Checksum: 991be665

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.309 ; gain = 63.055 ; free physical = 4119 ; free virtual = 19116

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: acb7fe0e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4161 ; free virtual = 19160

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d393a0d7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4164 ; free virtual = 19163

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d393a0d7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4164 ; free virtual = 19163

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b35f8d30

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4125 ; free virtual = 19124

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 598 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 232 nets or LUTs. Breaked 0 LUT, combined 232 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.312 ; gain = 0.000 ; free physical = 4126 ; free virtual = 19128

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            232  |                   232  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            232  |                   232  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1cf310baf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4125 ; free virtual = 19127
Phase 2.4 Global Placement Core | Checksum: 1f627e43c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4122 ; free virtual = 19124
Phase 2 Global Placement | Checksum: 1f627e43c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4122 ; free virtual = 19124

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15467490b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4122 ; free virtual = 19124

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a6708c1e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4118 ; free virtual = 19120

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1445b6780

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4118 ; free virtual = 19120

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2079afbb3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4118 ; free virtual = 19120

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e1858594

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4114 ; free virtual = 19119

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18d28fe73

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4108 ; free virtual = 19113

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c94abc6a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4108 ; free virtual = 19113
Phase 3 Detail Placement | Checksum: 1c94abc6a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4108 ; free virtual = 19113

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 108d5df5e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.475 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1425045cc

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2710.312 ; gain = 0.000 ; free physical = 4106 ; free virtual = 19112
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: eab91e18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2710.312 ; gain = 0.000 ; free physical = 4106 ; free virtual = 19112
Phase 4.1.1.1 BUFG Insertion | Checksum: 108d5df5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.475. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 9d108fec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112
Phase 4.1 Post Commit Optimization | Checksum: 9d108fec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9d108fec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9d108fec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112
Phase 4.3 Placer Reporting | Checksum: 9d108fec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.312 ; gain = 0.000 ; free physical = 4106 ; free virtual = 19112

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 71624322

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112
Ending Placer Task | Checksum: 469645f3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2710.312 ; gain = 71.059 ; free physical = 4106 ; free virtual = 19112
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2710.312 ; gain = 186.652 ; free physical = 4122 ; free virtual = 19127
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2710.312 ; gain = 0.000 ; free physical = 4110 ; free virtual = 19115
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: report_power -file /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/placement_out/power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: report_drc -file /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/placement_out/drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/placement_out/drc.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2925.844 ; gain = 0.000 ; free physical = 3957 ; free virtual = 18990
INFO: [Common 17-1381] The checkpoint '/home/alisoukarieh/Documents/ProjetCodesign/build/spectrum_analyzer_avnet_zedboard/vivado/dcp/placement.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 11:35:31 2025...
