/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sata_port0_cjpat.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 1:57p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:03 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_sata_port0_cjpat.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 1:57p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT0_CJPAT_H__
#define BCHP_SATA_PORT0_CJPAT_H__

/***************************************************************************
 *SATA_PORT0_CJPAT - Port0 CJPAT Registers
 ***************************************************************************/
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0           0x00181740 /* CJ_CTRL0 Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1           0x00181744 /* CJ_CTRL1 Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_TRAIN_PAT       0x00181748 /* CJ_TRAIN_PAT Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL2           0x0018174c /* CJ_CTRL2 Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_ADDR        0x00181750 /* CJ_RAM_ADDR Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_WR_DATA     0x00181754 /* CJ_RAM_WR Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS          0x00181758 /* CJ_STATUS Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_TOT_ERR_CNT     0x0018175c /* CJ_TOT_ERR_CNT Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_TOT_FRAME_ERR_CNT 0x00181760 /* CJ_TOT_FRAME_ERR_CNT Register */
#define BCHP_SATA_PORT0_CJPAT_CJ_RX_ERROR_PATTERN 0x00181764 /* CJ_RX_ERROR_PATTERN Register */

/***************************************************************************
 *CJ_CTRL0 - CJ_CTRL0 Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: reserved0 [31:19] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_reserved0_MASK              0xfff80000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_reserved0_SHIFT             19

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_TX_ERROR_PATTERN_PRIM [18:18] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TX_ERROR_PATTERN_PRIM_MASK 0x00040000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TX_ERROR_PATTERN_PRIM_SHIFT 18
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TX_ERROR_PATTERN_PRIM_DEFAULT 0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_TB_SEL [17:16] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TB_SEL_MASK              0x00030000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TB_SEL_SHIFT             16
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TB_SEL_DEFAULT           0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_NONALIGN_TRAINPAT [15:15] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_NONALIGN_TRAINPAT_MASK   0x00008000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_NONALIGN_TRAINPAT_SHIFT  15
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_NONALIGN_TRAINPAT_DEFAULT 0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_SATA_BERT [14:14] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SATA_BERT_MASK           0x00004000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SATA_BERT_SHIFT          14
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SATA_BERT_DEFAULT        0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_LATCH_LAST_ERROR [13:13] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_LATCH_LAST_ERROR_MASK    0x00002000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_LATCH_LAST_ERROR_SHIFT   13
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_LATCH_LAST_ERROR_DEFAULT 0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_TX_PAT_ON_RXERR [12:12] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TX_PAT_ON_RXERR_MASK     0x00001000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TX_PAT_ON_RXERR_SHIFT    12
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TX_PAT_ON_RXERR_DEFAULT  0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_STOP_ON_ERR_CNT [11:11] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_STOP_ON_ERR_CNT_MASK     0x00000800
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_STOP_ON_ERR_CNT_SHIFT    11
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_STOP_ON_ERR_CNT_DEFAULT  0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_CLR_ERRBITS [10:10] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_CLR_ERRBITS_MASK         0x00000400
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_CLR_ERRBITS_SHIFT        10
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_CLR_ERRBITS_DEFAULT      0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_SPD_SEL [09:08] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SPD_SEL_MASK             0x00000300
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SPD_SEL_SHIFT            8
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SPD_SEL_DEFAULT          0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_FORCE_RXLOCK [07:07] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_FORCE_RXLOCK_MASK        0x00000080
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_FORCE_RXLOCK_SHIFT       7
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_FORCE_RXLOCK_DEFAULT     0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_EN_TX_ALIGN [06:06] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_TX_ALIGN_MASK         0x00000040
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_TX_ALIGN_SHIFT        6
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_TX_ALIGN_DEFAULT      0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_TRAINPAT_TYPE [05:05] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TRAINPAT_TYPE_MASK       0x00000020
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TRAINPAT_TYPE_SHIFT      5
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_TRAINPAT_TYPE_DEFAULT    0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_AUTO_INC [04:04] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_AUTO_INC_MASK            0x00000010
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_AUTO_INC_SHIFT           4
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_AUTO_INC_DEFAULT         0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_EN_TXRAM_WR [03:03] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_TXRAM_WR_MASK         0x00000008
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_TXRAM_WR_SHIFT        3
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_TXRAM_WR_DEFAULT      0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_EN_RXRAM_WR [02:02] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_RXRAM_WR_MASK         0x00000004
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_RXRAM_WR_SHIFT        2
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_RXRAM_WR_DEFAULT      0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_SOFT_RESET [01:01] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SOFT_RESET_MASK          0x00000002
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SOFT_RESET_SHIFT         1
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_SOFT_RESET_DEFAULT       0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL0 :: CJ_EN_BIT [00:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_BIT_MASK              0x00000001
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_BIT_SHIFT             0
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL0_CJ_EN_BIT_DEFAULT           0x00000000

/***************************************************************************
 *CJ_CTRL1 - CJ_CTRL1 Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_CTRL1 :: CJ_STOP_ERR_CNT [31:20] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_STOP_ERR_CNT_MASK        0xfff00000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_STOP_ERR_CNT_SHIFT       20
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_STOP_ERR_CNT_DEFAULT     0x00000008

/* SATA_PORT0_CJPAT :: CJ_CTRL1 :: reserved0 [19:18] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_reserved0_MASK              0x000c0000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_reserved0_SHIFT             18

/* SATA_PORT0_CJPAT :: CJ_CTRL1 :: CJ_ALIGN_INTVAL [17:14] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_ALIGN_INTVAL_MASK        0x0003c000
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_ALIGN_INTVAL_SHIFT       14
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_ALIGN_INTVAL_DEFAULT     0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL1 :: CJ_NUM_ALIGN [13:11] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_NUM_ALIGN_MASK           0x00003800
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_NUM_ALIGN_SHIFT          11
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_NUM_ALIGN_DEFAULT        0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL1 :: CJ_NUM_TRAIN_PAT [10:08] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_NUM_TRAIN_PAT_MASK       0x00000700
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_NUM_TRAIN_PAT_SHIFT      8
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_NUM_TRAIN_PAT_DEFAULT    0x00000000

/* SATA_PORT0_CJPAT :: CJ_CTRL1 :: reserved1 [07:06] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_reserved1_MASK              0x000000c0
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_reserved1_SHIFT             6

/* SATA_PORT0_CJPAT :: CJ_CTRL1 :: CJ_RAM_DEPTH [05:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_RAM_DEPTH_MASK           0x0000003f
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_RAM_DEPTH_SHIFT          0
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL1_CJ_RAM_DEPTH_DEFAULT        0x00000000

/***************************************************************************
 *CJ_TRAIN_PAT - CJ_TRAIN_PAT Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_TRAIN_PAT :: CJ_TRAIN_PAT [31:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_TRAIN_PAT_CJ_TRAIN_PAT_MASK       0xffffffff
#define BCHP_SATA_PORT0_CJPAT_CJ_TRAIN_PAT_CJ_TRAIN_PAT_SHIFT      0
#define BCHP_SATA_PORT0_CJPAT_CJ_TRAIN_PAT_CJ_TRAIN_PAT_DEFAULT    0x7b4a4abc

/***************************************************************************
 *CJ_CTRL2 - CJ_CTRL2 Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_CTRL2 :: CJ_TX_ERROR_PATTERN [31:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL2_CJ_TX_ERROR_PATTERN_MASK    0xffffffff
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL2_CJ_TX_ERROR_PATTERN_SHIFT   0
#define BCHP_SATA_PORT0_CJPAT_CJ_CTRL2_CJ_TX_ERROR_PATTERN_DEFAULT 0x00000000

/***************************************************************************
 *CJ_RAM_ADDR - CJ_RAM_ADDR Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_RAM_ADDR :: reserved0 [31:07] */
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_ADDR_reserved0_MASK           0xffffff80
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_ADDR_reserved0_SHIFT          7

/* SATA_PORT0_CJPAT :: CJ_RAM_ADDR :: CJ_RAM_ADDR [06:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_ADDR_CJ_RAM_ADDR_MASK         0x0000007f
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_ADDR_CJ_RAM_ADDR_SHIFT        0
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_ADDR_CJ_RAM_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *CJ_RAM_WR_DATA - CJ_RAM_WR Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_RAM_WR_DATA :: CJ_RAM_WR_DATA [31:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_WR_DATA_CJ_RAM_WR_DATA_MASK   0xffffffff
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_WR_DATA_CJ_RAM_WR_DATA_SHIFT  0
#define BCHP_SATA_PORT0_CJPAT_CJ_RAM_WR_DATA_CJ_RAM_WR_DATA_DEFAULT 0x00000000

/***************************************************************************
 *CJ_STATUS - CJ_STATUS Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_STATUS :: reserved0 [31:10] */
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_reserved0_MASK             0xfffffc00
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_reserved0_SHIFT            10

/* SATA_PORT0_CJPAT :: CJ_STATUS :: CJ_ERR_LOCATION [09:04] */
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_ERR_LOCATION_MASK       0x000003f0
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_ERR_LOCATION_SHIFT      4

/* SATA_PORT0_CJPAT :: CJ_STATUS :: reserved_for_eco1 [03:03] */
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_reserved_for_eco1_MASK     0x00000008
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_reserved_for_eco1_SHIFT    3
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_reserved_for_eco1_DEFAULT  0x00000000

/* SATA_PORT0_CJPAT :: CJ_STATUS :: CJ_RCVR_LOCK_LOST [02:02] */
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_RCVR_LOCK_LOST_MASK     0x00000004
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_RCVR_LOCK_LOST_SHIFT    2

/* SATA_PORT0_CJPAT :: CJ_STATUS :: CJ_RCVR_LOCK [01:01] */
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_RCVR_LOCK_MASK          0x00000002
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_RCVR_LOCK_SHIFT         1

/* SATA_PORT0_CJPAT :: CJ_STATUS :: CJ_RX_ERROR_STATUS [00:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_RX_ERROR_STATUS_MASK    0x00000001
#define BCHP_SATA_PORT0_CJPAT_CJ_STATUS_CJ_RX_ERROR_STATUS_SHIFT   0

/***************************************************************************
 *CJ_TOT_ERR_CNT - CJ_TOT_ERR_CNT Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_TOT_ERR_CNT :: CJ_TOT_ERR_CNT [31:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_TOT_ERR_CNT_CJ_TOT_ERR_CNT_MASK   0xffffffff
#define BCHP_SATA_PORT0_CJPAT_CJ_TOT_ERR_CNT_CJ_TOT_ERR_CNT_SHIFT  0

/***************************************************************************
 *CJ_TOT_FRAME_ERR_CNT - CJ_TOT_FRAME_ERR_CNT Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_TOT_FRAME_ERR_CNT :: CJ_TOT_FRAME_ERR_CNT [31:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_TOT_FRAME_ERR_CNT_CJ_TOT_FRAME_ERR_CNT_MASK 0xffffffff
#define BCHP_SATA_PORT0_CJPAT_CJ_TOT_FRAME_ERR_CNT_CJ_TOT_FRAME_ERR_CNT_SHIFT 0

/***************************************************************************
 *CJ_RX_ERROR_PATTERN - CJ_RX_ERROR_PATTERN Register
 ***************************************************************************/
/* SATA_PORT0_CJPAT :: CJ_RX_ERROR_PATTERN :: CJ_RX_ERROR_PATTERN [31:00] */
#define BCHP_SATA_PORT0_CJPAT_CJ_RX_ERROR_PATTERN_CJ_RX_ERROR_PATTERN_MASK 0xffffffff
#define BCHP_SATA_PORT0_CJPAT_CJ_RX_ERROR_PATTERN_CJ_RX_ERROR_PATTERN_SHIFT 0

#endif /* #ifndef BCHP_SATA_PORT0_CJPAT_H__ */

/* End of File */
