
obj/STM32F4_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c40  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000008  08002dc8  08002dc8  0000adc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08002dd0  08002dd0  0000add0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000544  20000000  08002dd4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000274  20000548  08003318  00010548  2**3
                  ALLOC
  6 ._user_heap_stack 00000400  200007bc  08003318  000107bc  2**0
                  ALLOC
  7 .ARM.attributes 00000035  00000000  00000000  00010544  2**0
                  CONTENTS, READONLY
  8 .debug_info   00007cb5  00000000  00000000  00010579  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000010a2  00000000  00000000  0001822e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000337e  00000000  00000000  000192d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008a0  00000000  00000000  0001c64e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000808  00000000  00000000  0001ceee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000028bc  00000000  00000000  0001d6f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002f31  00000000  00000000  0001ffb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000030  00000000  00000000  00022ee3  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001f40  00000000  00000000  00022f14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	f240 5448 	movw	r4, #1352	; 0x548
 800018e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000192:	7823      	ldrb	r3, [r4, #0]
 8000194:	b963      	cbnz	r3, 80001b0 <__do_global_dtors_aux+0x28>
 8000196:	f240 0000 	movw	r0, #0
 800019a:	f2c0 0000 	movt	r0, #0
 800019e:	b128      	cbz	r0, 80001ac <__do_global_dtors_aux+0x24>
 80001a0:	f642 50b0 	movw	r0, #11696	; 0x2db0
 80001a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001a8:	f3af 8000 	nop.w
 80001ac:	2101      	movs	r1, #1
 80001ae:	7021      	strb	r1, [r4, #0]
 80001b0:	bd10      	pop	{r4, pc}
 80001b2:	bf00      	nop

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	f240 0300 	movw	r3, #0
 80001ba:	f2c0 0300 	movt	r3, #0
 80001be:	b14b      	cbz	r3, 80001d4 <frame_dummy+0x20>
 80001c0:	f642 50b0 	movw	r0, #11696	; 0x2db0
 80001c4:	f240 514c 	movw	r1, #1356	; 0x54c
 80001c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001d0:	f3af 8000 	nop.w
 80001d4:	f240 5044 	movw	r0, #1348	; 0x544
 80001d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001dc:	6801      	ldr	r1, [r0, #0]
 80001de:	b129      	cbz	r1, 80001ec <frame_dummy+0x38>
 80001e0:	f240 0300 	movw	r3, #0
 80001e4:	f2c0 0300 	movt	r3, #0
 80001e8:	b103      	cbz	r3, 80001ec <frame_dummy+0x38>
 80001ea:	4798      	blx	r3
 80001ec:	bd08      	pop	{r3, pc}
 80001ee:	bf00      	nop

080001f0 <__libc_init_array>:
 80001f0:	b570      	push	{r4, r5, r6, lr}
 80001f2:	f642 56c8 	movw	r6, #11720	; 0x2dc8
 80001f6:	f642 55c8 	movw	r5, #11720	; 0x2dc8
 80001fa:	f6c0 0600 	movt	r6, #2048	; 0x800
 80001fe:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000202:	1b76      	subs	r6, r6, r5
 8000204:	10b6      	asrs	r6, r6, #2
 8000206:	d006      	beq.n	8000216 <__libc_init_array+0x26>
 8000208:	2400      	movs	r4, #0
 800020a:	f855 3b04 	ldr.w	r3, [r5], #4
 800020e:	3401      	adds	r4, #1
 8000210:	4798      	blx	r3
 8000212:	42a6      	cmp	r6, r4
 8000214:	d1f9      	bne.n	800020a <__libc_init_array+0x1a>
 8000216:	f642 56d0 	movw	r6, #11728	; 0x2dd0
 800021a:	f642 55c8 	movw	r5, #11720	; 0x2dc8
 800021e:	f6c0 0600 	movt	r6, #2048	; 0x800
 8000222:	f6c0 0500 	movt	r5, #2048	; 0x800
 8000226:	1b76      	subs	r6, r6, r5
 8000228:	f002 fdc2 	bl	8002db0 <_init>
 800022c:	10b6      	asrs	r6, r6, #2
 800022e:	d006      	beq.n	800023e <__libc_init_array+0x4e>
 8000230:	2400      	movs	r4, #0
 8000232:	f855 3b04 	ldr.w	r3, [r5], #4
 8000236:	3401      	adds	r4, #1
 8000238:	4798      	blx	r3
 800023a:	42a6      	cmp	r6, r4
 800023c:	d1f9      	bne.n	8000232 <__libc_init_array+0x42>
 800023e:	bd70      	pop	{r4, r5, r6, pc}

08000240 <malloc>:
 8000240:	f240 0300 	movw	r3, #0
 8000244:	4601      	mov	r1, r0
 8000246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800024a:	6818      	ldr	r0, [r3, #0]
 800024c:	f000 b808 	b.w	8000260 <_malloc_r>

08000250 <free>:
 8000250:	f240 0300 	movw	r3, #0
 8000254:	4601      	mov	r1, r0
 8000256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800025a:	6818      	ldr	r0, [r3, #0]
 800025c:	f000 bbb0 	b.w	80009c0 <_free_r>

08000260 <_malloc_r>:
 8000260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000264:	f101 040b 	add.w	r4, r1, #11
 8000268:	2c16      	cmp	r4, #22
 800026a:	b083      	sub	sp, #12
 800026c:	4606      	mov	r6, r0
 800026e:	d930      	bls.n	80002d2 <_malloc_r+0x72>
 8000270:	f024 0407 	bic.w	r4, r4, #7
 8000274:	0fe3      	lsrs	r3, r4, #31
 8000276:	428c      	cmp	r4, r1
 8000278:	bf2c      	ite	cs
 800027a:	4619      	movcs	r1, r3
 800027c:	f043 0101 	orrcc.w	r1, r3, #1
 8000280:	2900      	cmp	r1, #0
 8000282:	d12f      	bne.n	80002e4 <_malloc_r+0x84>
 8000284:	4630      	mov	r0, r6
 8000286:	f001 f99b 	bl	80015c0 <__malloc_lock>
 800028a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800028e:	d22d      	bcs.n	80002ec <_malloc_r+0x8c>
 8000290:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8000294:	f240 05f4 	movw	r5, #244	; 0xf4
 8000298:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800029c:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
 80002a0:	68d3      	ldr	r3, [r2, #12]
 80002a2:	4293      	cmp	r3, r2
 80002a4:	f000 8223 	beq.w	80006ee <_malloc_r+0x48e>
 80002a8:	685c      	ldr	r4, [r3, #4]
 80002aa:	f103 0708 	add.w	r7, r3, #8
 80002ae:	68da      	ldr	r2, [r3, #12]
 80002b0:	4630      	mov	r0, r6
 80002b2:	f024 0403 	bic.w	r4, r4, #3
 80002b6:	6899      	ldr	r1, [r3, #8]
 80002b8:	191b      	adds	r3, r3, r4
 80002ba:	685c      	ldr	r4, [r3, #4]
 80002bc:	60ca      	str	r2, [r1, #12]
 80002be:	f044 0401 	orr.w	r4, r4, #1
 80002c2:	6091      	str	r1, [r2, #8]
 80002c4:	605c      	str	r4, [r3, #4]
 80002c6:	f001 f985 	bl	80015d4 <__malloc_unlock>
 80002ca:	4638      	mov	r0, r7
 80002cc:	b003      	add	sp, #12
 80002ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002d2:	2300      	movs	r3, #0
 80002d4:	2410      	movs	r4, #16
 80002d6:	428c      	cmp	r4, r1
 80002d8:	bf2c      	ite	cs
 80002da:	4619      	movcs	r1, r3
 80002dc:	f043 0101 	orrcc.w	r1, r3, #1
 80002e0:	2900      	cmp	r1, #0
 80002e2:	d0cf      	beq.n	8000284 <_malloc_r+0x24>
 80002e4:	230c      	movs	r3, #12
 80002e6:	2700      	movs	r7, #0
 80002e8:	6033      	str	r3, [r6, #0]
 80002ea:	e7ee      	b.n	80002ca <_malloc_r+0x6a>
 80002ec:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 80002f0:	bf04      	itt	eq
 80002f2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 80002f6:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 80002fa:	f040 808c 	bne.w	8000416 <_malloc_r+0x1b6>
 80002fe:	f240 05f4 	movw	r5, #244	; 0xf4
 8000302:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8000306:	1869      	adds	r1, r5, r1
 8000308:	68cf      	ldr	r7, [r1, #12]
 800030a:	42b9      	cmp	r1, r7
 800030c:	d106      	bne.n	800031c <_malloc_r+0xbc>
 800030e:	e00d      	b.n	800032c <_malloc_r+0xcc>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f280 8181 	bge.w	8000618 <_malloc_r+0x3b8>
 8000316:	68ff      	ldr	r7, [r7, #12]
 8000318:	42b9      	cmp	r1, r7
 800031a:	d007      	beq.n	800032c <_malloc_r+0xcc>
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	f023 0303 	bic.w	r3, r3, #3
 8000322:	1b1a      	subs	r2, r3, r4
 8000324:	2a0f      	cmp	r2, #15
 8000326:	ddf3      	ble.n	8000310 <_malloc_r+0xb0>
 8000328:	f10e 3eff 	add.w	lr, lr, #4294967295
 800032c:	f10e 0e01 	add.w	lr, lr, #1
 8000330:	f240 00f4 	movw	r0, #244	; 0xf4
 8000334:	692f      	ldr	r7, [r5, #16]
 8000336:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800033a:	f100 0208 	add.w	r2, r0, #8
 800033e:	4297      	cmp	r7, r2
 8000340:	bf08      	it	eq
 8000342:	6843      	ldreq	r3, [r0, #4]
 8000344:	d026      	beq.n	8000394 <_malloc_r+0x134>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	f023 0c03 	bic.w	ip, r3, #3
 800034c:	ebc4 030c 	rsb	r3, r4, ip
 8000350:	2b0f      	cmp	r3, #15
 8000352:	f300 819c 	bgt.w	800068e <_malloc_r+0x42e>
 8000356:	2b00      	cmp	r3, #0
 8000358:	6142      	str	r2, [r0, #20]
 800035a:	6102      	str	r2, [r0, #16]
 800035c:	f280 8095 	bge.w	800048a <_malloc_r+0x22a>
 8000360:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8000364:	f080 8173 	bcs.w	800064e <_malloc_r+0x3ee>
 8000368:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800036c:	f04f 0801 	mov.w	r8, #1
 8000370:	6843      	ldr	r3, [r0, #4]
 8000372:	eb00 01cc 	add.w	r1, r0, ip, lsl #3
 8000376:	ea4f 0cac 	mov.w	ip, ip, asr #2
 800037a:	fa08 f80c 	lsl.w	r8, r8, ip
 800037e:	60f9      	str	r1, [r7, #12]
 8000380:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8000384:	ea48 0303 	orr.w	r3, r8, r3
 8000388:	6043      	str	r3, [r0, #4]
 800038a:	f8c7 c008 	str.w	ip, [r7, #8]
 800038e:	f8cc 700c 	str.w	r7, [ip, #12]
 8000392:	608f      	str	r7, [r1, #8]
 8000394:	2701      	movs	r7, #1
 8000396:	ea4f 01ae 	mov.w	r1, lr, asr #2
 800039a:	fa07 f701 	lsl.w	r7, r7, r1
 800039e:	429f      	cmp	r7, r3
 80003a0:	d87e      	bhi.n	80004a0 <_malloc_r+0x240>
 80003a2:	423b      	tst	r3, r7
 80003a4:	d106      	bne.n	80003b4 <_malloc_r+0x154>
 80003a6:	f02e 0e03 	bic.w	lr, lr, #3
 80003aa:	007f      	lsls	r7, r7, #1
 80003ac:	f10e 0e04 	add.w	lr, lr, #4
 80003b0:	423b      	tst	r3, r7
 80003b2:	d0fa      	beq.n	80003aa <_malloc_r+0x14a>
 80003b4:	eb05 09ce 	add.w	r9, r5, lr, lsl #3
 80003b8:	46f0      	mov	r8, lr
 80003ba:	46cc      	mov	ip, r9
 80003bc:	f8dc 000c 	ldr.w	r0, [ip, #12]
 80003c0:	4584      	cmp	ip, r0
 80003c2:	d107      	bne.n	80003d4 <_malloc_r+0x174>
 80003c4:	e174      	b.n	80006b0 <_malloc_r+0x450>
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	f280 819b 	bge.w	8000702 <_malloc_r+0x4a2>
 80003cc:	68c0      	ldr	r0, [r0, #12]
 80003ce:	4584      	cmp	ip, r0
 80003d0:	f000 816e 	beq.w	80006b0 <_malloc_r+0x450>
 80003d4:	6841      	ldr	r1, [r0, #4]
 80003d6:	f021 0103 	bic.w	r1, r1, #3
 80003da:	1b0b      	subs	r3, r1, r4
 80003dc:	2b0f      	cmp	r3, #15
 80003de:	ddf2      	ble.n	80003c6 <_malloc_r+0x166>
 80003e0:	4607      	mov	r7, r0
 80003e2:	1901      	adds	r1, r0, r4
 80003e4:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 80003e8:	f044 0801 	orr.w	r8, r4, #1
 80003ec:	f857 4f08 	ldr.w	r4, [r7, #8]!
 80003f0:	f043 0c01 	orr.w	ip, r3, #1
 80003f4:	f8c0 8004 	str.w	r8, [r0, #4]
 80003f8:	4630      	mov	r0, r6
 80003fa:	f8c1 c004 	str.w	ip, [r1, #4]
 80003fe:	f8c4 e00c 	str.w	lr, [r4, #12]
 8000402:	f8ce 4008 	str.w	r4, [lr, #8]
 8000406:	6169      	str	r1, [r5, #20]
 8000408:	6129      	str	r1, [r5, #16]
 800040a:	60ca      	str	r2, [r1, #12]
 800040c:	608a      	str	r2, [r1, #8]
 800040e:	50cb      	str	r3, [r1, r3]
 8000410:	f001 f8e0 	bl	80015d4 <__malloc_unlock>
 8000414:	e759      	b.n	80002ca <_malloc_r+0x6a>
 8000416:	f1be 0f04 	cmp.w	lr, #4
 800041a:	bf9e      	ittt	ls
 800041c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8000420:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8000424:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000428:	f67f af69 	bls.w	80002fe <_malloc_r+0x9e>
 800042c:	f1be 0f14 	cmp.w	lr, #20
 8000430:	bf9c      	itt	ls
 8000432:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8000436:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 800043a:	f67f af60 	bls.w	80002fe <_malloc_r+0x9e>
 800043e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8000442:	bf9e      	ittt	ls
 8000444:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8000448:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 800044c:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000450:	f67f af55 	bls.w	80002fe <_malloc_r+0x9e>
 8000454:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8000458:	bf9e      	ittt	ls
 800045a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 800045e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8000462:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000466:	f67f af4a 	bls.w	80002fe <_malloc_r+0x9e>
 800046a:	f240 5354 	movw	r3, #1364	; 0x554
 800046e:	459e      	cmp	lr, r3
 8000470:	bf95      	itete	ls
 8000472:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8000476:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 800047a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 800047e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8000482:	bf98      	it	ls
 8000484:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8000488:	e739      	b.n	80002fe <_malloc_r+0x9e>
 800048a:	eb07 030c 	add.w	r3, r7, ip
 800048e:	4630      	mov	r0, r6
 8000490:	3708      	adds	r7, #8
 8000492:	685a      	ldr	r2, [r3, #4]
 8000494:	f042 0201 	orr.w	r2, r2, #1
 8000498:	605a      	str	r2, [r3, #4]
 800049a:	f001 f89b 	bl	80015d4 <__malloc_unlock>
 800049e:	e714      	b.n	80002ca <_malloc_r+0x6a>
 80004a0:	68af      	ldr	r7, [r5, #8]
 80004a2:	f240 03f4 	movw	r3, #244	; 0xf4
 80004a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	f022 0803 	bic.w	r8, r2, #3
 80004b0:	4544      	cmp	r4, r8
 80004b2:	ebc4 0208 	rsb	r2, r4, r8
 80004b6:	bf94      	ite	ls
 80004b8:	2100      	movls	r1, #0
 80004ba:	2101      	movhi	r1, #1
 80004bc:	2a0f      	cmp	r2, #15
 80004be:	bfd8      	it	le
 80004c0:	f041 0101 	orrle.w	r1, r1, #1
 80004c4:	2900      	cmp	r1, #0
 80004c6:	f000 80b5 	beq.w	8000634 <_malloc_r+0x3d4>
 80004ca:	f240 5a64 	movw	sl, #1380	; 0x564
 80004ce:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80004d2:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 80004d6:	3201      	adds	r2, #1
 80004d8:	f8da 3000 	ldr.w	r3, [sl]
 80004dc:	4423      	add	r3, r4
 80004de:	bf08      	it	eq
 80004e0:	f103 0b10 	addeq.w	fp, r3, #16
 80004e4:	d006      	beq.n	80004f4 <_malloc_r+0x294>
 80004e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80004ea:	330f      	adds	r3, #15
 80004ec:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
 80004f0:	f023 0b1f 	bic.w	fp, r3, #31
 80004f4:	4630      	mov	r0, r6
 80004f6:	4659      	mov	r1, fp
 80004f8:	f001 f81a 	bl	8001530 <_sbrk_r>
 80004fc:	1c42      	adds	r2, r0, #1
 80004fe:	4681      	mov	r9, r0
 8000500:	f000 8131 	beq.w	8000766 <_malloc_r+0x506>
 8000504:	eb07 0308 	add.w	r3, r7, r8
 8000508:	4283      	cmp	r3, r0
 800050a:	f200 8106 	bhi.w	800071a <_malloc_r+0x4ba>
 800050e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8000512:	454b      	cmp	r3, r9
 8000514:	445a      	add	r2, fp
 8000516:	f8ca 2004 	str.w	r2, [sl, #4]
 800051a:	f000 8131 	beq.w	8000780 <_malloc_r+0x520>
 800051e:	f8d5 0408 	ldr.w	r0, [r5, #1032]	; 0x408
 8000522:	f240 01f4 	movw	r1, #244	; 0xf4
 8000526:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800052a:	3001      	adds	r0, #1
 800052c:	4630      	mov	r0, r6
 800052e:	bf17      	itett	ne
 8000530:	ebc3 0309 	rsbne	r3, r3, r9
 8000534:	f8c1 9408 	streq.w	r9, [r1, #1032]	; 0x408
 8000538:	18d2      	addne	r2, r2, r3
 800053a:	f8ca 2004 	strne.w	r2, [sl, #4]
 800053e:	f019 0307 	ands.w	r3, r9, #7
 8000542:	bf1f      	itttt	ne
 8000544:	f1c3 0208 	rsbne	r2, r3, #8
 8000548:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800054c:	4491      	addne	r9, r2
 800054e:	f103 0208 	addne.w	r2, r3, #8
 8000552:	eb09 030b 	add.w	r3, r9, fp
 8000556:	bf08      	it	eq
 8000558:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 800055c:	051b      	lsls	r3, r3, #20
 800055e:	0d1b      	lsrs	r3, r3, #20
 8000560:	ebc3 0b02 	rsb	fp, r3, r2
 8000564:	4659      	mov	r1, fp
 8000566:	f000 ffe3 	bl	8001530 <_sbrk_r>
 800056a:	1c43      	adds	r3, r0, #1
 800056c:	f000 811d 	beq.w	80007aa <_malloc_r+0x54a>
 8000570:	ebc9 0100 	rsb	r1, r9, r0
 8000574:	4459      	add	r1, fp
 8000576:	f041 0101 	orr.w	r1, r1, #1
 800057a:	f8da 2004 	ldr.w	r2, [sl, #4]
 800057e:	42af      	cmp	r7, r5
 8000580:	f240 5364 	movw	r3, #1380	; 0x564
 8000584:	f8c5 9008 	str.w	r9, [r5, #8]
 8000588:	445a      	add	r2, fp
 800058a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800058e:	f8c9 1004 	str.w	r1, [r9, #4]
 8000592:	f8ca 2004 	str.w	r2, [sl, #4]
 8000596:	d019      	beq.n	80005cc <_malloc_r+0x36c>
 8000598:	f1b8 0f0f 	cmp.w	r8, #15
 800059c:	f240 80dd 	bls.w	800075a <_malloc_r+0x4fa>
 80005a0:	f1a8 010c 	sub.w	r1, r8, #12
 80005a4:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80005a8:	f021 0107 	bic.w	r1, r1, #7
 80005ac:	f04f 0e05 	mov.w	lr, #5
 80005b0:	1878      	adds	r0, r7, r1
 80005b2:	290f      	cmp	r1, #15
 80005b4:	f00c 0c01 	and.w	ip, ip, #1
 80005b8:	ea41 0c0c 	orr.w	ip, r1, ip
 80005bc:	f8c7 c004 	str.w	ip, [r7, #4]
 80005c0:	f8c0 e004 	str.w	lr, [r0, #4]
 80005c4:	f8c0 e008 	str.w	lr, [r0, #8]
 80005c8:	f200 80e6 	bhi.w	8000798 <_malloc_r+0x538>
 80005cc:	f240 5364 	movw	r3, #1380	; 0x564
 80005d0:	f8da 102c 	ldr.w	r1, [sl, #44]	; 0x2c
 80005d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005d8:	68af      	ldr	r7, [r5, #8]
 80005da:	428a      	cmp	r2, r1
 80005dc:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
 80005e0:	bf88      	it	hi
 80005e2:	62da      	strhi	r2, [r3, #44]	; 0x2c
 80005e4:	f240 5364 	movw	r3, #1380	; 0x564
 80005e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ec:	428a      	cmp	r2, r1
 80005ee:	bf88      	it	hi
 80005f0:	631a      	strhi	r2, [r3, #48]	; 0x30
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	f023 0303 	bic.w	r3, r3, #3
 80005f8:	429c      	cmp	r4, r3
 80005fa:	ebc4 0203 	rsb	r2, r4, r3
 80005fe:	bf94      	ite	ls
 8000600:	2300      	movls	r3, #0
 8000602:	2301      	movhi	r3, #1
 8000604:	2a0f      	cmp	r2, #15
 8000606:	bfd8      	it	le
 8000608:	f043 0301 	orrle.w	r3, r3, #1
 800060c:	b193      	cbz	r3, 8000634 <_malloc_r+0x3d4>
 800060e:	4630      	mov	r0, r6
 8000610:	2700      	movs	r7, #0
 8000612:	f000 ffdf 	bl	80015d4 <__malloc_unlock>
 8000616:	e658      	b.n	80002ca <_malloc_r+0x6a>
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	68b9      	ldr	r1, [r7, #8]
 800061e:	4630      	mov	r0, r6
 8000620:	685c      	ldr	r4, [r3, #4]
 8000622:	3708      	adds	r7, #8
 8000624:	60ca      	str	r2, [r1, #12]
 8000626:	f044 0401 	orr.w	r4, r4, #1
 800062a:	6091      	str	r1, [r2, #8]
 800062c:	605c      	str	r4, [r3, #4]
 800062e:	f000 ffd1 	bl	80015d4 <__malloc_unlock>
 8000632:	e64a      	b.n	80002ca <_malloc_r+0x6a>
 8000634:	193b      	adds	r3, r7, r4
 8000636:	f042 0201 	orr.w	r2, r2, #1
 800063a:	f044 0401 	orr.w	r4, r4, #1
 800063e:	4630      	mov	r0, r6
 8000640:	607c      	str	r4, [r7, #4]
 8000642:	3708      	adds	r7, #8
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	60ab      	str	r3, [r5, #8]
 8000648:	f000 ffc4 	bl	80015d4 <__malloc_unlock>
 800064c:	e63d      	b.n	80002ca <_malloc_r+0x6a>
 800064e:	ea4f 235c 	mov.w	r3, ip, lsr #9
 8000652:	2b04      	cmp	r3, #4
 8000654:	d95c      	bls.n	8000710 <_malloc_r+0x4b0>
 8000656:	2b14      	cmp	r3, #20
 8000658:	d878      	bhi.n	800074c <_malloc_r+0x4ec>
 800065a:	335b      	adds	r3, #91	; 0x5b
 800065c:	00d8      	lsls	r0, r3, #3
 800065e:	1828      	adds	r0, r5, r0
 8000660:	f240 08f4 	movw	r8, #244	; 0xf4
 8000664:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8000668:	6881      	ldr	r1, [r0, #8]
 800066a:	4281      	cmp	r1, r0
 800066c:	d103      	bne.n	8000676 <_malloc_r+0x416>
 800066e:	e060      	b.n	8000732 <_malloc_r+0x4d2>
 8000670:	6889      	ldr	r1, [r1, #8]
 8000672:	4288      	cmp	r0, r1
 8000674:	d004      	beq.n	8000680 <_malloc_r+0x420>
 8000676:	684b      	ldr	r3, [r1, #4]
 8000678:	f023 0303 	bic.w	r3, r3, #3
 800067c:	459c      	cmp	ip, r3
 800067e:	d3f7      	bcc.n	8000670 <_malloc_r+0x410>
 8000680:	68c8      	ldr	r0, [r1, #12]
 8000682:	686b      	ldr	r3, [r5, #4]
 8000684:	60f8      	str	r0, [r7, #12]
 8000686:	60b9      	str	r1, [r7, #8]
 8000688:	60cf      	str	r7, [r1, #12]
 800068a:	6087      	str	r7, [r0, #8]
 800068c:	e682      	b.n	8000394 <_malloc_r+0x134>
 800068e:	1939      	adds	r1, r7, r4
 8000690:	f043 0501 	orr.w	r5, r3, #1
 8000694:	6141      	str	r1, [r0, #20]
 8000696:	f044 0401 	orr.w	r4, r4, #1
 800069a:	6101      	str	r1, [r0, #16]
 800069c:	4630      	mov	r0, r6
 800069e:	607c      	str	r4, [r7, #4]
 80006a0:	3708      	adds	r7, #8
 80006a2:	60ca      	str	r2, [r1, #12]
 80006a4:	608a      	str	r2, [r1, #8]
 80006a6:	604d      	str	r5, [r1, #4]
 80006a8:	50cb      	str	r3, [r1, r3]
 80006aa:	f000 ff93 	bl	80015d4 <__malloc_unlock>
 80006ae:	e60c      	b.n	80002ca <_malloc_r+0x6a>
 80006b0:	f108 0801 	add.w	r8, r8, #1
 80006b4:	f10c 0c08 	add.w	ip, ip, #8
 80006b8:	f018 0f03 	tst.w	r8, #3
 80006bc:	f47f ae7e 	bne.w	80003bc <_malloc_r+0x15c>
 80006c0:	464b      	mov	r3, r9
 80006c2:	f01e 0f03 	tst.w	lr, #3
 80006c6:	f1a3 0108 	sub.w	r1, r3, #8
 80006ca:	f10e 3eff 	add.w	lr, lr, #4294967295
 80006ce:	d079      	beq.n	80007c4 <_malloc_r+0x564>
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	428b      	cmp	r3, r1
 80006d4:	d0f5      	beq.n	80006c2 <_malloc_r+0x462>
 80006d6:	686b      	ldr	r3, [r5, #4]
 80006d8:	007f      	lsls	r7, r7, #1
 80006da:	429f      	cmp	r7, r3
 80006dc:	f63f aee0 	bhi.w	80004a0 <_malloc_r+0x240>
 80006e0:	2f00      	cmp	r7, #0
 80006e2:	f43f aedd 	beq.w	80004a0 <_malloc_r+0x240>
 80006e6:	421f      	tst	r7, r3
 80006e8:	d071      	beq.n	80007ce <_malloc_r+0x56e>
 80006ea:	46c6      	mov	lr, r8
 80006ec:	e662      	b.n	80003b4 <_malloc_r+0x154>
 80006ee:	f103 0208 	add.w	r2, r3, #8
 80006f2:	695b      	ldr	r3, [r3, #20]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	bf08      	it	eq
 80006f8:	f10e 0e02 	addeq.w	lr, lr, #2
 80006fc:	f43f ae18 	beq.w	8000330 <_malloc_r+0xd0>
 8000700:	e5d2      	b.n	80002a8 <_malloc_r+0x48>
 8000702:	4607      	mov	r7, r0
 8000704:	1843      	adds	r3, r0, r1
 8000706:	68c2      	ldr	r2, [r0, #12]
 8000708:	4630      	mov	r0, r6
 800070a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800070e:	e5d4      	b.n	80002ba <_malloc_r+0x5a>
 8000710:	ea4f 139c 	mov.w	r3, ip, lsr #6
 8000714:	3338      	adds	r3, #56	; 0x38
 8000716:	00d8      	lsls	r0, r3, #3
 8000718:	e7a1      	b.n	800065e <_malloc_r+0x3fe>
 800071a:	42af      	cmp	r7, r5
 800071c:	f240 02f4 	movw	r2, #244	; 0xf4
 8000720:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000724:	f43f aef3 	beq.w	800050e <_malloc_r+0x2ae>
 8000728:	6897      	ldr	r7, [r2, #8]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f023 0303 	bic.w	r3, r3, #3
 8000730:	e762      	b.n	80005f8 <_malloc_r+0x398>
 8000732:	f04f 0901 	mov.w	r9, #1
 8000736:	f8d8 c004 	ldr.w	ip, [r8, #4]
 800073a:	109b      	asrs	r3, r3, #2
 800073c:	4608      	mov	r0, r1
 800073e:	fa09 f303 	lsl.w	r3, r9, r3
 8000742:	ea43 030c 	orr.w	r3, r3, ip
 8000746:	f8c8 3004 	str.w	r3, [r8, #4]
 800074a:	e79b      	b.n	8000684 <_malloc_r+0x424>
 800074c:	2b54      	cmp	r3, #84	; 0x54
 800074e:	d80f      	bhi.n	8000770 <_malloc_r+0x510>
 8000750:	ea4f 331c 	mov.w	r3, ip, lsr #12
 8000754:	336e      	adds	r3, #110	; 0x6e
 8000756:	00d8      	lsls	r0, r3, #3
 8000758:	e781      	b.n	800065e <_malloc_r+0x3fe>
 800075a:	2301      	movs	r3, #1
 800075c:	464f      	mov	r7, r9
 800075e:	f8c9 3004 	str.w	r3, [r9, #4]
 8000762:	2300      	movs	r3, #0
 8000764:	e748      	b.n	80005f8 <_malloc_r+0x398>
 8000766:	68af      	ldr	r7, [r5, #8]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	f023 0303 	bic.w	r3, r3, #3
 800076e:	e743      	b.n	80005f8 <_malloc_r+0x398>
 8000770:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8000774:	d81d      	bhi.n	80007b2 <_malloc_r+0x552>
 8000776:	ea4f 33dc 	mov.w	r3, ip, lsr #15
 800077a:	3377      	adds	r3, #119	; 0x77
 800077c:	00d8      	lsls	r0, r3, #3
 800077e:	e76e      	b.n	800065e <_malloc_r+0x3fe>
 8000780:	0519      	lsls	r1, r3, #20
 8000782:	0d09      	lsrs	r1, r1, #20
 8000784:	2900      	cmp	r1, #0
 8000786:	f47f aeca 	bne.w	800051e <_malloc_r+0x2be>
 800078a:	68ab      	ldr	r3, [r5, #8]
 800078c:	eb0b 0108 	add.w	r1, fp, r8
 8000790:	f041 0101 	orr.w	r1, r1, #1
 8000794:	6059      	str	r1, [r3, #4]
 8000796:	e719      	b.n	80005cc <_malloc_r+0x36c>
 8000798:	4630      	mov	r0, r6
 800079a:	f107 0108 	add.w	r1, r7, #8
 800079e:	9301      	str	r3, [sp, #4]
 80007a0:	f000 f90e 	bl	80009c0 <_free_r>
 80007a4:	9b01      	ldr	r3, [sp, #4]
 80007a6:	685a      	ldr	r2, [r3, #4]
 80007a8:	e710      	b.n	80005cc <_malloc_r+0x36c>
 80007aa:	2101      	movs	r1, #1
 80007ac:	f04f 0b00 	mov.w	fp, #0
 80007b0:	e6e3      	b.n	800057a <_malloc_r+0x31a>
 80007b2:	f240 5154 	movw	r1, #1364	; 0x554
 80007b6:	428b      	cmp	r3, r1
 80007b8:	d80d      	bhi.n	80007d6 <_malloc_r+0x576>
 80007ba:	ea4f 439c 	mov.w	r3, ip, lsr #18
 80007be:	337c      	adds	r3, #124	; 0x7c
 80007c0:	00d8      	lsls	r0, r3, #3
 80007c2:	e74c      	b.n	800065e <_malloc_r+0x3fe>
 80007c4:	686b      	ldr	r3, [r5, #4]
 80007c6:	ea23 0307 	bic.w	r3, r3, r7
 80007ca:	606b      	str	r3, [r5, #4]
 80007cc:	e784      	b.n	80006d8 <_malloc_r+0x478>
 80007ce:	007f      	lsls	r7, r7, #1
 80007d0:	f108 0804 	add.w	r8, r8, #4
 80007d4:	e787      	b.n	80006e6 <_malloc_r+0x486>
 80007d6:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 80007da:	237e      	movs	r3, #126	; 0x7e
 80007dc:	e73f      	b.n	800065e <_malloc_r+0x3fe>
 80007de:	bf00      	nop

080007e0 <memset>:
 80007e0:	2a03      	cmp	r2, #3
 80007e2:	b2c9      	uxtb	r1, r1
 80007e4:	b470      	push	{r4, r5, r6}
 80007e6:	d807      	bhi.n	80007f8 <memset+0x18>
 80007e8:	b122      	cbz	r2, 80007f4 <memset+0x14>
 80007ea:	2300      	movs	r3, #0
 80007ec:	54c1      	strb	r1, [r0, r3]
 80007ee:	3301      	adds	r3, #1
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d1fb      	bne.n	80007ec <memset+0xc>
 80007f4:	bc70      	pop	{r4, r5, r6}
 80007f6:	4770      	bx	lr
 80007f8:	0785      	lsls	r5, r0, #30
 80007fa:	4402      	add	r2, r0
 80007fc:	4603      	mov	r3, r0
 80007fe:	d003      	beq.n	8000808 <memset+0x28>
 8000800:	f803 1b01 	strb.w	r1, [r3], #1
 8000804:	079c      	lsls	r4, r3, #30
 8000806:	d1fb      	bne.n	8000800 <memset+0x20>
 8000808:	020c      	lsls	r4, r1, #8
 800080a:	1ad5      	subs	r5, r2, r3
 800080c:	1864      	adds	r4, r4, r1
 800080e:	0426      	lsls	r6, r4, #16
 8000810:	2d3f      	cmp	r5, #63	; 0x3f
 8000812:	4434      	add	r4, r6
 8000814:	dd1a      	ble.n	800084c <memset+0x6c>
 8000816:	601c      	str	r4, [r3, #0]
 8000818:	605c      	str	r4, [r3, #4]
 800081a:	609c      	str	r4, [r3, #8]
 800081c:	60dc      	str	r4, [r3, #12]
 800081e:	611c      	str	r4, [r3, #16]
 8000820:	615c      	str	r4, [r3, #20]
 8000822:	619c      	str	r4, [r3, #24]
 8000824:	61dc      	str	r4, [r3, #28]
 8000826:	621c      	str	r4, [r3, #32]
 8000828:	625c      	str	r4, [r3, #36]	; 0x24
 800082a:	629c      	str	r4, [r3, #40]	; 0x28
 800082c:	62dc      	str	r4, [r3, #44]	; 0x2c
 800082e:	631c      	str	r4, [r3, #48]	; 0x30
 8000830:	635c      	str	r4, [r3, #52]	; 0x34
 8000832:	639c      	str	r4, [r3, #56]	; 0x38
 8000834:	63dc      	str	r4, [r3, #60]	; 0x3c
 8000836:	3340      	adds	r3, #64	; 0x40
 8000838:	1ad5      	subs	r5, r2, r3
 800083a:	2d3f      	cmp	r5, #63	; 0x3f
 800083c:	dceb      	bgt.n	8000816 <memset+0x36>
 800083e:	e005      	b.n	800084c <memset+0x6c>
 8000840:	601c      	str	r4, [r3, #0]
 8000842:	605c      	str	r4, [r3, #4]
 8000844:	609c      	str	r4, [r3, #8]
 8000846:	60dc      	str	r4, [r3, #12]
 8000848:	3310      	adds	r3, #16
 800084a:	1ad5      	subs	r5, r2, r3
 800084c:	2d0f      	cmp	r5, #15
 800084e:	dcf7      	bgt.n	8000840 <memset+0x60>
 8000850:	e002      	b.n	8000858 <memset+0x78>
 8000852:	f843 4b04 	str.w	r4, [r3], #4
 8000856:	1ad5      	subs	r5, r2, r3
 8000858:	2d03      	cmp	r5, #3
 800085a:	dcfa      	bgt.n	8000852 <memset+0x72>
 800085c:	4293      	cmp	r3, r2
 800085e:	d2c9      	bcs.n	80007f4 <memset+0x14>
 8000860:	f803 1b01 	strb.w	r1, [r3], #1
 8000864:	4293      	cmp	r3, r2
 8000866:	d1fb      	bne.n	8000860 <memset+0x80>
 8000868:	e7c4      	b.n	80007f4 <memset+0x14>
 800086a:	bf00      	nop

0800086c <strncpy>:
 800086c:	ea41 0300 	orr.w	r3, r1, r0
 8000870:	f013 0f03 	tst.w	r3, #3
 8000874:	4603      	mov	r3, r0
 8000876:	b470      	push	{r4, r5, r6}
 8000878:	bf14      	ite	ne
 800087a:	2400      	movne	r4, #0
 800087c:	2401      	moveq	r4, #1
 800087e:	2a03      	cmp	r2, #3
 8000880:	bf94      	ite	ls
 8000882:	2400      	movls	r4, #0
 8000884:	f004 0401 	andhi.w	r4, r4, #1
 8000888:	460d      	mov	r5, r1
 800088a:	b9c4      	cbnz	r4, 80008be <strncpy+0x52>
 800088c:	b1aa      	cbz	r2, 80008ba <strncpy+0x4e>
 800088e:	780c      	ldrb	r4, [r1, #0]
 8000890:	3a01      	subs	r2, #1
 8000892:	f803 4b01 	strb.w	r4, [r3], #1
 8000896:	b14c      	cbz	r4, 80008ac <strncpy+0x40>
 8000898:	461c      	mov	r4, r3
 800089a:	b172      	cbz	r2, 80008ba <strncpy+0x4e>
 800089c:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 80008a0:	3a01      	subs	r2, #1
 80008a2:	f804 6b01 	strb.w	r6, [r4], #1
 80008a6:	4623      	mov	r3, r4
 80008a8:	2e00      	cmp	r6, #0
 80008aa:	d1f6      	bne.n	800089a <strncpy+0x2e>
 80008ac:	b12a      	cbz	r2, 80008ba <strncpy+0x4e>
 80008ae:	189a      	adds	r2, r3, r2
 80008b0:	2100      	movs	r1, #0
 80008b2:	f803 1b01 	strb.w	r1, [r3], #1
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d1fb      	bne.n	80008b2 <strncpy+0x46>
 80008ba:	bc70      	pop	{r4, r5, r6}
 80008bc:	4770      	bx	lr
 80008be:	4629      	mov	r1, r5
 80008c0:	f855 4b04 	ldr.w	r4, [r5], #4
 80008c4:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
 80008c8:	ea26 0604 	bic.w	r6, r6, r4
 80008cc:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
 80008d0:	d1dc      	bne.n	800088c <strncpy+0x20>
 80008d2:	3a04      	subs	r2, #4
 80008d4:	f843 4b04 	str.w	r4, [r3], #4
 80008d8:	2a03      	cmp	r2, #3
 80008da:	d8f0      	bhi.n	80008be <strncpy+0x52>
 80008dc:	4629      	mov	r1, r5
 80008de:	e7d5      	b.n	800088c <strncpy+0x20>

080008e0 <atexit>:
 80008e0:	4601      	mov	r1, r0
 80008e2:	2000      	movs	r0, #0
 80008e4:	4602      	mov	r2, r0
 80008e6:	4603      	mov	r3, r0
 80008e8:	f000 b932 	b.w	8000b50 <__register_exitproc>

080008ec <__libc_fini_array>:
 80008ec:	b538      	push	{r3, r4, r5, lr}
 80008ee:	f642 54d4 	movw	r4, #11732	; 0x2dd4
 80008f2:	f642 55d0 	movw	r5, #11728	; 0x2dd0
 80008f6:	f6c0 0400 	movt	r4, #2048	; 0x800
 80008fa:	f6c0 0500 	movt	r5, #2048	; 0x800
 80008fe:	1b64      	subs	r4, r4, r5
 8000900:	10a4      	asrs	r4, r4, #2
 8000902:	d006      	beq.n	8000912 <__libc_fini_array+0x26>
 8000904:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 8000908:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800090c:	4798      	blx	r3
 800090e:	3c01      	subs	r4, #1
 8000910:	d1fa      	bne.n	8000908 <__libc_fini_array+0x1c>
 8000912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000916:	f002 ba51 	b.w	8002dbc <_fini>
 800091a:	bf00      	nop

0800091c <_malloc_trim_r>:
 800091c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800091e:	f240 04f4 	movw	r4, #244	; 0xf4
 8000922:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000926:	460f      	mov	r7, r1
 8000928:	4605      	mov	r5, r0
 800092a:	f000 fe49 	bl	80015c0 <__malloc_lock>
 800092e:	68a3      	ldr	r3, [r4, #8]
 8000930:	4628      	mov	r0, r5
 8000932:	685e      	ldr	r6, [r3, #4]
 8000934:	f026 0603 	bic.w	r6, r6, #3
 8000938:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
 800093c:	330f      	adds	r3, #15
 800093e:	1bdf      	subs	r7, r3, r7
 8000940:	0b3f      	lsrs	r7, r7, #12
 8000942:	3f01      	subs	r7, #1
 8000944:	033f      	lsls	r7, r7, #12
 8000946:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800094a:	db07      	blt.n	800095c <_malloc_trim_r+0x40>
 800094c:	2100      	movs	r1, #0
 800094e:	f000 fdef 	bl	8001530 <_sbrk_r>
 8000952:	68a3      	ldr	r3, [r4, #8]
 8000954:	199b      	adds	r3, r3, r6
 8000956:	4298      	cmp	r0, r3
 8000958:	4628      	mov	r0, r5
 800095a:	d003      	beq.n	8000964 <_malloc_trim_r+0x48>
 800095c:	f000 fe3a 	bl	80015d4 <__malloc_unlock>
 8000960:	2000      	movs	r0, #0
 8000962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000964:	4279      	negs	r1, r7
 8000966:	f000 fde3 	bl	8001530 <_sbrk_r>
 800096a:	3001      	adds	r0, #1
 800096c:	d010      	beq.n	8000990 <_malloc_trim_r+0x74>
 800096e:	f240 5368 	movw	r3, #1384	; 0x568
 8000972:	68a1      	ldr	r1, [r4, #8]
 8000974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000978:	1bf6      	subs	r6, r6, r7
 800097a:	4628      	mov	r0, r5
 800097c:	f046 0601 	orr.w	r6, r6, #1
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	604e      	str	r6, [r1, #4]
 8000984:	1bd7      	subs	r7, r2, r7
 8000986:	601f      	str	r7, [r3, #0]
 8000988:	f000 fe24 	bl	80015d4 <__malloc_unlock>
 800098c:	2001      	movs	r0, #1
 800098e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000990:	2100      	movs	r1, #0
 8000992:	4628      	mov	r0, r5
 8000994:	f000 fdcc 	bl	8001530 <_sbrk_r>
 8000998:	68a3      	ldr	r3, [r4, #8]
 800099a:	1ac2      	subs	r2, r0, r3
 800099c:	2a0f      	cmp	r2, #15
 800099e:	dd0d      	ble.n	80009bc <_malloc_trim_r+0xa0>
 80009a0:	f240 44fc 	movw	r4, #1276	; 0x4fc
 80009a4:	f240 5168 	movw	r1, #1384	; 0x568
 80009a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80009ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80009b0:	f042 0201 	orr.w	r2, r2, #1
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	6823      	ldr	r3, [r4, #0]
 80009b8:	1ac0      	subs	r0, r0, r3
 80009ba:	6008      	str	r0, [r1, #0]
 80009bc:	4628      	mov	r0, r5
 80009be:	e7cd      	b.n	800095c <_malloc_trim_r+0x40>

080009c0 <_free_r>:
 80009c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009c2:	460d      	mov	r5, r1
 80009c4:	4604      	mov	r4, r0
 80009c6:	2900      	cmp	r1, #0
 80009c8:	d075      	beq.n	8000ab6 <_free_r+0xf6>
 80009ca:	f000 fdf9 	bl	80015c0 <__malloc_lock>
 80009ce:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80009d2:	f240 00f4 	movw	r0, #244	; 0xf4
 80009d6:	f1a5 0108 	sub.w	r1, r5, #8
 80009da:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80009de:	f026 0301 	bic.w	r3, r6, #1
 80009e2:	18ca      	adds	r2, r1, r3
 80009e4:	f8d0 c008 	ldr.w	ip, [r0, #8]
 80009e8:	6857      	ldr	r7, [r2, #4]
 80009ea:	4594      	cmp	ip, r2
 80009ec:	f027 0703 	bic.w	r7, r7, #3
 80009f0:	d07e      	beq.n	8000af0 <_free_r+0x130>
 80009f2:	f016 0601 	ands.w	r6, r6, #1
 80009f6:	6057      	str	r7, [r2, #4]
 80009f8:	d04d      	beq.n	8000a96 <_free_r+0xd6>
 80009fa:	2600      	movs	r6, #0
 80009fc:	19d5      	adds	r5, r2, r7
 80009fe:	686d      	ldr	r5, [r5, #4]
 8000a00:	f015 0f01 	tst.w	r5, #1
 8000a04:	d106      	bne.n	8000a14 <_free_r+0x54>
 8000a06:	19db      	adds	r3, r3, r7
 8000a08:	6895      	ldr	r5, [r2, #8]
 8000a0a:	2e00      	cmp	r6, #0
 8000a0c:	d064      	beq.n	8000ad8 <_free_r+0x118>
 8000a0e:	68d2      	ldr	r2, [r2, #12]
 8000a10:	60ea      	str	r2, [r5, #12]
 8000a12:	6095      	str	r5, [r2, #8]
 8000a14:	f043 0201 	orr.w	r2, r3, #1
 8000a18:	50cb      	str	r3, [r1, r3]
 8000a1a:	604a      	str	r2, [r1, #4]
 8000a1c:	2e00      	cmp	r6, #0
 8000a1e:	d135      	bne.n	8000a8c <_free_r+0xcc>
 8000a20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000a24:	d348      	bcc.n	8000ab8 <_free_r+0xf8>
 8000a26:	099e      	lsrs	r6, r3, #6
 8000a28:	0a5a      	lsrs	r2, r3, #9
 8000a2a:	3638      	adds	r6, #56	; 0x38
 8000a2c:	00f5      	lsls	r5, r6, #3
 8000a2e:	2a04      	cmp	r2, #4
 8000a30:	d916      	bls.n	8000a60 <_free_r+0xa0>
 8000a32:	f102 065b 	add.w	r6, r2, #91	; 0x5b
 8000a36:	00f5      	lsls	r5, r6, #3
 8000a38:	2a14      	cmp	r2, #20
 8000a3a:	d911      	bls.n	8000a60 <_free_r+0xa0>
 8000a3c:	0b1e      	lsrs	r6, r3, #12
 8000a3e:	366e      	adds	r6, #110	; 0x6e
 8000a40:	00f5      	lsls	r5, r6, #3
 8000a42:	2a54      	cmp	r2, #84	; 0x54
 8000a44:	d90c      	bls.n	8000a60 <_free_r+0xa0>
 8000a46:	0bde      	lsrs	r6, r3, #15
 8000a48:	3677      	adds	r6, #119	; 0x77
 8000a4a:	00f5      	lsls	r5, r6, #3
 8000a4c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8000a50:	d906      	bls.n	8000a60 <_free_r+0xa0>
 8000a52:	f240 5554 	movw	r5, #1364	; 0x554
 8000a56:	42aa      	cmp	r2, r5
 8000a58:	d874      	bhi.n	8000b44 <_free_r+0x184>
 8000a5a:	0c9e      	lsrs	r6, r3, #18
 8000a5c:	367c      	adds	r6, #124	; 0x7c
 8000a5e:	00f5      	lsls	r5, r6, #3
 8000a60:	1940      	adds	r0, r0, r5
 8000a62:	f240 05f4 	movw	r5, #244	; 0xf4
 8000a66:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8000a6a:	6882      	ldr	r2, [r0, #8]
 8000a6c:	4282      	cmp	r2, r0
 8000a6e:	d103      	bne.n	8000a78 <_free_r+0xb8>
 8000a70:	e05f      	b.n	8000b32 <_free_r+0x172>
 8000a72:	6892      	ldr	r2, [r2, #8]
 8000a74:	4290      	cmp	r0, r2
 8000a76:	d004      	beq.n	8000a82 <_free_r+0xc2>
 8000a78:	6855      	ldr	r5, [r2, #4]
 8000a7a:	f025 0503 	bic.w	r5, r5, #3
 8000a7e:	42ab      	cmp	r3, r5
 8000a80:	d3f7      	bcc.n	8000a72 <_free_r+0xb2>
 8000a82:	68d3      	ldr	r3, [r2, #12]
 8000a84:	60cb      	str	r3, [r1, #12]
 8000a86:	608a      	str	r2, [r1, #8]
 8000a88:	60d1      	str	r1, [r2, #12]
 8000a8a:	6099      	str	r1, [r3, #8]
 8000a8c:	4620      	mov	r0, r4
 8000a8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8000a92:	f000 bd9f 	b.w	80015d4 <__malloc_unlock>
 8000a96:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8000a9a:	f100 0c08 	add.w	ip, r0, #8
 8000a9e:	1b49      	subs	r1, r1, r5
 8000aa0:	195b      	adds	r3, r3, r5
 8000aa2:	688d      	ldr	r5, [r1, #8]
 8000aa4:	4565      	cmp	r5, ip
 8000aa6:	d042      	beq.n	8000b2e <_free_r+0x16e>
 8000aa8:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8000aac:	f8c5 c00c 	str.w	ip, [r5, #12]
 8000ab0:	f8cc 5008 	str.w	r5, [ip, #8]
 8000ab4:	e7a2      	b.n	80009fc <_free_r+0x3c>
 8000ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ab8:	08db      	lsrs	r3, r3, #3
 8000aba:	2501      	movs	r5, #1
 8000abc:	6846      	ldr	r6, [r0, #4]
 8000abe:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8000ac2:	109b      	asrs	r3, r3, #2
 8000ac4:	fa05 f303 	lsl.w	r3, r5, r3
 8000ac8:	60ca      	str	r2, [r1, #12]
 8000aca:	6895      	ldr	r5, [r2, #8]
 8000acc:	4333      	orrs	r3, r6
 8000ace:	6043      	str	r3, [r0, #4]
 8000ad0:	608d      	str	r5, [r1, #8]
 8000ad2:	60e9      	str	r1, [r5, #12]
 8000ad4:	6091      	str	r1, [r2, #8]
 8000ad6:	e7d9      	b.n	8000a8c <_free_r+0xcc>
 8000ad8:	4f1c      	ldr	r7, [pc, #112]	; (8000b4c <_free_r+0x18c>)
 8000ada:	42bd      	cmp	r5, r7
 8000adc:	d197      	bne.n	8000a0e <_free_r+0x4e>
 8000ade:	6141      	str	r1, [r0, #20]
 8000ae0:	f043 0201 	orr.w	r2, r3, #1
 8000ae4:	6101      	str	r1, [r0, #16]
 8000ae6:	60cd      	str	r5, [r1, #12]
 8000ae8:	608d      	str	r5, [r1, #8]
 8000aea:	604a      	str	r2, [r1, #4]
 8000aec:	50cb      	str	r3, [r1, r3]
 8000aee:	e7cd      	b.n	8000a8c <_free_r+0xcc>
 8000af0:	07f2      	lsls	r2, r6, #31
 8000af2:	443b      	add	r3, r7
 8000af4:	d407      	bmi.n	8000b06 <_free_r+0x146>
 8000af6:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8000afa:	1a89      	subs	r1, r1, r2
 8000afc:	189b      	adds	r3, r3, r2
 8000afe:	688d      	ldr	r5, [r1, #8]
 8000b00:	68ca      	ldr	r2, [r1, #12]
 8000b02:	60ea      	str	r2, [r5, #12]
 8000b04:	6095      	str	r5, [r2, #8]
 8000b06:	f240 5200 	movw	r2, #1280	; 0x500
 8000b0a:	f043 0501 	orr.w	r5, r3, #1
 8000b0e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000b12:	604d      	str	r5, [r1, #4]
 8000b14:	6081      	str	r1, [r0, #8]
 8000b16:	6812      	ldr	r2, [r2, #0]
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d3b7      	bcc.n	8000a8c <_free_r+0xcc>
 8000b1c:	f240 5364 	movw	r3, #1380	; 0x564
 8000b20:	4620      	mov	r0, r4
 8000b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b26:	6819      	ldr	r1, [r3, #0]
 8000b28:	f7ff fef8 	bl	800091c <_malloc_trim_r>
 8000b2c:	e7ae      	b.n	8000a8c <_free_r+0xcc>
 8000b2e:	2601      	movs	r6, #1
 8000b30:	e764      	b.n	80009fc <_free_r+0x3c>
 8000b32:	2701      	movs	r7, #1
 8000b34:	6868      	ldr	r0, [r5, #4]
 8000b36:	10b6      	asrs	r6, r6, #2
 8000b38:	4613      	mov	r3, r2
 8000b3a:	fa07 f606 	lsl.w	r6, r7, r6
 8000b3e:	4330      	orrs	r0, r6
 8000b40:	6068      	str	r0, [r5, #4]
 8000b42:	e79f      	b.n	8000a84 <_free_r+0xc4>
 8000b44:	f44f 757c 	mov.w	r5, #1008	; 0x3f0
 8000b48:	267e      	movs	r6, #126	; 0x7e
 8000b4a:	e789      	b.n	8000a60 <_free_r+0xa0>
 8000b4c:	200000fc 	.word	0x200000fc

08000b50 <__register_exitproc>:
 8000b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b54:	f642 5448 	movw	r4, #11592	; 0x2d48
 8000b58:	f6c0 0400 	movt	r4, #2048	; 0x800
 8000b5c:	b084      	sub	sp, #16
 8000b5e:	4605      	mov	r5, r0
 8000b60:	6826      	ldr	r6, [r4, #0]
 8000b62:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8000b64:	2c00      	cmp	r4, #0
 8000b66:	d042      	beq.n	8000bee <__register_exitproc+0x9e>
 8000b68:	6860      	ldr	r0, [r4, #4]
 8000b6a:	281f      	cmp	r0, #31
 8000b6c:	dd1a      	ble.n	8000ba4 <__register_exitproc+0x54>
 8000b6e:	f240 2041 	movw	r0, #577	; 0x241
 8000b72:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b76:	b920      	cbnz	r0, 8000b82 <__register_exitproc+0x32>
 8000b78:	f04f 30ff 	mov.w	r0, #4294967295
 8000b7c:	b004      	add	sp, #16
 8000b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b82:	208c      	movs	r0, #140	; 0x8c
 8000b84:	9103      	str	r1, [sp, #12]
 8000b86:	9202      	str	r2, [sp, #8]
 8000b88:	9301      	str	r3, [sp, #4]
 8000b8a:	f7ff fb59 	bl	8000240 <malloc>
 8000b8e:	9903      	ldr	r1, [sp, #12]
 8000b90:	9a02      	ldr	r2, [sp, #8]
 8000b92:	9b01      	ldr	r3, [sp, #4]
 8000b94:	4604      	mov	r4, r0
 8000b96:	2800      	cmp	r0, #0
 8000b98:	d0ee      	beq.n	8000b78 <__register_exitproc+0x28>
 8000b9a:	6cb0      	ldr	r0, [r6, #72]	; 0x48
 8000b9c:	2700      	movs	r7, #0
 8000b9e:	e884 0081 	stmia.w	r4, {r0, r7}
 8000ba2:	64b4      	str	r4, [r6, #72]	; 0x48
 8000ba4:	b1dd      	cbz	r5, 8000bde <__register_exitproc+0x8e>
 8000ba6:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8000baa:	b320      	cbz	r0, 8000bf6 <__register_exitproc+0xa6>
 8000bac:	f8d0 8100 	ldr.w	r8, [r0, #256]	; 0x100
 8000bb0:	6866      	ldr	r6, [r4, #4]
 8000bb2:	2701      	movs	r7, #1
 8000bb4:	2d02      	cmp	r5, #2
 8000bb6:	f106 0c20 	add.w	ip, r6, #32
 8000bba:	fa07 f706 	lsl.w	r7, r7, r6
 8000bbe:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8000bc2:	ea48 0207 	orr.w	r2, r8, r7
 8000bc6:	f840 302c 	str.w	r3, [r0, ip, lsl #2]
 8000bca:	bf08      	it	eq
 8000bcc:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 8000bd0:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8000bd4:	bf04      	itt	eq
 8000bd6:	431f      	orreq	r7, r3
 8000bd8:	f8c0 7104 	streq.w	r7, [r0, #260]	; 0x104
 8000bdc:	e000      	b.n	8000be0 <__register_exitproc+0x90>
 8000bde:	6866      	ldr	r6, [r4, #4]
 8000be0:	1cb3      	adds	r3, r6, #2
 8000be2:	2000      	movs	r0, #0
 8000be4:	3601      	adds	r6, #1
 8000be6:	6066      	str	r6, [r4, #4]
 8000be8:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8000bec:	e7c6      	b.n	8000b7c <__register_exitproc+0x2c>
 8000bee:	f106 044c 	add.w	r4, r6, #76	; 0x4c
 8000bf2:	64b4      	str	r4, [r6, #72]	; 0x48
 8000bf4:	e7b8      	b.n	8000b68 <__register_exitproc+0x18>
 8000bf6:	f240 2041 	movw	r0, #577	; 0x241
 8000bfa:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	d0ba      	beq.n	8000b78 <__register_exitproc+0x28>
 8000c02:	f44f 7084 	mov.w	r0, #264	; 0x108
 8000c06:	9103      	str	r1, [sp, #12]
 8000c08:	9202      	str	r2, [sp, #8]
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	f7ff fb18 	bl	8000240 <malloc>
 8000c10:	9903      	ldr	r1, [sp, #12]
 8000c12:	9a02      	ldr	r2, [sp, #8]
 8000c14:	9b01      	ldr	r3, [sp, #4]
 8000c16:	2800      	cmp	r0, #0
 8000c18:	d0ae      	beq.n	8000b78 <__register_exitproc+0x28>
 8000c1a:	2600      	movs	r6, #0
 8000c1c:	f8c0 6100 	str.w	r6, [r0, #256]	; 0x100
 8000c20:	f8c0 6104 	str.w	r6, [r0, #260]	; 0x104
 8000c24:	46b0      	mov	r8, r6
 8000c26:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8000c2a:	e7c1      	b.n	8000bb0 <__register_exitproc+0x60>

08000c2c <rb_getc>:
 * \param   rb    pointer to ringbuffer struct
 * \param   data  pointer to data byte
 * \return  number of bytes read (0 if buffer was empty)
 */
static inline int rb_getc(struct ringbuf *rb, char *data)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
    if (!rb->len)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d102      	bne.n	8000c44 <rb_getc+0x18>
        return 0;
 8000c3e:	f04f 0300 	mov.w	r3, #0
 8000c42:	e025      	b.n	8000c90 <rb_getc+0x64>

    vPortEnterCritical();
 8000c44:	f001 fa56 	bl	80020f4 <vPortEnterCritical>

    *data = rb->buf[rb->pos++];
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6819      	ldr	r1, [r3, #0]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	461a      	mov	r2, r3
 8000c52:	188a      	adds	r2, r1, r2
 8000c54:	7811      	ldrb	r1, [r2, #0]
 8000c56:	683a      	ldr	r2, [r7, #0]
 8000c58:	7011      	strb	r1, [r2, #0]
 8000c5a:	f103 0201 	add.w	r2, r3, #1
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	609a      	str	r2, [r3, #8]
	if (rb->pos >= rb->bufsize)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	db06      	blt.n	8000c7c <rb_getc+0x50>
		rb->pos -= rb->bufsize;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	689a      	ldr	r2, [r3, #8]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	1ad2      	subs	r2, r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
	rb->len--;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	60da      	str	r2, [r3, #12]

    vPortExitCritical();
 8000c88:	f001 fa4a 	bl	8002120 <vPortExitCritical>
    return 1;
 8000c8c:	f04f 0301 	mov.w	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	f107 0708 	add.w	r7, r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop

08000c9c <rb_putc>:
 * \param   rb    pointer to ringbuffer struct
 * \param   data  pointer to data byte
 * \return  number of bytes written (0 if buffer was full)
 */
static inline int rb_putc(struct ringbuf *rb, const char data)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	70fb      	strb	r3, [r7, #3]
    if (rb->len >= rb->bufsize)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	68da      	ldr	r2, [r3, #12]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	db02      	blt.n	8000cba <rb_putc+0x1e>
        return 0;
 8000cb4:	f04f 0300 	mov.w	r3, #0
 8000cb8:	e021      	b.n	8000cfe <rb_putc+0x62>

    vPortEnterCritical();
 8000cba:	f001 fa1b 	bl	80020f4 <vPortEnterCritical>

	int i = rb->pos + rb->len;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	689a      	ldr	r2, [r3, #8]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	18d3      	adds	r3, r2, r3
 8000cc8:	60fb      	str	r3, [r7, #12]
	if (i >= rb->bufsize)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685a      	ldr	r2, [r3, #4]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	dc04      	bgt.n	8000cde <rb_putc+0x42>
		i -= rb->bufsize;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	68fa      	ldr	r2, [r7, #12]
 8000cda:	1ad3      	subs	r3, r2, r3
 8000cdc:	60fb      	str	r3, [r7, #12]

	rb->buf[i] = data;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	18d3      	adds	r3, r2, r3
 8000ce6:	78fa      	ldrb	r2, [r7, #3]
 8000ce8:	701a      	strb	r2, [r3, #0]
	rb->len++;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	68db      	ldr	r3, [r3, #12]
 8000cee:	f103 0201 	add.w	r2, r3, #1
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	60da      	str	r2, [r3, #12]

    vPortExitCritical();
 8000cf6:	f001 fa13 	bl	8002120 <vPortExitCritical>
    return 1;
 8000cfa:	f04f 0301 	mov.w	r3, #1
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f107 0710 	add.w	r7, r7, #16
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <USART1_IRQHandler>:
    uint32_t    tx_bytes;
} uart_stats;


void USART1_IRQHandler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
    if (USART1->SR & USART_SR_RXNE) {
 8000d0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d12:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000d16:	881b      	ldrh	r3, [r3, #0]
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	f003 0320 	and.w	r3, r3, #32
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d029      	beq.n	8000d76 <USART1_IRQHandler+0x6e>
        if (!rb_putc(&rx_buf, USART1->DR))
 8000d22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d26:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000d2a:	889b      	ldrh	r3, [r3, #4]
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	f240 5004 	movw	r0, #1284	; 0x504
 8000d34:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000d38:	4619      	mov	r1, r3
 8000d3a:	f7ff ffaf 	bl	8000c9c <rb_putc>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d10c      	bne.n	8000d5e <USART1_IRQHandler+0x56>
            uart_stats.rx_overrun++;
 8000d44:	f240 6398 	movw	r3, #1688	; 0x698
 8000d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f103 0201 	add.w	r2, r3, #1
 8000d52:	f240 6398 	movw	r3, #1688	; 0x698
 8000d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	e00b      	b.n	8000d76 <USART1_IRQHandler+0x6e>
        else
            uart_stats.rx_bytes++;
 8000d5e:	f240 6398 	movw	r3, #1688	; 0x698
 8000d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f103 0201 	add.w	r2, r3, #1
 8000d6c:	f240 6398 	movw	r3, #1688	; 0x698
 8000d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d74:	605a      	str	r2, [r3, #4]
    }

    if (USART1->SR & USART_SR_TXE) {
 8000d76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	b29b      	uxth	r3, r3
 8000d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d02c      	beq.n	8000de4 <USART1_IRQHandler+0xdc>
        char c;
        if (rb_getc(&tx_buf, &c)) {
 8000d8a:	f240 5014 	movw	r0, #1300	; 0x514
 8000d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000d92:	f107 0307 	add.w	r3, r7, #7
 8000d96:	4619      	mov	r1, r3
 8000d98:	f7ff ff48 	bl	8000c2c <rb_getc>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d006      	beq.n	8000db0 <USART1_IRQHandler+0xa8>
            // send a queued byte
            //
            USART1->DR = c;
 8000da2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000daa:	79fa      	ldrb	r2, [r7, #7]
 8000dac:	809a      	strh	r2, [r3, #4]
 8000dae:	e00d      	b.n	8000dcc <USART1_IRQHandler+0xc4>
        }
        else {
            // nothing to send, disable interrupt
            //
            USART1->CR1 &= ~USART_CR1_TXEIE;
 8000db0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000db4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000db8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dbc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000dc0:	8992      	ldrh	r2, [r2, #12]
 8000dc2:	b292      	uxth	r2, r2
 8000dc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000dc8:	b292      	uxth	r2, r2
 8000dca:	819a      	strh	r2, [r3, #12]
        }
        uart_stats.tx_bytes++;
 8000dcc:	f240 6398 	movw	r3, #1688	; 0x698
 8000dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	f103 0201 	add.w	r2, r3, #1
 8000dda:	f240 6398 	movw	r3, #1688	; 0x698
 8000dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000de2:	609a      	str	r2, [r3, #8]
    }
}
 8000de4:	f107 0708 	add.w	r7, r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <get_us_time>:
 *   this function must be called at least
 *   once every 65ms to work correctly.
 *
 */
uint64_t get_us_time()
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
    static uint16_t t0;
    static uint64_t tickcount;

    vPortEnterCritical();
 8000df2:	f001 f97f 	bl	80020f4 <vPortEnterCritical>

    int t = TIM7->CNT;
 8000df6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000dfa:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e00:	607b      	str	r3, [r7, #4]
    if (t < t0)
 8000e02:	f240 63a4 	movw	r3, #1700	; 0x6a4
 8000e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e0a:	881b      	ldrh	r3, [r3, #0]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	dd03      	ble.n	8000e1c <get_us_time+0x30>
        t += 0x10000;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000e1a:	607b      	str	r3, [r7, #4]

    tickcount += t - t0;
 8000e1c:	f240 63a4 	movw	r3, #1700	; 0x6a4
 8000e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e24:	881b      	ldrh	r3, [r3, #0]
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	1ad1      	subs	r1, r2, r3
 8000e2a:	460a      	mov	r2, r1
 8000e2c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000e30:	f240 61a8 	movw	r1, #1704	; 0x6a8
 8000e34:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000e38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e3c:	1880      	adds	r0, r0, r2
 8000e3e:	eb41 0103 	adc.w	r1, r1, r3
 8000e42:	f240 63a8 	movw	r3, #1704	; 0x6a8
 8000e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e4a:	e9c3 0100 	strd	r0, r1, [r3]
    t0 = t;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	f240 63a4 	movw	r3, #1700	; 0x6a4
 8000e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e5a:	801a      	strh	r2, [r3, #0]

    vPortExitCritical();
 8000e5c:	f001 f960 	bl	8002120 <vPortExitCritical>

    return tickcount;
 8000e60:	f240 63a8 	movw	r3, #1704	; 0x6a8
 8000e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e68:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f107 0708 	add.w	r7, r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <init_us_timer>:
/**
 * Set up TIM7 as a 16bit, microsecond-timer.
 *
 */
void init_us_timer()
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef RCC_Clocks;
    RCC_GetClocksFreq(&RCC_Clocks);
 8000e7e:	463b      	mov	r3, r7
 8000e80:	4618      	mov	r0, r3
 8000e82:	f001 faeb 	bl	800245c <RCC_GetClocksFreq>

    RCC->APB1ENR |= RCC_APB1Periph_TIM7;
 8000e86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000e8e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000e92:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000e96:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000e98:	f042 0220 	orr.w	r2, r2, #32
 8000e9c:	641a      	str	r2, [r3, #64]	; 0x40
    TIM7->PSC = (RCC_Clocks.PCLK2_Frequency / 1000000) - 1;
 8000e9e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ea2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000ea6:	68f9      	ldr	r1, [r7, #12]
 8000ea8:	f64d 6283 	movw	r2, #56963	; 0xde83
 8000eac:	f2c4 321b 	movt	r2, #17179	; 0x431b
 8000eb0:	fba2 0201 	umull	r0, r2, r2, r1
 8000eb4:	ea4f 4292 	mov.w	r2, r2, lsr #18
 8000eb8:	b292      	uxth	r2, r2
 8000eba:	f102 32ff 	add.w	r2, r2, #4294967295
 8000ebe:	b292      	uxth	r2, r2
 8000ec0:	851a      	strh	r2, [r3, #40]	; 0x28
    TIM7->ARR = 0xFFFF;
 8000ec2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ec6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000eca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ece:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM7->CR1 = TIM_CR1_CEN;
 8000ed0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ed4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000ed8:	f04f 0201 	mov.w	r2, #1
 8000edc:	801a      	strh	r2, [r3, #0]
}
 8000ede:	f107 0710 	add.w	r7, r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop

08000ee8 <pwm>:
void GPIO_Configuration(void);;

/* Private functions ---------------------------------------------------------*/

void pwm(void)
{
 8000ee8:	b590      	push	{r4, r7, lr}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
  volatile int i;
  int n = 1;
 8000eee:	f04f 0301 	mov.w	r3, #1
 8000ef2:	60fb      	str	r3, [r7, #12]
  uint16_t brightness = 0;      
 8000ef4:	f04f 0300 	mov.w	r3, #0
 8000ef8:	817b      	strh	r3, [r7, #10]
  uint16_t who_run = 1;
 8000efa:	f04f 0301 	mov.w	r3, #1
 8000efe:	813b      	strh	r3, [r7, #8]

 Delay_1ms(1000);
 8000f00:	f640 73b1 	movw	r3, #4017	; 0xfb1
 8000f04:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f0c:	4798      	blx	r3

  Motor_Control(PWM_MOTOR_MAX, PWM_MOTOR_MAX, PWM_MOTOR_MAX, PWM_MOTOR_MAX);
 8000f0e:	f640 74e9 	movw	r4, #4073	; 0xfe9
 8000f12:	f6c0 0400 	movt	r4, #2048	; 0x800
 8000f16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f1a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f1e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f26:	47a0      	blx	r4

 Delay_1ms(1000);
 8000f28:	f640 73b1 	movw	r3, #4017	; 0xfb1
 8000f2c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f34:	4798      	blx	r3

  Motor_Control(PWM_MOTOR_MIN, PWM_MOTOR_MIN, PWM_MOTOR_MIN, PWM_MOTOR_MIN);
 8000f36:	f640 74e9 	movw	r4, #4073	; 0xfe9
 8000f3a:	f6c0 0400 	movt	r4, #2048	; 0x800
 8000f3e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000f42:	f04f 0164 	mov.w	r1, #100	; 0x64
 8000f46:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000f4a:	f04f 0364 	mov.w	r3, #100	; 0x64
 8000f4e:	47a0      	blx	r4
  
 Delay_1ms(1000);
 8000f50:	f640 73b1 	movw	r3, #4017	; 0xfb1
 8000f54:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f5c:	4798      	blx	r3

  while(1)  // Do not exit
  {
   Motor_Control(TEST, TEST, TEST, TEST);
 8000f5e:	f640 74e9 	movw	r4, #4073	; 0xfe9
 8000f62:	f6c0 0400 	movt	r4, #2048	; 0x800
 8000f66:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000f6a:	f04f 01c8 	mov.w	r1, #200	; 0xc8
 8000f6e:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8000f72:	f04f 03c8 	mov.w	r3, #200	; 0xc8
 8000f76:	47a0      	blx	r4
   
   Delay_1ms(1000);
 8000f78:	f640 73b1 	movw	r3, #4017	; 0xfb1
 8000f7c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000f80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f84:	4798      	blx	r3

   Motor_Control(TEST+50, TEST+50, TEST+50, TEST+50);
 8000f86:	f640 74e9 	movw	r4, #4073	; 0xfe9
 8000f8a:	f6c0 0400 	movt	r4, #2048	; 0x800
 8000f8e:	f04f 00fa 	mov.w	r0, #250	; 0xfa
 8000f92:	f04f 01fa 	mov.w	r1, #250	; 0xfa
 8000f96:	f04f 02fa 	mov.w	r2, #250	; 0xfa
 8000f9a:	f04f 03fa 	mov.w	r3, #250	; 0xfa
 8000f9e:	47a0      	blx	r4

   Delay_1ms(1000);
 8000fa0:	f640 73b1 	movw	r3, #4017	; 0xfb1
 8000fa4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000fa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fac:	4798      	blx	r3
    //     case 3:
    //         TIM4->CCR4 = brightness - 1; // set brightness
    //         break;
    // }

  }
 8000fae:	e7d6      	b.n	8000f5e <pwm+0x76>

08000fb0 <Delay_1ms>:
  return(0); // System will implode
} 


void Delay_1ms( vu32 nCnt_1ms )
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
    u32 nCnt;
	  for(; nCnt_1ms != 0; nCnt_1ms--)
 8000fb8:	e00e      	b.n	8000fd8 <Delay_1ms+0x28>
		    for(nCnt = 56580; nCnt != 0; nCnt--);
 8000fba:	f64d 5304 	movw	r3, #56580	; 0xdd04
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	e003      	b.n	8000fca <Delay_1ms+0x1a>
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	f103 33ff 	add.w	r3, r3, #4294967295
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1f8      	bne.n	8000fc2 <Delay_1ms+0x12>


void Delay_1ms( vu32 nCnt_1ms )
{
    u32 nCnt;
	  for(; nCnt_1ms != 0; nCnt_1ms--)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f103 33ff 	add.w	r3, r3, #4294967295
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1ed      	bne.n	8000fba <Delay_1ms+0xa>
		    for(nCnt = 56580; nCnt != 0; nCnt--);
}
 8000fde:	f107 0714 	add.w	r7, r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <Motor_Control>:
  
void Motor_Control(u16 Motor1, u16 Motor2, u16 Motor3, u16 Motor4)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	80f8      	strh	r0, [r7, #6]
 8000ff0:	80b9      	strh	r1, [r7, #4]
 8000ff2:	807a      	strh	r2, [r7, #2]
 8000ff4:	803b      	strh	r3, [r7, #0]
	if(Motor1>PWM_MOTOR_MAX)      Motor1 = PWM_MOTOR_MAX;
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ffc:	d903      	bls.n	8001006 <Motor_Control+0x1e>
 8000ffe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001002:	80fb      	strh	r3, [r7, #6]
 8001004:	e005      	b.n	8001012 <Motor_Control+0x2a>
	else if(Motor1<PWM_MOTOR_MIN) Motor1 = PWM_MOTOR_MIN;
 8001006:	88fb      	ldrh	r3, [r7, #6]
 8001008:	2b63      	cmp	r3, #99	; 0x63
 800100a:	d802      	bhi.n	8001012 <Motor_Control+0x2a>
 800100c:	f04f 0364 	mov.w	r3, #100	; 0x64
 8001010:	80fb      	strh	r3, [r7, #6]
		
	if(Motor2>PWM_MOTOR_MAX)      Motor2 = PWM_MOTOR_MAX;
 8001012:	88bb      	ldrh	r3, [r7, #4]
 8001014:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001018:	d903      	bls.n	8001022 <Motor_Control+0x3a>
 800101a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101e:	80bb      	strh	r3, [r7, #4]
 8001020:	e005      	b.n	800102e <Motor_Control+0x46>
	else if(Motor2<PWM_MOTOR_MIN) Motor2 = PWM_MOTOR_MIN;
 8001022:	88bb      	ldrh	r3, [r7, #4]
 8001024:	2b63      	cmp	r3, #99	; 0x63
 8001026:	d802      	bhi.n	800102e <Motor_Control+0x46>
 8001028:	f04f 0364 	mov.w	r3, #100	; 0x64
 800102c:	80bb      	strh	r3, [r7, #4]
				
	if(Motor3>PWM_MOTOR_MAX)      Motor3 = PWM_MOTOR_MAX;
 800102e:	887b      	ldrh	r3, [r7, #2]
 8001030:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001034:	d903      	bls.n	800103e <Motor_Control+0x56>
 8001036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103a:	807b      	strh	r3, [r7, #2]
 800103c:	e005      	b.n	800104a <Motor_Control+0x62>
	else if(Motor3<PWM_MOTOR_MIN) Motor3 = PWM_MOTOR_MIN;
 800103e:	887b      	ldrh	r3, [r7, #2]
 8001040:	2b63      	cmp	r3, #99	; 0x63
 8001042:	d802      	bhi.n	800104a <Motor_Control+0x62>
 8001044:	f04f 0364 	mov.w	r3, #100	; 0x64
 8001048:	807b      	strh	r3, [r7, #2]
						
	if(Motor4>PWM_MOTOR_MAX)      Motor4 = PWM_MOTOR_MAX;
 800104a:	883b      	ldrh	r3, [r7, #0]
 800104c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001050:	d903      	bls.n	800105a <Motor_Control+0x72>
 8001052:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001056:	803b      	strh	r3, [r7, #0]
 8001058:	e005      	b.n	8001066 <Motor_Control+0x7e>
	else if(Motor4<PWM_MOTOR_MIN) Motor4 = PWM_MOTOR_MIN;
 800105a:	883b      	ldrh	r3, [r7, #0]
 800105c:	2b63      	cmp	r3, #99	; 0x63
 800105e:	d802      	bhi.n	8001066 <Motor_Control+0x7e>
 8001060:	f04f 0364 	mov.w	r3, #100	; 0x64
 8001064:	803b      	strh	r3, [r7, #0]
								
	PWM_Motor1 = Motor1;
 8001066:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800106a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800106e:	88fa      	ldrh	r2, [r7, #6]
 8001070:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor2 = Motor2;
 8001072:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001076:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800107a:	88ba      	ldrh	r2, [r7, #4]
 800107c:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor3 = Motor3;
 800107e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001082:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001086:	887a      	ldrh	r2, [r7, #2]
 8001088:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor4 = Motor4;
 800108a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800108e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001092:	883a      	ldrh	r2, [r7, #0]
 8001094:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001096:	f107 070c 	add.w	r7, r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr

080010a0 <RCC_Configuration>:
  * @brief  Configures the different system clocks.
  * @param  None
  * @retval None
  */
void RCC_Configuration(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
   RCC_AHB1PeriphClockCmd(  RCC_AHB1Periph_GPIOD , ENABLE );
 80010a4:	f04f 0008 	mov.w	r0, #8
 80010a8:	f04f 0101 	mov.w	r1, #1
 80010ac:	f001 fabc 	bl	8002628 <RCC_AHB1PeriphClockCmd>
   RCC_APB1PeriphClockCmd( RCC_APB1Periph_TIM4, ENABLE );
 80010b0:	f04f 0004 	mov.w	r0, #4
 80010b4:	f04f 0101 	mov.w	r1, #1
 80010b8:	f001 fae0 	bl	800267c <RCC_APB1PeriphClockCmd>
}
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop

080010c0 <GPIO_Configuration>:
  * @brief  configure the PD12~15 to Timers
  * @param  None
  * @retval None
  */
void GPIO_Configuration(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_StructInit(&GPIO_InitStructure); // Reset init structure
 80010c6:	463b      	mov	r3, r7
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 f955 	bl	8002378 <GPIO_StructInit>
 
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 80010ce:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80010d2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80010d6:	f04f 010c 	mov.w	r1, #12
 80010da:	f04f 0202 	mov.w	r2, #2
 80010de:	f001 f969 	bl	80023b4 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 80010e2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80010e6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80010ea:	f04f 010d 	mov.w	r1, #13
 80010ee:	f04f 0202 	mov.w	r2, #2
 80010f2:	f001 f95f 	bl	80023b4 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 80010f6:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80010fa:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80010fe:	f04f 010e 	mov.w	r1, #14
 8001102:	f04f 0202 	mov.w	r2, #2
 8001106:	f001 f955 	bl	80023b4 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 800110a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800110e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001112:	f04f 010f 	mov.w	r1, #15
 8001116:	f04f 0202 	mov.w	r2, #2
 800111a:	f001 f94b 	bl	80023b4 <GPIO_PinAFConfig>
      

    // Setup Blue & Green LED on STM32-Discovery Board to use PWM.
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15; //PD12->LED3 PD13->LED4 PD14->LED5 PD15->LED6
 800111e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001122:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;            // Alt Function - Push Pull
 8001124:	f04f 0302 	mov.w	r3, #2
 8001128:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800112a:	f04f 0300 	mov.w	r3, #0
 800112e:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001130:	f04f 0303 	mov.w	r3, #3
 8001134:	717b      	strb	r3, [r7, #5]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001136:	f04f 0300 	mov.w	r3, #0
 800113a:	71fb      	strb	r3, [r7, #7]
    GPIO_Init( GPIOD, &GPIO_InitStructure );  
 800113c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001140:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	f001 f874 	bl	8002234 <GPIO_Init>
}
 800114c:	f107 0708 	add.w	r7, r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <TIM_Configuration>:
  * @brief  configure the TIM4 for PWM mode
  * @param  None
  * @retval None
  */
void TIM_Configuration(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef TIM_OCInitStruct;

    // Let PWM frequency equal 100Hz.
    // Let period equal 1000. Therefore, timer runs from zero to 1000. Gives 0.1Hz resolution.
    // Solving for prescaler gives 240.
    TIM_TimeBaseStructInit( &TIM_TimeBaseInitStruct );
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4618      	mov	r0, r3
 8001160:	f001 fb30 	bl	80027c4 <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV4;
 8001164:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001168:	83bb      	strh	r3, [r7, #28]
    TIM_TimeBaseInitStruct.TIM_Period = 3360 - 1;   
 800116a:	f640 531f 	movw	r3, #3359	; 0xd1f
 800116e:	61bb      	str	r3, [r7, #24]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 500 - 1; 
 8001170:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001174:	82bb      	strh	r3, [r7, #20]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;    
 8001176:	f04f 0300 	mov.w	r3, #0
 800117a:	82fb      	strh	r3, [r7, #22]
    TIM_TimeBaseInit( TIM4, &TIM_TimeBaseInitStruct );
 800117c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001180:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4619      	mov	r1, r3
 800118a:	f001 faa1 	bl	80026d0 <TIM_TimeBaseInit>
    
    TIM_OCStructInit( &TIM_OCInitStruct );
 800118e:	463b      	mov	r3, r7
 8001190:	4618      	mov	r0, r3
 8001192:	f001 fd67 	bl	8002c64 <TIM_OCStructInit>
    TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8001196:	f04f 0301 	mov.w	r3, #1
 800119a:	807b      	strh	r3, [r7, #2]
    TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 800119c:	f04f 0360 	mov.w	r3, #96	; 0x60
 80011a0:	803b      	strh	r3, [r7, #0]
    
    // Initial duty cycle equals 0%. Value can range from zero to 65535.
    //TIM_Pulse = TIM4_CCR1 register (16 bits)
    TIM_OCInitStruct.TIM_Pulse = 0; //(0=Always Off, 65535=Always On)
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	60bb      	str	r3, [r7, #8]
 
    TIM_OC1Init( TIM4, &TIM_OCInitStruct ); // Channel 1  LED
 80011a8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80011ac:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80011b0:	463b      	mov	r3, r7
 80011b2:	4619      	mov	r1, r3
 80011b4:	f001 fb44 	bl	8002840 <TIM_OC1Init>
    TIM_OC2Init( TIM4, &TIM_OCInitStruct ); // Channel 2  LED
 80011b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80011bc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80011c0:	463b      	mov	r3, r7
 80011c2:	4619      	mov	r1, r3
 80011c4:	f001 fbba 	bl	800293c <TIM_OC2Init>
    TIM_OC3Init( TIM4, &TIM_OCInitStruct ); // Channel 3  LED
 80011c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80011cc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80011d0:	463b      	mov	r3, r7
 80011d2:	4619      	mov	r1, r3
 80011d4:	f001 fc46 	bl	8002a64 <TIM_OC3Init>
    TIM_OC4Init( TIM4, &TIM_OCInitStruct ); // Channel 4  LED
 80011d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80011dc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80011e0:	463b      	mov	r3, r7
 80011e2:	4619      	mov	r1, r3
 80011e4:	f001 fcce 	bl	8002b84 <TIM_OC4Init>
 
    TIM_Cmd( TIM4, ENABLE );
 80011e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80011ec:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80011f0:	f04f 0101 	mov.w	r1, #1
 80011f4:	f001 fb04 	bl	8002800 <TIM_Cmd>
}
 80011f8:	f107 0720 	add.w	r7, r7, #32
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <main>:



//Main Function
int main(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af04      	add	r7, sp, #16

	//Call initx(); To Initialize USART & GPIO
	RCC_Configuration();
 8001206:	f7ff ff4b 	bl	80010a0 <RCC_Configuration>
 	TIM_Configuration();
 800120a:	f7ff ffa3 	bl	8001154 <TIM_Configuration>
 	GPIO_Configuration();
 800120e:	f7ff ff57 	bl	80010c0 <GPIO_Configuration>

	//Create Task For USART
	xTaskCreate(pwm, (signed char*)"pwm", 128, NULL, tskIDLE_PRIORITY+1, NULL);
 8001212:	f640 63e9 	movw	r3, #3817	; 0xee9
 8001216:	f6c0 0300 	movt	r3, #2048	; 0x800
 800121a:	f04f 0201 	mov.w	r2, #1
 800121e:	9200      	str	r2, [sp, #0]
 8001220:	f04f 0200 	mov.w	r2, #0
 8001224:	9201      	str	r2, [sp, #4]
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	9202      	str	r2, [sp, #8]
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	9203      	str	r2, [sp, #12]
 8001232:	4618      	mov	r0, r3
 8001234:	f642 41d0 	movw	r1, #11472	; 0x2cd0
 8001238:	f6c0 0100 	movt	r1, #2048	; 0x800
 800123c:	f04f 0280 	mov.w	r2, #128	; 0x80
 8001240:	f04f 0300 	mov.w	r3, #0
 8001244:	f000 f9d0 	bl	80015e8 <xTaskGenericCreate>

	//Call Scheduler
	vTaskStartScheduler();
 8001248:	f000 faa4 	bl	8001794 <vTaskStartScheduler>
 800124c:	f04f 0300 	mov.w	r3, #0

}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop

08001258 <Reset_Handler>:
 8001258:	2100      	movs	r1, #0
 800125a:	f000 b804 	b.w	8001266 <LoopCopyDataInit>

0800125e <CopyDataInit>:
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <LoopFillZerobss+0x22>)
 8001260:	585b      	ldr	r3, [r3, r1]
 8001262:	5043      	str	r3, [r0, r1]
 8001264:	3104      	adds	r1, #4

08001266 <LoopCopyDataInit>:
 8001266:	480f      	ldr	r0, [pc, #60]	; (80012a4 <LoopFillZerobss+0x26>)
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <LoopFillZerobss+0x2a>)
 800126a:	1842      	adds	r2, r0, r1
 800126c:	429a      	cmp	r2, r3
 800126e:	f4ff aff6 	bcc.w	800125e <CopyDataInit>
 8001272:	4a0e      	ldr	r2, [pc, #56]	; (80012ac <LoopFillZerobss+0x2e>)
 8001274:	f000 b803 	b.w	800127e <LoopFillZerobss>

08001278 <FillZerobss>:
 8001278:	2300      	movs	r3, #0
 800127a:	f842 3b04 	str.w	r3, [r2], #4

0800127e <LoopFillZerobss>:
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <LoopFillZerobss+0x32>)
 8001280:	429a      	cmp	r2, r3
 8001282:	f4ff aff9 	bcc.w	8001278 <FillZerobss>
 8001286:	480b      	ldr	r0, [pc, #44]	; (80012b4 <LoopFillZerobss+0x36>)
 8001288:	6801      	ldr	r1, [r0, #0]
 800128a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800128e:	6001      	str	r1, [r0, #0]
 8001290:	f000 f814 	bl	80012bc <SystemInit>
 8001294:	f7fe ffac 	bl	80001f0 <__libc_init_array>
 8001298:	f7ff ffb2 	bl	8001200 <main>
 800129c:	4770      	bx	lr
 800129e:	0000      	.short	0x0000
 80012a0:	08002dd4 	.word	0x08002dd4
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000544 	.word	0x20000544
 80012ac:	20000548 	.word	0x20000548
 80012b0:	200007bc 	.word	0x200007bc
 80012b4:	e000ed88 	.word	0xe000ed88

080012b8 <ADC_IRQHandler>:
 80012b8:	f7ff bffe 	b.w	80012b8 <ADC_IRQHandler>

080012bc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80012c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012c8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80012cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80012d0:	6812      	ldr	r2, [r2, #0]
 80012d2:	f042 0201 	orr.w	r2, r2, #1
 80012d6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012d8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80012e6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012ee:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80012f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80012f6:	6812      	ldr	r2, [r2, #0]
 80012f8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80012fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001300:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001302:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001306:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800130a:	f243 0210 	movw	r2, #12304	; 0x3010
 800130e:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8001312:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001314:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001318:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800131c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001320:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001324:	6812      	ldr	r2, [r2, #0]
 8001326:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800132a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800132c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001330:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800133a:	f000 f809 	bl	8001350 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800133e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001342:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001346:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800134a:	609a      	str	r2, [r3, #8]
#endif
}
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop

08001350 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001356:	f04f 0300 	mov.w	r3, #0
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	f04f 0300 	mov.w	r3, #0
 8001360:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001362:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001366:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800136a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800136e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001372:	6812      	ldr	r2, [r2, #0]
 8001374:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001378:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800137a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800137e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001388:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f103 0301 	add.w	r3, r3, #1
 8001390:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d103      	bne.n	80013a0 <SetSysClock+0x50>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800139e:	d1ec      	bne.n	800137a <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80013a0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 80013b2:	f04f 0301 	mov.w	r3, #1
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	e002      	b.n	80013c0 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80013ba:	f04f 0300 	mov.w	r3, #0
 80013be:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	f040 8082 	bne.w	80014cc <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80013c8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013d0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80013d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80013d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80013da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80013de:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80013e0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80013e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80013e8:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80013ec:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80013f0:	6812      	ldr	r2, [r2, #0]
 80013f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80013f6:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80013f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001400:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001404:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001408:	6892      	ldr	r2, [r2, #8]
 800140a:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800140c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001410:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001414:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001418:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800141c:	6892      	ldr	r2, [r2, #8]
 800141e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001422:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001424:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001428:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800142c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001430:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001434:	6892      	ldr	r2, [r2, #8]
 8001436:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800143a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800143c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001440:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001444:	f245 4208 	movw	r2, #21512	; 0x5408
 8001448:	f2c0 7240 	movt	r2, #1856	; 0x740
 800144c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800144e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001452:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001456:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800145a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800145e:	6812      	ldr	r2, [r2, #0]
 8001460:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001464:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001466:	bf00      	nop
 8001468:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800146c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f6      	beq.n	8001468 <SetSysClock+0x118>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800147a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800147e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001482:	f240 6205 	movw	r2, #1541	; 0x605
 8001486:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001488:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800148c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001490:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001494:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001498:	6892      	ldr	r2, [r2, #8]
 800149a:	f022 0203 	bic.w	r2, r2, #3
 800149e:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80014a0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014a8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80014ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014b0:	6892      	ldr	r2, [r2, #8]
 80014b2:	f042 0202 	orr.w	r2, r2, #2
 80014b6:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80014b8:	bf00      	nop
 80014ba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f003 030c 	and.w	r3, r3, #12
 80014c8:	2b08      	cmp	r3, #8
 80014ca:	d1f6      	bne.n	80014ba <SetSysClock+0x16a>

/******************************************************************************/
/*                        I2S clock configuration                             */
/******************************************************************************/
  /* PLLI2S clock used as I2S clock source */
  RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 80014cc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014d4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80014d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80014dc:	6892      	ldr	r2, [r2, #8]
 80014de:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80014e2:	609a      	str	r2, [r3, #8]

  /* Configure PLLI2S */
  RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 80014e4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014ec:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80014f0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80014f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Enable PLLI2S */
  RCC->CR |= ((uint32_t)RCC_CR_PLLI2SON);
 80014f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001500:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001504:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001508:	6812      	ldr	r2, [r2, #0]
 800150a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800150e:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
 8001510:	bf00      	nop
 8001512:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001516:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d0f6      	beq.n	8001512 <SetSysClock+0x1c2>
  {
  }
}
 8001524:	f107 070c 	add.w	r7, r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop

08001530 <_sbrk_r>:
    return 1;
}


void *_sbrk_r(struct _reent *r, ptrdiff_t incr)
{
 8001530:	b490      	push	{r4, r7}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
    extern char end;   // provided by the linker script

    if (__brkval == 0)
 800153a:	f240 73b8 	movw	r3, #1976	; 0x7b8
 800153e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d108      	bne.n	800155a <_sbrk_r+0x2a>
        __brkval = &end;
 8001548:	f240 73b8 	movw	r3, #1976	; 0x7b8
 800154c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001550:	f240 72bc 	movw	r2, #1980	; 0x7bc
 8001554:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001558:	601a      	str	r2, [r3, #0]

    if (__brkval + incr > (char*)__get_MSP() - __malloc_margin) {
 800155a:	f240 73b8 	movw	r3, #1976	; 0x7b8
 800155e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	18d2      	adds	r2, r2, r3
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8001568:	f3ef 8408 	mrs	r4, MSP
  return(result);
 800156c:	4623      	mov	r3, r4
 800156e:	4619      	mov	r1, r3
 8001570:	f240 5328 	movw	r3, #1320	; 0x528
 8001574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	1acb      	subs	r3, r1, r3
 800157c:	429a      	cmp	r2, r3
 800157e:	d906      	bls.n	800158e <_sbrk_r+0x5e>
        r->_errno = ENOMEM;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f04f 020c 	mov.w	r2, #12
 8001586:	601a      	str	r2, [r3, #0]
        return (void*)-1;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	e012      	b.n	80015b4 <_sbrk_r+0x84>
    }

    void *ret = __brkval;
 800158e:	f240 73b8 	movw	r3, #1976	; 0x7b8
 8001592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	60fb      	str	r3, [r7, #12]
    __brkval += incr;
 800159a:	f240 73b8 	movw	r3, #1976	; 0x7b8
 800159e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	18d2      	adds	r2, r2, r3
 80015a8:	f240 73b8 	movw	r3, #1976	; 0x7b8
 80015ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b0:	601a      	str	r2, [r3, #0]

    return ret;
 80015b2:	68fb      	ldr	r3, [r7, #12]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	f107 0710 	add.w	r7, r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc90      	pop	{r4, r7}
 80015be:	4770      	bx	lr

080015c0 <__malloc_lock>:
    return -1;
}


void __malloc_lock(struct _reent *r)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
    vPortEnterCritical();
 80015c8:	f000 fd94 	bl	80020f4 <vPortEnterCritical>
}
 80015cc:	f107 0708 	add.w	r7, r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <__malloc_unlock>:


void __malloc_unlock(struct _reent *r)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
    vPortExitCritical();
 80015dc:	f000 fda0 	bl	8002120 <vPortExitCritical>
}
 80015e0:	f107 0708 	add.w	r7, r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	; 0x28
 80015ec:	af02      	add	r7, sp, #8
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	4613      	mov	r3, r2
 80015f6:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( uxPriority < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	4618      	mov	r0, r3
 80015fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80015fe:	f000 fc1b 	bl	8001e38 <prvAllocateTCBAndStack>
 8001602:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	2b00      	cmp	r3, #0
 8001608:	f000 80a5 	beq.w	8001756 <xTaskGenericCreate+0x16e>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	f103 33ff 	add.w	r3, r3, #4294967295
 8001616:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800161a:	18d3      	adds	r3, r2, r3
 800161c:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	f023 0307 	bic.w	r3, r3, #7
 8001624:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	69b8      	ldr	r0, [r7, #24]
 800162c:	68b9      	ldr	r1, [r7, #8]
 800162e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001632:	f000 fb1f 	bl	8001c74 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001636:	6978      	ldr	r0, [r7, #20]
 8001638:	68f9      	ldr	r1, [r7, #12]
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	f000 fcc6 	bl	8001fcc <pxPortInitialiseStack>
 8001640:	4602      	mov	r2, r0
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	601a      	str	r2, [r3, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		configASSERT( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
 8001646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001648:	2b00      	cmp	r3, #0
 800164a:	d002      	beq.n	8001652 <xTaskGenericCreate+0x6a>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 800164c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	601a      	str	r2, [r3, #0]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
 8001652:	f000 fd4f 	bl	80020f4 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8001656:	f240 738c 	movw	r3, #1932	; 0x78c
 800165a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f103 0201 	add.w	r2, r3, #1
 8001664:	f240 738c 	movw	r3, #1932	; 0x78c
 8001668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800166c:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 800166e:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8001672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d10f      	bne.n	800169c <xTaskGenericCreate+0xb4>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 800167c:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8001680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 8001688:	f240 738c 	movw	r3, #1932	; 0x78c
 800168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d118      	bne.n	80016c8 <xTaskGenericCreate+0xe0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8001696:	f000 fb31 	bl	8001cfc <prvInitialiseTaskLists>
 800169a:	e015      	b.n	80016c8 <xTaskGenericCreate+0xe0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 800169c:	f240 739c 	movw	r3, #1948	; 0x79c
 80016a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10e      	bne.n	80016c8 <xTaskGenericCreate+0xe0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 80016aa:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80016ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d805      	bhi.n	80016c8 <xTaskGenericCreate+0xe0>
					{
						pxCurrentTCB = pxNewTCB;
 80016bc:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80016c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016cc:	f240 7394 	movw	r3, #1940	; 0x794
 80016d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d906      	bls.n	80016e8 <xTaskGenericCreate+0x100>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016de:	f240 7394 	movw	r3, #1940	; 0x794
 80016e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e6:	601a      	str	r2, [r3, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
 80016e8:	f240 73b0 	movw	r3, #1968	; 0x7b0
 80016ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f103 0201 	add.w	r2, r3, #1
 80016f6:	f240 73b0 	movw	r3, #1968	; 0x7b0
 80016fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016fe:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001704:	f240 7398 	movw	r3, #1944	; 0x798
 8001708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d906      	bls.n	8001720 <xTaskGenericCreate+0x138>
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001716:	f240 7398 	movw	r3, #1944	; 0x798
 800171a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001724:	4613      	mov	r3, r2
 8001726:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800172a:	189b      	adds	r3, r3, r2
 800172c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001730:	461a      	mov	r2, r3
 8001732:	f240 63b4 	movw	r3, #1716	; 0x6b4
 8001736:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800173a:	18d2      	adds	r2, r2, r3
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	f103 0304 	add.w	r3, r3, #4
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	f000 fbef 	bl	8001f28 <vListInsertEnd>

			xReturn = pdPASS;
 800174a:	f04f 0301 	mov.w	r3, #1
 800174e:	61fb      	str	r3, [r7, #28]
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8001750:	f000 fce6 	bl	8002120 <vPortExitCritical>
 8001754:	e002      	b.n	800175c <xTaskGenericCreate+0x174>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001756:	f04f 33ff 	mov.w	r3, #4294967295
 800175a:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d111      	bne.n	8001786 <xTaskGenericCreate+0x19e>
	{
		if( xSchedulerRunning != pdFALSE )
 8001762:	f240 739c 	movw	r3, #1948	; 0x79c
 8001766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d00a      	beq.n	8001786 <xTaskGenericCreate+0x19e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8001770:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8001774:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	429a      	cmp	r2, r3
 8001780:	d201      	bcs.n	8001786 <xTaskGenericCreate+0x19e>
			{
				portYIELD_WITHIN_API();
 8001782:	f000 fcab 	bl	80020dc <vPortYieldFromISR>
			}
		}
	}

	return xReturn;
 8001786:	69fb      	ldr	r3, [r7, #28]
}
 8001788:	4618      	mov	r0, r3
 800178a:	f107 0720 	add.w	r7, r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop

08001794 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af04      	add	r7, sp, #16
	/* Add the idle task at the lowest priority. */
	#if ( INCLUDE_xTaskGetIdleTaskHandle == 1 )
	{
		/* Create the idle task, storing its handle in xIdleTaskHandle so it can
		be returned by the xTaskGetIdleTaskHandle() function. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
 800179a:	f04f 0300 	mov.w	r3, #0
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	f240 7388 	movw	r3, #1928	; 0x788
 80017a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	9302      	str	r3, [sp, #8]
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	9303      	str	r3, [sp, #12]
 80017b6:	f641 4051 	movw	r0, #7249	; 0x1c51
 80017ba:	f6c0 0000 	movt	r0, #2048	; 0x800
 80017be:	f642 41d4 	movw	r1, #11476	; 0x2cd4
 80017c2:	f6c0 0100 	movt	r1, #2048	; 0x800
 80017c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017ca:	f04f 0300 	mov.w	r3, #0
 80017ce:	f7ff ff0b 	bl	80015e8 <xTaskGenericCreate>
 80017d2:	6078      	str	r0, [r7, #4]
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d115      	bne.n	8001806 <vTaskStartScheduler+0x72>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
 80017da:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80017de:	f380 8811 	msr	BASEPRI, r0

		xSchedulerRunning = pdTRUE;
 80017e2:	f240 739c 	movw	r3, #1948	; 0x79c
 80017e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017ea:	f04f 0201 	mov.w	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 80017f0:	f240 7390 	movw	r3, #1936	; 0x790
 80017f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80017fe:	f7ff fb3b 	bl	8000e78 <init_us_timer>
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001802:	f000 fc33 	bl	800206c <xPortStartScheduler>
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
}
 8001806:	f107 0708 	add.w	r7, r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop

08001810 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 8001814:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8001818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f103 0201 	add.w	r2, r3, #1
 8001822:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8001826:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800182a:	601a      	str	r2, [r3, #0]
}
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop

08001834 <xTaskResumeAll>:
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 800183a:	f04f 0300 	mov.w	r3, #0
 800183e:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001840:	f000 fc58 	bl	80020f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001844:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8001848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f103 32ff 	add.w	r2, r3, #4294967295
 8001852:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8001856:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800185a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800185c:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8001860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	f040 8085 	bne.w	8001976 <xTaskResumeAll+0x142>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 800186c:	f240 738c 	movw	r3, #1932	; 0x78c
 8001870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d07d      	beq.n	8001976 <xTaskResumeAll+0x142>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
 800187a:	f04f 0300 	mov.w	r3, #0
 800187e:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 8001880:	e03c      	b.n	80018fc <xTaskResumeAll+0xc8>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
 8001882:	f240 7348 	movw	r3, #1864	; 0x748
 8001886:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	68dc      	ldr	r4, [r3, #12]
					vListRemove( &( pxTCB->xEventListItem ) );
 800188e:	f104 0318 	add.w	r3, r4, #24
 8001892:	4618      	mov	r0, r3
 8001894:	f000 fb70 	bl	8001f78 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
 8001898:	f104 0304 	add.w	r3, r4, #4
 800189c:	4618      	mov	r0, r3
 800189e:	f000 fb6b 	bl	8001f78 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 80018a2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80018a4:	f240 7398 	movw	r3, #1944	; 0x798
 80018a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d905      	bls.n	80018be <xTaskResumeAll+0x8a>
 80018b2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80018b4:	f240 7398 	movw	r3, #1944	; 0x798
 80018b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80018c0:	4613      	mov	r3, r2
 80018c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018c6:	189b      	adds	r3, r3, r2
 80018c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018cc:	461a      	mov	r2, r3
 80018ce:	f240 63b4 	movw	r3, #1716	; 0x6b4
 80018d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018d6:	18d2      	adds	r2, r2, r3
 80018d8:	f104 0304 	add.w	r3, r4, #4
 80018dc:	4610      	mov	r0, r2
 80018de:	4619      	mov	r1, r3
 80018e0:	f000 fb22 	bl	8001f28 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80018e4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80018e6:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80018ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d302      	bcc.n	80018fc <xTaskResumeAll+0xc8>
					{
						xYieldRequired = pdTRUE;
 80018f6:	f04f 0301 	mov.w	r3, #1
 80018fa:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 80018fc:	f240 7348 	movw	r3, #1864	; 0x748
 8001900:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1bb      	bne.n	8001882 <xTaskResumeAll+0x4e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 800190a:	f240 73a4 	movw	r3, #1956	; 0x7a4
 800190e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d018      	beq.n	800194a <xTaskResumeAll+0x116>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 8001918:	e00d      	b.n	8001936 <xTaskResumeAll+0x102>
					{
						vTaskIncrementTick();
 800191a:	f000 f835 	bl	8001988 <vTaskIncrementTick>
						--uxMissedTicks;
 800191e:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8001922:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f103 32ff 	add.w	r2, r3, #4294967295
 800192c:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8001930:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001934:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 8001936:	f240 73a4 	movw	r3, #1956	; 0x7a4
 800193a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1ea      	bne.n	800191a <xTaskResumeAll+0xe6>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
 8001944:	f04f 0301 	mov.w	r3, #1
 8001948:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d006      	beq.n	800195e <xTaskResumeAll+0x12a>
 8001950:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8001954:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d10b      	bne.n	8001976 <xTaskResumeAll+0x142>
				{
					xAlreadyYielded = pdTRUE;
 800195e:	f04f 0301 	mov.w	r3, #1
 8001962:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
 8001964:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8001968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
 8001972:	f000 fbb3 	bl	80020dc <vPortYieldFromISR>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 8001976:	f000 fbd3 	bl	8002120 <vPortExitCritical>

	return xAlreadyYielded;
 800197a:	687b      	ldr	r3, [r7, #4]
}
 800197c:	4618      	mov	r0, r3
 800197e:	f107 070c 	add.w	r7, r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	bd90      	pop	{r4, r7, pc}
 8001986:	bf00      	nop

08001988 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800198e:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8001992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	f040 80c0 	bne.w	8001b1e <vTaskIncrementTick+0x196>
	{
		++xTickCount;
 800199e:	f240 7390 	movw	r3, #1936	; 0x790
 80019a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f103 0201 	add.w	r2, r3, #1
 80019ac:	f240 7390 	movw	r3, #1936	; 0x790
 80019b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019b4:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
 80019b6:	f240 7390 	movw	r3, #1936	; 0x790
 80019ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d140      	bne.n	8001a46 <vTaskIncrementTick+0xbe>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
			
			pxTemp = pxDelayedTaskList;
 80019c4:	f240 7340 	movw	r3, #1856	; 0x740
 80019c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 80019d0:	f240 7344 	movw	r3, #1860	; 0x744
 80019d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	f240 7340 	movw	r3, #1856	; 0x740
 80019de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019e2:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
 80019e4:	f240 7344 	movw	r3, #1860	; 0x744
 80019e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ec:	68fa      	ldr	r2, [r7, #12]
 80019ee:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
 80019f0:	f240 73ac 	movw	r3, #1964	; 0x7ac
 80019f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f103 0201 	add.w	r2, r3, #1
 80019fe:	f240 73ac 	movw	r3, #1964	; 0x7ac
 8001a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a06:	601a      	str	r2, [r3, #0]
	
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001a08:	f240 7340 	movw	r3, #1856	; 0x740
 8001a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d107      	bne.n	8001a28 <vTaskIncrementTick+0xa0>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the	
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
 8001a18:	f240 532c 	movw	r3, #1324	; 0x52c
 8001a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a20:	f04f 32ff 	mov.w	r2, #4294967295
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	e00e      	b.n	8001a46 <vTaskIncrementTick+0xbe>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001a28:	f240 7340 	movw	r3, #1856	; 0x740
 8001a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	f240 532c 	movw	r3, #1324	; 0x52c
 8001a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a44:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
 8001a46:	f240 7390 	movw	r3, #1936	; 0x790
 8001a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	f240 532c 	movw	r3, #1324	; 0x52c
 8001a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d36b      	bcc.n	8001b36 <vTaskIncrementTick+0x1ae>
 8001a5e:	f240 7340 	movw	r3, #1856	; 0x740
 8001a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d107      	bne.n	8001a7e <vTaskIncrementTick+0xf6>
 8001a6e:	f240 532c 	movw	r3, #1324	; 0x52c
 8001a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a76:	f04f 32ff 	mov.w	r2, #4294967295
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	e05b      	b.n	8001b36 <vTaskIncrementTick+0x1ae>
 8001a7e:	f240 7340 	movw	r3, #1856	; 0x740
 8001a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	f240 7390 	movw	r3, #1936	; 0x790
 8001a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d206      	bcs.n	8001ab2 <vTaskIncrementTick+0x12a>
 8001aa4:	f240 532c 	movw	r3, #1324	; 0x52c
 8001aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	e041      	b.n	8001b36 <vTaskIncrementTick+0x1ae>
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	f103 0304 	add.w	r3, r3, #4
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 fa5d 	bl	8001f78 <vListRemove>
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d005      	beq.n	8001ad2 <vTaskIncrementTick+0x14a>
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	f103 0318 	add.w	r3, r3, #24
 8001acc:	4618      	mov	r0, r3
 8001ace:	f000 fa53 	bl	8001f78 <vListRemove>
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ad6:	f240 7398 	movw	r3, #1944	; 0x798
 8001ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d906      	bls.n	8001af2 <vTaskIncrementTick+0x16a>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ae8:	f240 7398 	movw	r3, #1944	; 0x798
 8001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001af6:	4613      	mov	r3, r2
 8001af8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001afc:	189b      	adds	r3, r3, r2
 8001afe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b02:	461a      	mov	r2, r3
 8001b04:	f240 63b4 	movw	r3, #1716	; 0x6b4
 8001b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b0c:	18d2      	adds	r2, r2, r3
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	f103 0304 	add.w	r3, r3, #4
 8001b14:	4610      	mov	r0, r2
 8001b16:	4619      	mov	r1, r3
 8001b18:	f000 fa06 	bl	8001f28 <vListInsertEnd>
 8001b1c:	e79f      	b.n	8001a5e <vTaskIncrementTick+0xd6>
	}
	else
	{
		++uxMissedTicks;
 8001b1e:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8001b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f103 0201 	add.w	r2, r3, #1
 8001b2c:	f240 73a4 	movw	r3, #1956	; 0x7a4
 8001b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b34:	601a      	str	r2, [r3, #0]
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
 8001b36:	f107 0710 	add.w	r7, r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop

08001b40 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 8001b46:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8001b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d007      	beq.n	8001b64 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
 8001b54:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8001b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b5c:	f04f 0201 	mov.w	r2, #1
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	e071      	b.n	8001c48 <vTaskSwitchContext+0x108>
			unsigned long ulTempCounter;
			
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTempCounter );
				#else
					ulTempCounter = portGET_RUN_TIME_COUNTER_VALUE();
 8001b64:	f7ff f942 	bl	8000dec <get_us_time>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	607b      	str	r3, [r7, #4]
				/* Add the amount of time the task has been running to the accumulated
				time so far.  The time the task started running was stored in
				ulTaskSwitchedInTime.  Note that there is no overflow protection here
				so count values are only valid until the timer overflows.  Generally
				this will be about 1 hour assuming a 1uS timer increment. */
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
 8001b70:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8001b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8001b7c:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8001b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	1ac3      	subs	r3, r0, r3
 8001b8a:	18cb      	adds	r3, r1, r3
 8001b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
				ulTaskSwitchedInTime = ulTempCounter;
 8001b8e:	f240 73b4 	movw	r3, #1972	; 0x7b4
 8001b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	601a      	str	r2, [r3, #0]
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 8001b9a:	e00b      	b.n	8001bb4 <vTaskSwitchContext+0x74>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
 8001b9c:	f240 7398 	movw	r3, #1944	; 0x798
 8001ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f103 32ff 	add.w	r2, r3, #4294967295
 8001baa:	f240 7398 	movw	r3, #1944	; 0x798
 8001bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb2:	601a      	str	r2, [r3, #0]
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 8001bb4:	f240 7398 	movw	r3, #1944	; 0x798
 8001bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bc4:	189b      	adds	r3, r3, r2
 8001bc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bca:	461a      	mov	r2, r3
 8001bcc:	f240 63b4 	movw	r3, #1716	; 0x6b4
 8001bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bd4:	18d3      	adds	r3, r2, r3
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0df      	beq.n	8001b9c <vTaskSwitchContext+0x5c>
			--uxTopReadyPriority;
		}
	
		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
 8001bdc:	f240 7398 	movw	r3, #1944	; 0x798
 8001be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	4613      	mov	r3, r2
 8001be8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bec:	189b      	adds	r3, r3, r2
 8001bee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f240 63b4 	movw	r3, #1716	; 0x6b4
 8001bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bfc:	18d3      	adds	r3, r2, r3
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	f103 0308 	add.w	r3, r3, #8
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d104      	bne.n	8001c22 <vTaskSwitchContext+0xe2>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	68da      	ldr	r2, [r3, #12]
 8001c28:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8001c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c30:	601a      	str	r2, [r3, #0]
	
		traceTASK_SWITCHED_IN();
 8001c32:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 8001c36:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001c3a:	f240 62b0 	movw	r2, #1712	; 0x6b0
 8001c3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001c42:	6812      	ldr	r2, [r2, #0]
 8001c44:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c46:	60da      	str	r2, [r3, #12]
		vWriteTraceToBuffer();
	}
}
 8001c48:	f107 0708 	add.w	r7, r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	e000      	b.n	8001c5c <prvIdleTask+0xc>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
 8001c5a:	bf00      	nop
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8001c5c:	f000 f8a0 	bl	8001da0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8001c60:	f240 63b4 	movw	r3, #1716	; 0x6b4
 8001c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d9f5      	bls.n	8001c5a <prvIdleTask+0xa>
			{
				taskYIELD();
 8001c6e:	f000 fa35 	bl	80020dc <vPortYieldFromISR>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
 8001c72:	e7f2      	b.n	8001c5a <prvIdleTask+0xa>

08001c74 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8001c88:	4618      	mov	r0, r3
 8001c8a:	68b9      	ldr	r1, [r7, #8]
 8001c8c:	f04f 0210 	mov.w	r2, #16
 8001c90:	f7fe fdec 	bl	800086c <strncpy>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	d902      	bls.n	8001caa <prvInitialiseTCBVariables+0x36>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
 8001ca4:	f04f 0304 	mov.w	r3, #4
 8001ca8:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f103 0304 	add.w	r3, r3, #4
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 f925 	bl	8001f0c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f103 0318 	add.w	r3, r3, #24
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f000 f91f 	bl	8001f0c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f1c3 0205 	rsb	r2, r3, #5
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	68fa      	ldr	r2, [r7, #12]
 8001ce2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxTCB->pxTaskTag = NULL;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f04f 0200 	mov.w	r2, #0
 8001cf2:	64da      	str	r2, [r3, #76]	; 0x4c
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
 8001cf4:	f107 0710 	add.w	r7, r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 8001d02:	f04f 0300 	mov.w	r3, #0
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	e013      	b.n	8001d32 <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d12:	189b      	adds	r3, r3, r2
 8001d14:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d18:	461a      	mov	r2, r3
 8001d1a:	f240 63b4 	movw	r3, #1716	; 0x6b4
 8001d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d22:	18d3      	adds	r3, r2, r3
 8001d24:	4618      	mov	r0, r3
 8001d26:	f000 f8d1 	bl	8001ecc <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f103 0301 	add.w	r3, r3, #1
 8001d30:	607b      	str	r3, [r7, #4]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b04      	cmp	r3, #4
 8001d36:	d9e8      	bls.n	8001d0a <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 8001d38:	f240 7018 	movw	r0, #1816	; 0x718
 8001d3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d40:	f000 f8c4 	bl	8001ecc <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8001d44:	f240 702c 	movw	r0, #1836	; 0x72c
 8001d48:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d4c:	f000 f8be 	bl	8001ecc <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
 8001d50:	f240 7048 	movw	r0, #1864	; 0x748
 8001d54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d58:	f000 f8b8 	bl	8001ecc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
 8001d5c:	f240 705c 	movw	r0, #1884	; 0x75c
 8001d60:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d64:	f000 f8b2 	bl	8001ecc <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
 8001d68:	f240 7074 	movw	r0, #1908	; 0x774
 8001d6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d70:	f000 f8ac 	bl	8001ecc <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001d74:	f240 7340 	movw	r3, #1856	; 0x740
 8001d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d7c:	f240 7218 	movw	r2, #1816	; 0x718
 8001d80:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001d84:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d86:	f240 7344 	movw	r3, #1860	; 0x744
 8001d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d8e:	f240 722c 	movw	r2, #1836	; 0x72c
 8001d92:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001d96:	601a      	str	r2, [r3, #0]
}
 8001d98:	f107 0708 	add.w	r7, r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8001da6:	f240 7370 	movw	r3, #1904	; 0x770
 8001daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d03c      	beq.n	8001e2e <prvCheckTasksWaitingTermination+0x8e>
		{
			vTaskSuspendAll();
 8001db4:	f7ff fd2c 	bl	8001810 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001db8:	f240 735c 	movw	r3, #1884	; 0x75c
 8001dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	bf14      	ite	ne
 8001dc6:	2300      	movne	r3, #0
 8001dc8:	2301      	moveq	r3, #1
 8001dca:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
 8001dcc:	f7ff fd32 	bl	8001834 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d12b      	bne.n	8001e2e <prvCheckTasksWaitingTermination+0x8e>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 8001dd6:	f000 f98d 	bl	80020f4 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
 8001dda:	f240 735c 	movw	r3, #1884	; 0x75c
 8001dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	603b      	str	r3, [r7, #0]
					vListRemove( &( pxTCB->xGenericListItem ) );
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	f103 0304 	add.w	r3, r3, #4
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 f8c2 	bl	8001f78 <vListRemove>
					--uxCurrentNumberOfTasks;
 8001df4:	f240 738c 	movw	r3, #1932	; 0x78c
 8001df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f103 32ff 	add.w	r2, r3, #4294967295
 8001e02:	f240 738c 	movw	r3, #1932	; 0x78c
 8001e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e0a:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8001e0c:	f240 7370 	movw	r3, #1904	; 0x770
 8001e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f103 32ff 	add.w	r2, r3, #4294967295
 8001e1a:	f240 7370 	movw	r3, #1904	; 0x770
 8001e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e22:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8001e24:	f000 f97c 	bl	8002120 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8001e28:	6838      	ldr	r0, [r7, #0]
 8001e2a:	f000 f83f 	bl	8001eac <prvDeleteTCB>
			}
		}
	}
	#endif
}
 8001e2e:	f107 0708 	add.w	r7, r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop

08001e38 <prvAllocateTCBAndStack>:
	}
}
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	6039      	str	r1, [r7, #0]
 8001e42:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8001e44:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001e48:	f7fe f9fa 	bl	8000240 <malloc>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	60fb      	str	r3, [r7, #12]

	if( pxNewTCB != NULL )
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d023      	beq.n	8001e9e <prvAllocateTCBAndStack+0x66>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d107      	bne.n	8001e6c <prvAllocateTCBAndStack+0x34>
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe f9ec 	bl	8000240 <malloc>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	e000      	b.n	8001e6e <prvAllocateTCBAndStack+0x36>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d106      	bne.n	8001e88 <prvAllocateTCBAndStack+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8001e7a:	68f8      	ldr	r0, [r7, #12]
 8001e7c:	f7fe f9e8 	bl	8000250 <free>
			pxNewTCB = NULL;
 8001e80:	f04f 0300 	mov.w	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	e00a      	b.n	8001e9e <prvAllocateTCBAndStack+0x66>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e8c:	88fb      	ldrh	r3, [r7, #6]
 8001e8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e92:	4610      	mov	r0, r2
 8001e94:	f04f 01a5 	mov.w	r1, #165	; 0xa5
 8001e98:	461a      	mov	r2, r3
 8001e9a:	f7fe fca1 	bl	80007e0 <memset>
		}
	}

	return pxNewTCB;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f107 0710 	add.w	r7, r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop

08001eac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe f9c9 	bl	8000250 <free>
		vPortFree( pxTCB );
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7fe f9c6 	bl	8000250 <free>
	}
 8001ec4:	f107 0708 	add.w	r7, r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f103 0208 	add.w	r2, r3, #8
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f103 0208 	add.w	r2, r3, #8
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f103 0208 	add.w	r2, r3, #8
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
}
 8001f02:	f107 070c 	add.w	r7, r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f04f 0200 	mov.w	r2, #0
 8001f1a:	611a      	str	r2, [r3, #16]
}
 8001f1c:	f107 070c 	add.w	r7, r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bc80      	pop	{r7}
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop

08001f28 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f103 0201 	add.w	r2, r3, #1
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	601a      	str	r2, [r3, #0]
}
 8001f6e:	f107 0714 	add.w	r7, r7, #20
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <vListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6892      	ldr	r2, [r2, #8]
 8001f88:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	6852      	ldr	r2, [r2, #4]
 8001f92:	605a      	str	r2, [r3, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d103      	bne.n	8001fac <vListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f04f 0200 	mov.w	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f103 32ff 	add.w	r2, r3, #4294967295
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	601a      	str	r2, [r3, #0]
}
 8001fc0:	f107 0714 	add.w	r7, r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop

08001fcc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f1a3 0304 	sub.w	r3, r3, #4
 8001fde:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fe6:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f1a3 0304 	sub.w	r3, r3, #4
 8001fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f1a3 0304 	sub.w	r3, r3, #4
 8001ffc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f1a3 0314 	sub.w	r3, r3, #20
 800200c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f1a3 0304 	sub.w	r3, r3, #4
 800201a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f06f 0202 	mvn.w	r2, #2
 8002022:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f1a3 0320 	sub.w	r3, r3, #32
 800202a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800202c:	68fb      	ldr	r3, [r7, #12]
}
 800202e:	4618      	mov	r0, r3
 8002030:	f107 0714 	add.w	r7, r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop

0800203c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800203c:	4b05      	ldr	r3, [pc, #20]	; (8002054 <pxCurrentTCBConst2>)
 800203e:	6819      	ldr	r1, [r3, #0]
 8002040:	6808      	ldr	r0, [r1, #0]
 8002042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002046:	f380 8809 	msr	PSP, r0
 800204a:	f04f 0000 	mov.w	r0, #0
 800204e:	f380 8811 	msr	BASEPRI, r0
 8002052:	4770      	bx	lr

08002054 <pxCurrentTCBConst2>:
 8002054:	200006b0 	.word	0x200006b0

08002058 <vPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void vPortStartFirstTask( void )
{
	__asm volatile(
 8002058:	4803      	ldr	r0, [pc, #12]	; (8002068 <vPortStartFirstTask+0x10>)
 800205a:	6800      	ldr	r0, [r0, #0]
 800205c:	6800      	ldr	r0, [r0, #0]
 800205e:	f380 8808 	msr	MSP, r0
 8002062:	b662      	cpsie	i
 8002064:	df00      	svc	0
 8002066:	bf00      	nop
 8002068:	e000ed08 	.word	0xe000ed08

0800206c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
	/* Make PendSV and SysTick the lowest priority interrupts. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8002070:	f64e 5320 	movw	r3, #60704	; 0xed20
 8002074:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002078:	f64e 5220 	movw	r2, #60704	; 0xed20
 800207c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 8002086:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8002088:	f64e 5320 	movw	r3, #60704	; 0xed20
 800208c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002090:	f64e 5220 	movw	r2, #60704	; 0xed20
 8002094:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002098:	6812      	ldr	r2, [r2, #0]
 800209a:	f042 427f 	orr.w	r2, r2, #4278190080	; 0xff000000
 800209e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80020a0:	f000 f89e 	bl	80021e0 <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80020a4:	f240 5330 	movw	r3, #1328	; 0x530
 80020a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80020b2:	f000 f8b5 	bl	8002220 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80020b6:	f64e 7334 	movw	r3, #61236	; 0xef34
 80020ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80020be:	f64e 7234 	movw	r2, #61236	; 0xef34
 80020c2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80020c6:	6812      	ldr	r2, [r2, #0]
 80020c8:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80020cc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80020ce:	f7ff ffc3 	bl	8002058 <vPortStartFirstTask>

	/* Should not get here! */
	return 0;
 80020d2:	f04f 0300 	mov.w	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop

080020dc <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80020e0:	f64e 5304 	movw	r3, #60676	; 0xed04
 80020e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80020e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020ec:	601a      	str	r2, [r3, #0]
}
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80020f8:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80020fc:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
 8002100:	f240 5330 	movw	r3, #1328	; 0x530
 8002104:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f103 0201 	add.w	r2, r3, #1
 800210e:	f240 5330 	movw	r3, #1328	; 0x530
 8002112:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002116:	601a      	str	r2, [r3, #0]
}
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop

08002120 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
 8002124:	f240 5330 	movw	r3, #1328	; 0x530
 8002128:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f103 32ff 	add.w	r2, r3, #4294967295
 8002132:	f240 5330 	movw	r3, #1328	; 0x530
 8002136:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800213a:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800213c:	f240 5330 	movw	r3, #1328	; 0x530
 8002140:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d103      	bne.n	8002152 <vPortExitCritical+0x32>
	{
		portENABLE_INTERRUPTS();
 800214a:	f04f 0000 	mov.w	r0, #0
 800214e:	f380 8811 	msr	BASEPRI, r0
	}
}
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr

08002158 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002158:	f3ef 8009 	mrs	r0, PSP
 800215c:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <pxCurrentTCBConst>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	f01e 0f10 	tst.w	lr, #16
 8002164:	bf08      	it	eq
 8002166:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800216a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800216e:	6010      	str	r0, [r2, #0]
 8002170:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002174:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8002178:	f380 8811 	msr	BASEPRI, r0
 800217c:	f7ff fce0 	bl	8001b40 <vTaskSwitchContext>
 8002180:	f04f 0000 	mov.w	r0, #0
 8002184:	f380 8811 	msr	BASEPRI, r0
 8002188:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800218c:	6819      	ldr	r1, [r3, #0]
 800218e:	6808      	ldr	r0, [r1, #0]
 8002190:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002194:	f01e 0f10 	tst.w	lr, #16
 8002198:	bf08      	it	eq
 800219a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800219e:	f380 8809 	msr	PSP, r0
 80021a2:	4770      	bx	lr

080021a4 <pxCurrentTCBConst>:
 80021a4:	200006b0 	.word	0x200006b0

080021a8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80021ae:	f64e 5304 	movw	r3, #60676	; 0xed04
 80021b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80021b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021ba:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80021bc:	f04f 0300 	mov.w	r3, #0
 80021c0:	607b      	str	r3, [r7, #4]
 80021c2:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80021c6:	f380 8811 	msr	BASEPRI, r0
	{
		vTaskIncrementTick();
 80021ca:	f7ff fbdd 	bl	8001988 <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
 80021ce:	f04f 0000 	mov.w	r0, #0
 80021d2:	f380 8811 	msr	BASEPRI, r0
}
 80021d6:	f107 0708 	add.w	r7, r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop

080021e0 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80021e4:	f24e 0314 	movw	r3, #57364	; 0xe014
 80021e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80021ec:	f240 5224 	movw	r2, #1316	; 0x524
 80021f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80021f4:	6811      	ldr	r1, [r2, #0]
 80021f6:	f644 52d3 	movw	r2, #19923	; 0x4dd3
 80021fa:	f2c1 0262 	movt	r2, #4194	; 0x1062
 80021fe:	fba2 0201 	umull	r0, r2, r2, r1
 8002202:	ea4f 1292 	mov.w	r2, r2, lsr #6
 8002206:	f102 32ff 	add.w	r2, r2, #4294967295
 800220a:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800220c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002210:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002214:	f04f 0207 	mov.w	r2, #7
 8002218:	601a      	str	r2, [r3, #0]
}
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002220:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002230 <vPortEnableVFP+0x10>
 8002224:	6801      	ldr	r1, [r0, #0]
 8002226:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800222a:	6001      	str	r1, [r0, #0]
 800222c:	4770      	bx	lr
 800222e:	0000      	.short	0x0000
 8002230:	e000ed88 	.word	0xe000ed88

08002234 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002234:	b480      	push	{r7}
 8002236:	b087      	sub	sp, #28
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800223e:	f04f 0300 	mov.w	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	f04f 0300 	mov.w	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	f04f 0300 	mov.w	r3, #0
 800224e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002250:	f04f 0300 	mov.w	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e086      	b.n	8002366 <GPIO_Init+0x132>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f04f 0201 	mov.w	r2, #1
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4013      	ands	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	429a      	cmp	r2, r3
 8002274:	d173      	bne.n	800235e <GPIO_Init+0x12a>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002280:	f04f 0103 	mov.w	r1, #3
 8002284:	fa01 f303 	lsl.w	r3, r1, r3
 8002288:	ea6f 0303 	mvn.w	r3, r3
 800228c:	401a      	ands	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	791b      	ldrb	r3, [r3, #4]
 800229a:	4619      	mov	r1, r3
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80022a2:	fa01 f303 	lsl.w	r3, r1, r3
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	791b      	ldrb	r3, [r3, #4]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d003      	beq.n	80022bc <GPIO_Init+0x88>
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	791b      	ldrb	r3, [r3, #4]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d134      	bne.n	8002326 <GPIO_Init+0xf2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80022c6:	f04f 0103 	mov.w	r1, #3
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	ea6f 0303 	mvn.w	r3, r3
 80022d2:	401a      	ands	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	795b      	ldrb	r3, [r3, #5]
 80022e0:	4619      	mov	r1, r3
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80022e8:	fa01 f303 	lsl.w	r3, r1, r3
 80022ec:	431a      	orrs	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	f04f 0101 	mov.w	r1, #1
 80022fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002302:	ea6f 0303 	mvn.w	r3, r3
 8002306:	401a      	ands	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	799b      	ldrb	r3, [r3, #6]
 8002314:	4619      	mov	r1, r3
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	b29b      	uxth	r3, r3
 800231a:	fa01 f303 	lsl.w	r3, r1, r3
 800231e:	b29b      	uxth	r3, r3
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	b29b      	uxth	r3, r3
 800232e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002332:	f04f 0103 	mov.w	r1, #3
 8002336:	fa01 f303 	lsl.w	r3, r1, r3
 800233a:	ea6f 0303 	mvn.w	r3, r3
 800233e:	401a      	ands	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68da      	ldr	r2, [r3, #12]
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	79db      	ldrb	r3, [r3, #7]
 800234c:	4619      	mov	r1, r3
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002354:	fa01 f303 	lsl.w	r3, r1, r3
 8002358:	431a      	orrs	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f103 0301 	add.w	r3, r3, #1
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	2b0f      	cmp	r3, #15
 800236a:	f67f af75 	bls.w	8002258 <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800236e:	f107 071c 	add.w	r7, r7, #28
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr

08002378 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002386:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f04f 0200 	mov.w	r2, #0
 8002396:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f04f 0200 	mov.w	r2, #0
 800239e:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	71da      	strb	r2, [r3, #7]
}
 80023a8:	f107 070c 	add.w	r7, r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop

080023b4 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	460a      	mov	r2, r1
 80023c0:	807a      	strh	r2, [r7, #2]
 80023c2:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80023ca:	f04f 0300 	mov.w	r3, #0
 80023ce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80023d0:	787a      	ldrb	r2, [r7, #1]
 80023d2:	887b      	ldrh	r3, [r7, #2]
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80023e2:	887b      	ldrh	r3, [r7, #2]
 80023e4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	461a      	mov	r2, r3
 80023ec:	887b      	ldrh	r3, [r7, #2]
 80023ee:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	4619      	mov	r1, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f101 0108 	add.w	r1, r1, #8
 80023fc:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002400:	887b      	ldrh	r3, [r7, #2]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800240a:	f04f 000f 	mov.w	r0, #15
 800240e:	fa00 f303 	lsl.w	r3, r0, r3
 8002412:	ea6f 0303 	mvn.w	r3, r3
 8002416:	4019      	ands	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f102 0208 	add.w	r2, r2, #8
 800241e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002422:	887b      	ldrh	r3, [r7, #2]
 8002424:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002428:	b29b      	uxth	r3, r3
 800242a:	461a      	mov	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f102 0208 	add.w	r2, r2, #8
 8002432:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4313      	orrs	r3, r2
 800243a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800243c:	887b      	ldrh	r3, [r7, #2]
 800243e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002442:	b29b      	uxth	r3, r3
 8002444:	461a      	mov	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f102 0208 	add.w	r2, r2, #8
 800244c:	68b9      	ldr	r1, [r7, #8]
 800244e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002452:	f107 0714 	add.w	r7, r7, #20
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800245c:	b480      	push	{r7}
 800245e:	b089      	sub	sp, #36	; 0x24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	61bb      	str	r3, [r7, #24]
 800246a:	f04f 0300 	mov.w	r3, #0
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	f04f 0300 	mov.w	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	f04f 0302 	mov.w	r3, #2
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	f04f 0300 	mov.w	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	f04f 0302 	mov.w	r3, #2
 8002486:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002488:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800248c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 030c 	and.w	r3, r3, #12
 8002496:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	2b04      	cmp	r3, #4
 800249c:	d00a      	beq.n	80024b4 <RCC_GetClocksFreq+0x58>
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d00f      	beq.n	80024c2 <RCC_GetClocksFreq+0x66>
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d160      	bne.n	8002568 <RCC_GetClocksFreq+0x10c>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80024ac:	f2c0 03f4 	movt	r3, #244	; 0xf4
 80024b0:	6013      	str	r3, [r2, #0]
      break;
 80024b2:	e060      	b.n	8002576 <RCC_GetClocksFreq+0x11a>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 80024ba:	f2c0 037a 	movt	r3, #122	; 0x7a
 80024be:	6013      	str	r3, [r2, #0]
      break;
 80024c0:	e059      	b.n	8002576 <RCC_GetClocksFreq+0x11a>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80024c2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80024c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024d0:	ea4f 5393 	mov.w	r3, r3, lsr #22
 80024d4:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024d6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80024da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024e4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d014      	beq.n	8002516 <RCC_GetClocksFreq+0xba>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80024ec:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 80024f0:	f2c0 037a 	movt	r3, #122	; 0x7a
 80024f4:	68ba      	ldr	r2, [r7, #8]
 80024f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80024fa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80024fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002502:	6859      	ldr	r1, [r3, #4]
 8002504:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002508:	400b      	ands	r3, r1
 800250a:	ea4f 1393 	mov.w	r3, r3, lsr #6
 800250e:	fb03 f302 	mul.w	r3, r3, r2
 8002512:	61fb      	str	r3, [r7, #28]
 8002514:	e013      	b.n	800253e <RCC_GetClocksFreq+0xe2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8002516:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800251a:	f2c0 03f4 	movt	r3, #244	; 0xf4
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	fbb3 f2f2 	udiv	r2, r3, r2
 8002524:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002528:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800252c:	6859      	ldr	r1, [r3, #4]
 800252e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002532:	400b      	ands	r3, r1
 8002534:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8002538:	fb03 f302 	mul.w	r3, r3, r2
 800253c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800253e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002542:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800254c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002550:	f103 0301 	add.w	r3, r3, #1
 8002554:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002558:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	601a      	str	r2, [r3, #0]
      break;
 8002566:	e006      	b.n	8002576 <RCC_GetClocksFreq+0x11a>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800256e:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8002572:	6013      	str	r3, [r2, #0]
      break;
 8002574:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8002576:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800257a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002584:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800258c:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800258e:	f240 5334 	movw	r3, #1332	; 0x534
 8002592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	189b      	adds	r3, r3, r2
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	b2db      	uxtb	r3, r3
 800259e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	fa22 f203 	lsr.w	r2, r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80025ae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80025b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80025bc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80025c4:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80025c6:	f240 5334 	movw	r3, #1332	; 0x534
 80025ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	189b      	adds	r3, r3, r2
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	fa22 f203 	lsr.w	r2, r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80025e6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80025ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80025f4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	ea4f 3353 	mov.w	r3, r3, lsr #13
 80025fc:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80025fe:	f240 5334 	movw	r3, #1332	; 0x534
 8002602:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	189b      	adds	r3, r3, r2
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	b2db      	uxtb	r3, r3
 800260e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	fa22 f203 	lsr.w	r2, r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	60da      	str	r2, [r3, #12]
}
 800261e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr

08002628 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00c      	beq.n	8002654 <RCC_AHB1PeriphClockCmd+0x2c>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800263a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800263e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002642:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002646:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800264a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	430a      	orrs	r2, r1
 8002650:	631a      	str	r2, [r3, #48]	; 0x30
 8002652:	e00d      	b.n	8002670 <RCC_AHB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8002654:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002658:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800265c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002660:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002664:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	ea6f 0202 	mvn.w	r2, r2
 800266c:	400a      	ands	r2, r1
 800266e:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8002670:	f107 070c 	add.w	r7, r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop

0800267c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002688:	78fb      	ldrb	r3, [r7, #3]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00c      	beq.n	80026a8 <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800268e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002692:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002696:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800269a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800269e:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	641a      	str	r2, [r3, #64]	; 0x40
 80026a6:	e00d      	b.n	80026c4 <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80026a8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80026ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80026b0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80026b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80026b8:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	ea6f 0202 	mvn.w	r2, r2
 80026c0:	400a      	ands	r2, r1
 80026c2:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 80026c4:	f107 070c 	add.w	r7, r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop

080026d0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d01f      	beq.n	8002734 <TIM_TimeBaseInit+0x64>
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026fa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80026fe:	429a      	cmp	r2, r3
 8002700:	d018      	beq.n	8002734 <TIM_TimeBaseInit+0x64>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002708:	d014      	beq.n	8002734 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002710:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002714:	429a      	cmp	r2, r3
 8002716:	d00d      	beq.n	8002734 <TIM_TimeBaseInit+0x64>
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800271e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002722:	429a      	cmp	r2, r3
 8002724:	d006      	beq.n	8002734 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800272c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002730:	429a      	cmp	r2, r3
 8002732:	d108      	bne.n	8002746 <TIM_TimeBaseInit+0x76>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002734:	89fb      	ldrh	r3, [r7, #14]
 8002736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800273a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	885a      	ldrh	r2, [r3, #2]
 8002740:	89fb      	ldrh	r3, [r7, #14]
 8002742:	4313      	orrs	r3, r2
 8002744:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800274c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002750:	429a      	cmp	r2, r3
 8002752:	d00f      	beq.n	8002774 <TIM_TimeBaseInit+0xa4>
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800275a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800275e:	429a      	cmp	r2, r3
 8002760:	d008      	beq.n	8002774 <TIM_TimeBaseInit+0xa4>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002762:	89fb      	ldrh	r3, [r7, #14]
 8002764:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002768:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	891a      	ldrh	r2, [r3, #8]
 800276e:	89fb      	ldrh	r3, [r7, #14]
 8002770:	4313      	orrs	r3, r2
 8002772:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	89fa      	ldrh	r2, [r7, #14]
 8002778:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	881a      	ldrh	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	f04f 0300 	mov.w	r3, #0
 8002790:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002794:	429a      	cmp	r2, r3
 8002796:	d006      	beq.n	80027a6 <TIM_TimeBaseInit+0xd6>
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800279e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d104      	bne.n	80027b0 <TIM_TimeBaseInit+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	7a9b      	ldrb	r3, [r3, #10]
 80027aa:	461a      	mov	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f04f 0201 	mov.w	r2, #1
 80027b6:	829a      	strh	r2, [r3, #20]
}
 80027b8:	f107 0714 	add.w	r7, r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop

080027c4 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f04f 32ff 	mov.w	r2, #4294967295
 80027d2:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f04f 0200 	mov.w	r2, #0
 80027da:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f04f 0200 	mov.w	r2, #0
 80027e2:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f04f 0200 	mov.w	r2, #0
 80027ea:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	729a      	strb	r2, [r3, #10]
}
 80027f4:	f107 070c 	add.w	r7, r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop

08002800 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	460b      	mov	r3, r1
 800280a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800280c:	78fb      	ldrb	r3, [r7, #3]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d008      	beq.n	8002824 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	881b      	ldrh	r3, [r3, #0]
 8002816:	b29b      	uxth	r3, r3
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	801a      	strh	r2, [r3, #0]
 8002822:	e007      	b.n	8002834 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	b29b      	uxth	r3, r3
 800282a:	f023 0301 	bic.w	r3, r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	801a      	strh	r2, [r3, #0]
  }
}
 8002834:	f107 070c 	add.w	r7, r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop

08002840 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800284a:	f04f 0300 	mov.w	r3, #0
 800284e:	817b      	strh	r3, [r7, #10]
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	81fb      	strh	r3, [r7, #14]
 8002856:	f04f 0300 	mov.w	r3, #0
 800285a:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	8c1b      	ldrh	r3, [r3, #32]
 8002860:	b29b      	uxth	r3, r3
 8002862:	f023 0301 	bic.w	r3, r3, #1
 8002866:	b29a      	uxth	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	8c1b      	ldrh	r3, [r3, #32]
 8002870:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	889b      	ldrh	r3, [r3, #4]
 8002876:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	8b1b      	ldrh	r3, [r3, #24]
 800287c:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 800287e:	897b      	ldrh	r3, [r7, #10]
 8002880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002884:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8002886:	897b      	ldrh	r3, [r7, #10]
 8002888:	f023 0303 	bic.w	r3, r3, #3
 800288c:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	881a      	ldrh	r2, [r3, #0]
 8002892:	897b      	ldrh	r3, [r7, #10]
 8002894:	4313      	orrs	r3, r2
 8002896:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002898:	89fb      	ldrh	r3, [r7, #14]
 800289a:	f023 0302 	bic.w	r3, r3, #2
 800289e:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	899a      	ldrh	r2, [r3, #12]
 80028a4:	89fb      	ldrh	r3, [r7, #14]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	885a      	ldrh	r2, [r3, #2]
 80028ae:	89fb      	ldrh	r3, [r7, #14]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	f04f 0300 	mov.w	r3, #0
 80028ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80028be:	429a      	cmp	r2, r3
 80028c0:	d006      	beq.n	80028d0 <TIM_OC1Init+0x90>
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d123      	bne.n	8002918 <TIM_OC1Init+0xd8>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80028d0:	89fb      	ldrh	r3, [r7, #14]
 80028d2:	f023 0308 	bic.w	r3, r3, #8
 80028d6:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	89da      	ldrh	r2, [r3, #14]
 80028dc:	89fb      	ldrh	r3, [r7, #14]
 80028de:	4313      	orrs	r3, r2
 80028e0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80028e2:	89fb      	ldrh	r3, [r7, #14]
 80028e4:	f023 0304 	bic.w	r3, r3, #4
 80028e8:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	889a      	ldrh	r2, [r3, #4]
 80028ee:	89fb      	ldrh	r3, [r7, #14]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80028f4:	89bb      	ldrh	r3, [r7, #12]
 80028f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028fa:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80028fc:	89bb      	ldrh	r3, [r7, #12]
 80028fe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002902:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	8a1a      	ldrh	r2, [r3, #16]
 8002908:	89bb      	ldrh	r3, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	8a5a      	ldrh	r2, [r3, #18]
 8002912:	89bb      	ldrh	r3, [r7, #12]
 8002914:	4313      	orrs	r3, r2
 8002916:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	89ba      	ldrh	r2, [r7, #12]
 800291c:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	897a      	ldrh	r2, [r7, #10]
 8002922:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	89fa      	ldrh	r2, [r7, #14]
 8002930:	841a      	strh	r2, [r3, #32]
}
 8002932:	f107 0714 	add.w	r7, r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr

0800293c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	817b      	strh	r3, [r7, #10]
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	81fb      	strh	r3, [r7, #14]
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	8c1b      	ldrh	r3, [r3, #32]
 800295c:	b29b      	uxth	r3, r3
 800295e:	f023 0310 	bic.w	r3, r3, #16
 8002962:	b29a      	uxth	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	8c1b      	ldrh	r3, [r3, #32]
 800296c:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	889b      	ldrh	r3, [r3, #4]
 8002972:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	8b1b      	ldrh	r3, [r3, #24]
 8002978:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 800297a:	897b      	ldrh	r3, [r7, #10]
 800297c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002980:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8002982:	897b      	ldrh	r3, [r7, #10]
 8002984:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002988:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002992:	b29a      	uxth	r2, r3
 8002994:	897b      	ldrh	r3, [r7, #10]
 8002996:	4313      	orrs	r3, r2
 8002998:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800299a:	89fb      	ldrh	r3, [r7, #14]
 800299c:	f023 0320 	bic.w	r3, r3, #32
 80029a0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	899b      	ldrh	r3, [r3, #12]
 80029a6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	89fb      	ldrh	r3, [r7, #14]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	885b      	ldrh	r3, [r3, #2]
 80029b6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	89fb      	ldrh	r3, [r7, #14]
 80029be:	4313      	orrs	r3, r2
 80029c0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	f04f 0300 	mov.w	r3, #0
 80029c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d006      	beq.n	80029de <TIM_OC2Init+0xa2>
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80029da:	429a      	cmp	r2, r3
 80029dc:	d12f      	bne.n	8002a3e <TIM_OC2Init+0x102>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80029de:	89fb      	ldrh	r3, [r7, #14]
 80029e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029e4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	89db      	ldrh	r3, [r3, #14]
 80029ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	89fb      	ldrh	r3, [r7, #14]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80029f6:	89fb      	ldrh	r3, [r7, #14]
 80029f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029fc:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	889b      	ldrh	r3, [r3, #4]
 8002a02:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	89fb      	ldrh	r3, [r7, #14]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8002a0e:	89bb      	ldrh	r3, [r7, #12]
 8002a10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a14:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8002a16:	89bb      	ldrh	r3, [r7, #12]
 8002a18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a1c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	8a1b      	ldrh	r3, [r3, #16]
 8002a22:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	89bb      	ldrh	r3, [r7, #12]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	8a5b      	ldrh	r3, [r3, #18]
 8002a32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	89bb      	ldrh	r3, [r7, #12]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	89ba      	ldrh	r2, [r7, #12]
 8002a42:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	897a      	ldrh	r2, [r7, #10]
 8002a48:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	689a      	ldr	r2, [r3, #8]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	89fa      	ldrh	r2, [r7, #14]
 8002a56:	841a      	strh	r2, [r3, #32]
}
 8002a58:	f107 0714 	add.w	r7, r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop

08002a64 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	817b      	strh	r3, [r7, #10]
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	81fb      	strh	r3, [r7, #14]
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	8c1b      	ldrh	r3, [r3, #32]
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	8c1b      	ldrh	r3, [r3, #32]
 8002a94:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	889b      	ldrh	r3, [r3, #4]
 8002a9a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	8b9b      	ldrh	r3, [r3, #28]
 8002aa0:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8002aa2:	897b      	ldrh	r3, [r7, #10]
 8002aa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aa8:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8002aaa:	897b      	ldrh	r3, [r7, #10]
 8002aac:	f023 0303 	bic.w	r3, r3, #3
 8002ab0:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	881a      	ldrh	r2, [r3, #0]
 8002ab6:	897b      	ldrh	r3, [r7, #10]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8002abc:	89fb      	ldrh	r3, [r7, #14]
 8002abe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ac2:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	899b      	ldrh	r3, [r3, #12]
 8002ac8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	89fb      	ldrh	r3, [r7, #14]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	885b      	ldrh	r3, [r3, #2]
 8002ad8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	89fb      	ldrh	r3, [r7, #14]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	f04f 0300 	mov.w	r3, #0
 8002aea:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d006      	beq.n	8002b00 <TIM_OC3Init+0x9c>
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002af8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d12f      	bne.n	8002b60 <TIM_OC3Init+0xfc>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8002b00:	89fb      	ldrh	r3, [r7, #14]
 8002b02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b06:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	89db      	ldrh	r3, [r3, #14]
 8002b0c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	89fb      	ldrh	r3, [r7, #14]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8002b18:	89fb      	ldrh	r3, [r7, #14]
 8002b1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b1e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	889b      	ldrh	r3, [r3, #4]
 8002b24:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	89fb      	ldrh	r3, [r7, #14]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8002b30:	89bb      	ldrh	r3, [r7, #12]
 8002b32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b36:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8002b38:	89bb      	ldrh	r3, [r7, #12]
 8002b3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b3e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	8a1b      	ldrh	r3, [r3, #16]
 8002b44:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	89bb      	ldrh	r3, [r7, #12]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	8a5b      	ldrh	r3, [r3, #18]
 8002b54:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	89bb      	ldrh	r3, [r7, #12]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	89ba      	ldrh	r2, [r7, #12]
 8002b64:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	897a      	ldrh	r2, [r7, #10]
 8002b6a:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	89fa      	ldrh	r2, [r7, #14]
 8002b78:	841a      	strh	r2, [r3, #32]
}
 8002b7a:	f107 0714 	add.w	r7, r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002b8e:	f04f 0300 	mov.w	r3, #0
 8002b92:	81bb      	strh	r3, [r7, #12]
 8002b94:	f04f 0300 	mov.w	r3, #0
 8002b98:	817b      	strh	r3, [r7, #10]
 8002b9a:	f04f 0300 	mov.w	r3, #0
 8002b9e:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	8c1b      	ldrh	r3, [r3, #32]
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	8c1b      	ldrh	r3, [r3, #32]
 8002bb4:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	889b      	ldrh	r3, [r3, #4]
 8002bba:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	8b9b      	ldrh	r3, [r3, #28]
 8002bc0:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8002bc2:	89bb      	ldrh	r3, [r7, #12]
 8002bc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bc8:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8002bca:	89bb      	ldrh	r3, [r7, #12]
 8002bcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bd0:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	881b      	ldrh	r3, [r3, #0]
 8002bd6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	89bb      	ldrh	r3, [r7, #12]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8002be2:	897b      	ldrh	r3, [r7, #10]
 8002be4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002be8:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	899b      	ldrh	r3, [r3, #12]
 8002bee:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	897b      	ldrh	r3, [r7, #10]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	885b      	ldrh	r3, [r3, #2]
 8002bfe:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	897b      	ldrh	r3, [r7, #10]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d006      	beq.n	8002c26 <TIM_OC4Init+0xa2>
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c1e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d10b      	bne.n	8002c3e <TIM_OC4Init+0xba>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8002c26:	89fb      	ldrh	r3, [r7, #14]
 8002c28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c2c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	8a1b      	ldrh	r3, [r3, #16]
 8002c32:	ea4f 1383 	mov.w	r3, r3, lsl #6
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	89fb      	ldrh	r3, [r7, #14]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	89fa      	ldrh	r2, [r7, #14]
 8002c42:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	89ba      	ldrh	r2, [r7, #12]
 8002c48:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	897a      	ldrh	r2, [r7, #10]
 8002c56:	841a      	strh	r2, [r3, #32]
}
 8002c58:	f107 0714 	add.w	r7, r7, #20
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop

08002c64 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f04f 0200 	mov.w	r2, #0
 8002ca2:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	825a      	strh	r2, [r3, #18]
}
 8002cac:	f107 070c 	add.w	r7, r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop

08002cb8 <register_fini>:
 8002cb8:	f240 0300 	movw	r3, #0
 8002cbc:	f2c0 0300 	movt	r3, #0
 8002cc0:	b12b      	cbz	r3, 8002cce <register_fini+0x16>
 8002cc2:	f640 00ed 	movw	r0, #2285	; 0x8ed
 8002cc6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002cca:	f7fd be09 	b.w	80008e0 <atexit>
 8002cce:	4770      	bx	lr
 8002cd0:	006d7770 	.word	0x006d7770
 8002cd4:	454c4449 	.word	0x454c4449
 8002cd8:	00000000 	.word	0x00000000
 8002cdc:	00000a0d 	.word	0x00000a0d
 8002ce0:	20207525 	.word	0x20207525
 8002ce4:	20206325 	.word	0x20206325
 8002ce8:	36312d25 	.word	0x36312d25
 8002cec:	20202073 	.word	0x20202073
 8002cf0:	20202020 	.word	0x20202020
 8002cf4:	30202020 	.word	0x30202020
 8002cf8:	30202020 	.word	0x30202020
 8002cfc:	20202525 	.word	0x20202525
 8002d00:	0d753525 	.word	0x0d753525
 8002d04:	0000000a 	.word	0x0000000a
 8002d08:	20207525 	.word	0x20207525
 8002d0c:	20206325 	.word	0x20206325
 8002d10:	36312d25 	.word	0x36312d25
 8002d14:	31252073 	.word	0x31252073
 8002d18:	25207530 	.word	0x25207530
 8002d1c:	25257533 	.word	0x25257533
 8002d20:	35252020 	.word	0x35252020
 8002d24:	000a0d75 	.word	0x000a0d75
 8002d28:	20207525 	.word	0x20207525
 8002d2c:	20206325 	.word	0x20206325
 8002d30:	36312d25 	.word	0x36312d25
 8002d34:	31252073 	.word	0x31252073
 8002d38:	20207530 	.word	0x20207530
 8002d3c:	2525313c 	.word	0x2525313c
 8002d40:	35252020 	.word	0x35252020
 8002d44:	000a0d75 	.word	0x000a0d75

08002d48 <_global_impure_ptr>:
 8002d48:	20000004                                ... 

08002d4c <__sf_fake_stderr>:
 8002d4c:	00000000 00000000 00000000 00000000     ................
 8002d5c:	00000000 00000000 00000000 00000000     ................

08002d6c <__sf_fake_stdout>:
 8002d6c:	00000000 00000000 00000000 00000000     ................
 8002d7c:	00000000 00000000 00000000 00000000     ................

08002d8c <__sf_fake_stdin>:
 8002d8c:	00000000 00000000 00000000 00000000     ................
 8002d9c:	00000000 00000000 00000000 00000000     ................
 8002dac:	00000043                                C...

08002db0 <_init>:
 8002db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db2:	bf00      	nop
 8002db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002db6:	bc08      	pop	{r3}
 8002db8:	469e      	mov	lr, r3
 8002dba:	4770      	bx	lr

08002dbc <_fini>:
 8002dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbe:	bf00      	nop
 8002dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc2:	bc08      	pop	{r3}
 8002dc4:	469e      	mov	lr, r3
 8002dc6:	4770      	bx	lr
