F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/audio_clk_synthesis.vhd {1 {vcom -work work -93 -explicit F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/audio_clk_synthesis.vhd
Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vcomponents
-- Compiling entity audio_clk
-- Compiling architecture structure of audio_clk
-- Loading entity gnd
-- Loading package vital_primitives
-- Loading entity lut4_l
-- Loading entity xorcy
-- Loading entity lut2
-- Loading entity lut2_l
-- Loading entity lut1
-- Loading entity lut3
-- Loading entity lut4
-- Loading entity vcc
-- Loading entity fdce
-- Loading entity muxcy
-- Loading entity lut1_l
-- Loading entity obuf
-- Loading entity inv
-- Loading entity lut3_l
-- Loading entity lut2_d
-- Loading entity lut4_d
-- Loading entity ld
-- Loading entity lut3_d
-- Loading entity fdc
-- Loading entity fdpe
-- Loading entity bufgp
-- Loading entity ibuf
-- Loading entity bufg
-- Loading entity muxf5

} {} {}} F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/testbench.vhd {1 {vcom -work work -93 -explicit F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/testbench.vhd
Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package vital_timing
-- Loading package vcomponents
-- Compiling entity testbench
-- Compiling architecture a of testbench
-- Loading entity stimuli
-- Loading entity audio_clk
-- Compiling configuration test
-- Loading entity testbench
-- Loading architecture a of testbench

} {} {}} F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/pack_even_parity_bit.vhd {1 {vcom -work work -93 -explicit F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/pack_even_parity_bit.vhd
Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package pack_even_parity_bit
-- Compiling package body pack_even_parity_bit
-- Loading package pack_even_parity_bit

} {} {}} F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/stimuli.vhd {1 {vcom -work work -93 -explicit F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/stimuli.vhd
Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity stimuli
-- Compiling architecture behavioral of stimuli

} {} {}}
