[2025-09-16 23:48:28] START suite=qualcomm_srv trace=srv323_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv323_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3325761 heartbeat IPC: 3.007 cumulative IPC: 3.007 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6150702 cumulative IPC: 3.252 (Simulation time: 00 hr 01 min 22 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6150702 cumulative IPC: 3.252 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 6150703 heartbeat IPC: 3.54 cumulative IPC: 5 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 11778323 heartbeat IPC: 1.777 cumulative IPC: 1.777 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 17578923 heartbeat IPC: 1.724 cumulative IPC: 1.75 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 23262759 heartbeat IPC: 1.759 cumulative IPC: 1.753 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 28826186 heartbeat IPC: 1.797 cumulative IPC: 1.764 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 34564196 heartbeat IPC: 1.743 cumulative IPC: 1.76 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 39968018 heartbeat IPC: 1.851 cumulative IPC: 1.774 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 45625215 heartbeat IPC: 1.768 cumulative IPC: 1.773 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 51237092 heartbeat IPC: 1.782 cumulative IPC: 1.774 (Simulation time: 00 hr 08 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv323_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000023 cycles: 56694890 heartbeat IPC: 1.832 cumulative IPC: 1.781 (Simulation time: 00 hr 09 min 41 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 55855896 cumulative IPC: 1.79 (Simulation time: 00 hr 10 min 34 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 55855896 cumulative IPC: 1.79 (Simulation time: 00 hr 10 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv323_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79 instructions: 100000003 cycles: 55855896
CPU 0 Branch Prediction Accuracy: 97.06% MPKI: 5.371 Average ROB Occupancy at Mispredict: 86.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00029
BRANCH_INDIRECT: 0.007
BRANCH_CONDITIONAL: 5.362
BRANCH_DIRECT_CALL: 0.00045
BRANCH_INDIRECT_CALL: 0.00144
BRANCH_RETURN: 0.00025


====Backend Stall Breakdown====
ROB_STALL: 758066
LQ_STALL: 5
SQ_STALL: 1360159


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.40819
REPLAY_LOAD: 94.01778
NON_REPLAY_LOAD: 11.430608

== Total ==
ADDR_TRANS: 141249
REPLAY_LOAD: 126924
NON_REPLAY_LOAD: 489893

== Counts ==
ADDR_TRANS: 1100
REPLAY_LOAD: 1350
NON_REPLAY_LOAD: 42858

cpu0->cpu0_STLB TOTAL        ACCESS:     945880 HIT:     902959 MISS:      42921 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     945880 HIT:     902959 MISS:      42921 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 182.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     721236 HIT:     401303 MISS:     319933 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     469891 HIT:     288926 MISS:     180965 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      65788 HIT:       6774 MISS:      59014 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      88926 HIT:      88531 MISS:        395 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96631 HIT:      17072 MISS:      79559 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14963266 HIT:   14554374 MISS:     408892 MSHR_MERGE:     127518
cpu0->cpu0_L1I LOAD         ACCESS:   14963266 HIT:   14554374 MISS:     408892 MSHR_MERGE:     127518
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27034556 HIT:   26213037 MISS:     821519 MSHR_MERGE:     470578
cpu0->cpu0_L1D LOAD         ACCESS:   14911524 HIT:   14526230 MISS:     385294 MSHR_MERGE:     196774
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12019830 HIT:   11680525 MISS:     339305 MSHR_MERGE:     273515
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103202 HIT:       6282 MISS:      96920 MSHR_MERGE:        289
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12771412 HIT:   12668348 MISS:     103064 MSHR_MERGE:      59250
cpu0->cpu0_ITLB LOAD         ACCESS:   12771412 HIT:   12668348 MISS:     103064 MSHR_MERGE:      59250
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.73 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24903364 HIT:   23582655 MISS:    1320709 MSHR_MERGE:     418643
cpu0->cpu0_DTLB LOAD         ACCESS:   24903364 HIT:   23582655 MISS:    1320709 MSHR_MERGE:     418643
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.23 cycles
cpu0->LLC TOTAL        ACCESS:     398291 HIT:     169344 MISS:     228947 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     180965 HIT:      47235 MISS:     133730 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      59014 HIT:      15133 MISS:      43881 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      78753 HIT:      78559 MISS:        194 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79559 HIT:      28417 MISS:      51142 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6855
  ROW_BUFFER_MISS:     221803
  AVG DBUS CONGESTED CYCLE: 6.369
Channel 0 WQ ROW_BUFFER_HIT:      10945
  ROW_BUFFER_MISS:      48157
  FULL:          0
Channel 0 REFRESHES ISSUED:       4655

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1034123        10886         7459        25991
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          214          373         2835         7849
  STLB miss resolved @ L2C                0          530         2380         5312        22136
  STLB miss resolved @ LLC                0          813         4263         5289        24578
  STLB miss resolved @ MEM                0         1197         7965        16624        47102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27946         2191        50663         2672         1218
---------------------------------------------------------------
  STLB miss resolved @ L1D               30            4           67          561          328
  STLB miss resolved @ L2C               19           36           39          158           58
  STLB miss resolved @ LLC               46           29          158         1618          452
  STLB miss resolved @ MEM               21            6           80          923          845
[2025-09-16 23:59:03] END   suite=qualcomm_srv trace=srv323_ap (rc=0)
