ENTITY ula IS
    PORT (
	a : in std_logic_vector (3 downto 0) ; 
	b : in std_logic_vector (3 downto 0) ; 
	o : inout std_logic_vector (3 downto 0) ; 
	sel : in std_logic_vector (2 downto 0)
    ) ;
END ula ;
