#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f6b364d390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f6b372e990 .scope module, "adder_fu_tb" "adder_fu_tb" 3 3;
 .timescale -9 -12;
P_000001f6b3643b50 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
v000001f6b36a3fc0_0 .array/port v000001f6b36a3fc0, 0;
L_000001f6b3629d60 .functor BUFZ 16, v000001f6b36a3fc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a3fc0_1 .array/port v000001f6b36a3fc0, 1;
L_000001f6b362a2a0 .functor BUFZ 16, v000001f6b36a3fc0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a3fc0_2 .array/port v000001f6b36a3fc0, 2;
L_000001f6b362a0e0 .functor BUFZ 16, v000001f6b36a3fc0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a3fc0_3 .array/port v000001f6b36a3fc0, 3;
L_000001f6b3629ba0 .functor BUFZ 16, v000001f6b36a3fc0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a3fc0_4 .array/port v000001f6b36a3fc0, 4;
L_000001f6b362a460 .functor BUFZ 16, v000001f6b36a3fc0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a3fc0_5 .array/port v000001f6b36a3fc0, 5;
L_000001f6b3629b30 .functor BUFZ 16, v000001f6b36a3fc0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a3fc0_6 .array/port v000001f6b36a3fc0, 6;
L_000001f6b3629c10 .functor BUFZ 16, v000001f6b36a3fc0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a3fc0_7 .array/port v000001f6b36a3fc0, 7;
L_000001f6b3629e40 .functor BUFZ 16, v000001f6b36a3fc0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f6b3629c80 .functor BUFZ 16, v000001f6b3649c10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f6b3629cf0 .functor BUFZ 16, v000001f6b36a2240_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f6b3629eb0 .functor BUFZ 16, v000001f6b36a2560_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f6b3629f20 .functor BUFZ 16, v000001f6b36a37a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6b36a4740_0 .net "carry_out_final", 0 0, v000001f6b36a3980_0;  1 drivers
v000001f6b36a3e80_0 .var "clk", 0 0;
v000001f6b36a3f20_0 .var "config_tb", 1 0;
v000001f6b36a3fc0 .array "inputs", 0 7, 15 0;
v000001f6b36a4e20_0 .var "on_off", 0 0;
v000001f6b36a47e0 .array "outputs", 0 3;
v000001f6b36a47e0_0 .net v000001f6b36a47e0 0, 15 0, L_000001f6b3629c80; 1 drivers
v000001f6b36a47e0_1 .net v000001f6b36a47e0 1, 15 0, L_000001f6b3629cf0; 1 drivers
v000001f6b36a47e0_2 .net v000001f6b36a47e0 2, 15 0, L_000001f6b3629eb0; 1 drivers
v000001f6b36a47e0_3 .net v000001f6b36a47e0 3, 15 0, L_000001f6b3629f20; 1 drivers
v000001f6b36a3520_0 .var "reset", 0 0;
S_000001f6b372eb20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_000001f6b372e990;
 .timescale -9 -12;
v000001f6b3613cb0_0 .var/2s "i", 31 0;
S_000001f6b361c3a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 51, 3 51 0, S_000001f6b372e990;
 .timescale -9 -12;
v000001f6b36126b0_0 .var/2s "i", 31 0;
S_000001f6b361c530 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 67, 3 67 0, S_000001f6b372e990;
 .timescale -9 -12;
v000001f6b36110a0_0 .var/2s "i", 31 0;
S_000001f6b37267e0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 71, 3 71 0, S_000001f6b372e990;
 .timescale -9 -12;
v000001f6b360fea0_0 .var/2s "i", 31 0;
S_000001f6b3726970 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 87, 3 87 0, S_000001f6b372e990;
 .timescale -9 -12;
v000001f6b3726fd0_0 .var/2s "i", 31 0;
S_000001f6b3726b00 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 91, 3 91 0, S_000001f6b372e990;
 .timescale -9 -12;
v000001f6b3726db0_0 .var/2s "i", 31 0;
S_000001f6b36a1a20 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 99, 3 99 0, S_000001f6b372e990;
 .timescale -9 -12;
v000001f6b364aa90_0 .var/2s "i", 31 0;
S_000001f6b36a1bb0 .scope module, "uut" "adder_fu" 3 15, 4 5 0, S_000001f6b372e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 128 "inputs";
    .port_info 3 /INPUT 1 "on_off";
    .port_info 4 /INPUT 2 "config_in";
    .port_info 5 /OUTPUT 64 "outputs";
    .port_info 6 /OUTPUT 1 "carry_out_final";
P_000001f6b3643110 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v000001f6b36a50a0_0 .var "a1_on_off", 0 0;
v000001f6b36a38e0_0 .var "a2_on_off", 0 0;
v000001f6b36a3480_0 .var "a3_on_off", 0 0;
v000001f6b36a3d40_0 .var "a4_on_off", 0 0;
v000001f6b36a4380_0 .net "ack1", 0 0, v000001f6b3614070_0;  1 drivers
v000001f6b36a3ac0_0 .net "ack2", 0 0, v000001f6b36a2c40_0;  1 drivers
v000001f6b36a4560_0 .net "ack3", 0 0, v000001f6b36a2880_0;  1 drivers
v000001f6b36a4600_0 .net "ack4", 0 0, v000001f6b36a2ba0_0;  1 drivers
v000001f6b36a46a0_0 .net "carry1", 0 0, v000001f6b36143c0_0;  1 drivers
v000001f6b36a3700_0 .net "carry2", 0 0, v000001f6b36a1f20_0;  1 drivers
v000001f6b36a5140_0 .net "carry3", 0 0, v000001f6b36a2600_0;  1 drivers
v000001f6b36a41a0_0 .net "carry4", 0 0, v000001f6b36a5280_0;  1 drivers
v000001f6b36a3980_0 .var "carry_out_final", 0 0;
v000001f6b36a3a20_0 .net "clk", 0 0, v000001f6b36a3e80_0;  1 drivers
v000001f6b36a4d80_0 .net "config_in", 1 0, v000001f6b36a3f20_0;  1 drivers
v000001f6b36a4c40 .array "inputs", 0 7;
v000001f6b36a4c40_0 .net v000001f6b36a4c40 0, 15 0, L_000001f6b3629d60; 1 drivers
v000001f6b36a4c40_1 .net v000001f6b36a4c40 1, 15 0, L_000001f6b362a2a0; 1 drivers
v000001f6b36a4c40_2 .net v000001f6b36a4c40 2, 15 0, L_000001f6b362a0e0; 1 drivers
v000001f6b36a4c40_3 .net v000001f6b36a4c40 3, 15 0, L_000001f6b3629ba0; 1 drivers
v000001f6b36a4c40_4 .net v000001f6b36a4c40 4, 15 0, L_000001f6b362a460; 1 drivers
v000001f6b36a4c40_5 .net v000001f6b36a4c40 5, 15 0, L_000001f6b3629b30; 1 drivers
v000001f6b36a4c40_6 .net v000001f6b36a4c40 6, 15 0, L_000001f6b3629c10; 1 drivers
v000001f6b36a4c40_7 .net v000001f6b36a4c40 7, 15 0, L_000001f6b3629e40; 1 drivers
v000001f6b36a4f60_0 .net "on_off", 0 0, v000001f6b36a4e20_0;  1 drivers
v000001f6b36a3b60 .array "outputs", 0 3;
v000001f6b36a3b60_0 .net v000001f6b36a3b60 0, 15 0, v000001f6b3649c10_0; 1 drivers
v000001f6b36a3b60_1 .net v000001f6b36a3b60 1, 15 0, v000001f6b36a2240_0; 1 drivers
v000001f6b36a3b60_2 .net v000001f6b36a3b60 2, 15 0, v000001f6b36a2560_0; 1 drivers
v000001f6b36a3b60_3 .net v000001f6b36a3b60 3, 15 0, v000001f6b36a37a0_0; 1 drivers
v000001f6b36a3de0_0 .net "reset", 0 0, v000001f6b36a3520_0;  1 drivers
L_000001f6b36a4880 .part v000001f6b36a3f20_0, 0, 1;
L_000001f6b36a4ce0 .part v000001f6b36a3f20_0, 1, 1;
L_000001f6b36a4240 .part v000001f6b36a3f20_0, 0, 1;
S_000001f6b36a1d40 .scope module, "adder1" "half_adder" 4 59, 5 1 0, S_000001f6b36a1bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /OUTPUT 16 "c";
    .port_info 5 /OUTPUT 1 "carry_out";
    .port_info 6 /OUTPUT 1 "ack";
    .port_info 7 /INPUT 1 "on_off";
P_000001f6b36431d0 .param/l "width" 0 5 1, +C4<00000000000000000000000000010000>;
v000001f6b3648780_0 .net "a", 15 0, L_000001f6b3629d60;  alias, 1 drivers
v000001f6b3614070_0 .var "ack", 0 0;
v000001f6b37271f0_0 .net "b", 15 0, L_000001f6b362a2a0;  alias, 1 drivers
v000001f6b3649c10_0 .var "c", 15 0;
v000001f6b36143c0_0 .var "carry_out", 0 0;
v000001f6b36a2100_0 .net "clk", 0 0, v000001f6b36a3e80_0;  alias, 1 drivers
v000001f6b36a21a0_0 .net "on_off", 0 0, v000001f6b36a50a0_0;  1 drivers
v000001f6b36a2d80_0 .net "reset", 0 0, v000001f6b36a3520_0;  alias, 1 drivers
E_000001f6b3643e10 .event posedge, v000001f6b36a2100_0;
S_000001f6b36a2ee0 .scope module, "adder2" "full_adder" 4 70, 6 1 0, S_000001f6b36a1bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_000001f6b3643190 .param/l "width" 0 6 1, +C4<00000000000000000000000000010000>;
v000001f6b36a2e20_0 .net "a", 15 0, L_000001f6b362a0e0;  alias, 1 drivers
v000001f6b36a2c40_0 .var "ack", 0 0;
v000001f6b36a22e0_0 .net "b", 15 0, L_000001f6b3629ba0;  alias, 1 drivers
v000001f6b36a2240_0 .var "c", 15 0;
v000001f6b36a2920_0 .net "carry_in", 0 0, v000001f6b36143c0_0;  alias, 1 drivers
v000001f6b36a24c0_0 .net "carry_listen", 0 0, L_000001f6b36a4880;  1 drivers
v000001f6b36a1f20_0 .var "carry_out", 0 0;
v000001f6b36a2b00_0 .net "clk", 0 0, v000001f6b36a3e80_0;  alias, 1 drivers
v000001f6b36a27e0_0 .net "on_off", 0 0, v000001f6b36a38e0_0;  1 drivers
v000001f6b36a2ce0_0 .net "reset", 0 0, v000001f6b36a3520_0;  alias, 1 drivers
S_000001f6b36a3070 .scope module, "adder3" "full_adder" 4 83, 6 1 0, S_000001f6b36a1bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_000001f6b3643750 .param/l "width" 0 6 1, +C4<00000000000000000000000000010000>;
v000001f6b36a2060_0 .net "a", 15 0, L_000001f6b362a460;  alias, 1 drivers
v000001f6b36a2880_0 .var "ack", 0 0;
v000001f6b36a2380_0 .net "b", 15 0, L_000001f6b3629b30;  alias, 1 drivers
v000001f6b36a2560_0 .var "c", 15 0;
v000001f6b36a26a0_0 .net "carry_in", 0 0, v000001f6b36a1f20_0;  alias, 1 drivers
v000001f6b36a2420_0 .net "carry_listen", 0 0, L_000001f6b36a4ce0;  1 drivers
v000001f6b36a2600_0 .var "carry_out", 0 0;
v000001f6b36a1fc0_0 .net "clk", 0 0, v000001f6b36a3e80_0;  alias, 1 drivers
v000001f6b36a2740_0 .net "on_off", 0 0, v000001f6b36a3480_0;  1 drivers
v000001f6b36a29c0_0 .net "reset", 0 0, v000001f6b36a3520_0;  alias, 1 drivers
S_000001f6b36a3200 .scope module, "adder4" "full_adder" 4 96, 6 1 0, S_000001f6b36a1bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 1 "carry_in";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /INPUT 1 "carry_listen";
    .port_info 9 /INPUT 1 "on_off";
P_000001f6b3643210 .param/l "width" 0 6 1, +C4<00000000000000000000000000010000>;
v000001f6b36a2a60_0 .net "a", 15 0, L_000001f6b3629c10;  alias, 1 drivers
v000001f6b36a2ba0_0 .var "ack", 0 0;
v000001f6b36a3c00_0 .net "b", 15 0, L_000001f6b3629e40;  alias, 1 drivers
v000001f6b36a37a0_0 .var "c", 15 0;
v000001f6b36a44c0_0 .net "carry_in", 0 0, v000001f6b36a2600_0;  alias, 1 drivers
v000001f6b36a3ca0_0 .net "carry_listen", 0 0, L_000001f6b36a4240;  1 drivers
v000001f6b36a5280_0 .var "carry_out", 0 0;
v000001f6b36a3660_0 .net "clk", 0 0, v000001f6b36a3e80_0;  alias, 1 drivers
v000001f6b36a3840_0 .net "on_off", 0 0, v000001f6b36a3d40_0;  1 drivers
v000001f6b36a4100_0 .net "reset", 0 0, v000001f6b36a3520_0;  alias, 1 drivers
    .scope S_000001f6b36a1d40;
T_0 ;
    %wait E_000001f6b3643e10;
    %load/vec4 v000001f6b36a2d80_0;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f6b36a21a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f6b3649c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36143c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b3614070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f6b3648780_0;
    %pad/u 17;
    %load/vec4 v000001f6b37271f0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001f6b3649c10_0, 0;
    %assign/vec4 v000001f6b36143c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6b3614070_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f6b36a2ee0;
T_1 ;
    %wait E_000001f6b3643e10;
    %load/vec4 v000001f6b36a2ce0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v000001f6b36a27e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f6b36a2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a1f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a2c40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f6b36a24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v000001f6b36a2e20_0;
    %pad/u 17;
    %load/vec4 v000001f6b36a22e0_0;
    %pad/u 17;
    %add;
    %load/vec4 v000001f6b36a2920_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001f6b36a2240_0, 0;
    %assign/vec4 v000001f6b36a1f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6b36a2c40_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001f6b36a2e20_0;
    %pad/u 17;
    %load/vec4 v000001f6b36a22e0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001f6b36a2240_0, 0;
    %assign/vec4 v000001f6b36a1f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6b36a2c40_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f6b36a3070;
T_2 ;
    %wait E_000001f6b3643e10;
    %load/vec4 v000001f6b36a29c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001f6b36a2740_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f6b36a2560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a2600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a2880_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f6b36a2420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v000001f6b36a2060_0;
    %pad/u 17;
    %load/vec4 v000001f6b36a2380_0;
    %pad/u 17;
    %add;
    %load/vec4 v000001f6b36a26a0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001f6b36a2560_0, 0;
    %assign/vec4 v000001f6b36a2600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6b36a2880_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001f6b36a2060_0;
    %pad/u 17;
    %load/vec4 v000001f6b36a2380_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001f6b36a2560_0, 0;
    %assign/vec4 v000001f6b36a2600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6b36a2880_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f6b36a3200;
T_3 ;
    %wait E_000001f6b3643e10;
    %load/vec4 v000001f6b36a4100_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000001f6b36a3840_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f6b36a37a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a5280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a2ba0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f6b36a3ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v000001f6b36a2a60_0;
    %pad/u 17;
    %load/vec4 v000001f6b36a3c00_0;
    %pad/u 17;
    %add;
    %load/vec4 v000001f6b36a44c0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001f6b36a37a0_0, 0;
    %assign/vec4 v000001f6b36a5280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6b36a2ba0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001f6b36a2a60_0;
    %pad/u 17;
    %load/vec4 v000001f6b36a3c00_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %assign/vec4 v000001f6b36a37a0_0, 0;
    %assign/vec4 v000001f6b36a5280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6b36a2ba0_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f6b36a1bb0;
T_4 ;
    %wait E_000001f6b3643e10;
    %load/vec4 v000001f6b36a3de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a50a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a38e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a3480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a3d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a3980_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f6b36a4d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a50a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a38e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a3480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6b36a3d40_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001f6b36a4f60_0;
    %assign/vec4 v000001f6b36a50a0_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %assign/vec4 v000001f6b36a38e0_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %assign/vec4 v000001f6b36a3480_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %assign/vec4 v000001f6b36a3d40_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001f6b36a4f60_0;
    %assign/vec4 v000001f6b36a50a0_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.7, 8;
    %load/vec4 v000001f6b36a4380_0;
    %and;
T_4.7;
    %assign/vec4 v000001f6b36a38e0_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %assign/vec4 v000001f6b36a3480_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.8, 8;
    %load/vec4 v000001f6b36a4560_0;
    %and;
T_4.8;
    %assign/vec4 v000001f6b36a3d40_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001f6b36a4f60_0;
    %assign/vec4 v000001f6b36a50a0_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.9, 8;
    %load/vec4 v000001f6b36a4380_0;
    %and;
T_4.9;
    %assign/vec4 v000001f6b36a38e0_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v000001f6b36a3ac0_0;
    %and;
T_4.10;
    %assign/vec4 v000001f6b36a3480_0, 0;
    %load/vec4 v000001f6b36a4f60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.11, 8;
    %load/vec4 v000001f6b36a4560_0;
    %and;
T_4.11;
    %assign/vec4 v000001f6b36a3d40_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %load/vec4 v000001f6b36a41a0_0;
    %assign/vec4 v000001f6b36a3980_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f6b372e990;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6b36a3e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6b36a3520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6b36a3f20_0, 0, 2;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6b36a4e20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6b36a3520_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 46 "$display", "Config: 2'd0, Inputs:" {0 0 0};
    %fork t_1, S_000001f6b372eb20;
    %jmp t_0;
    .scope S_000001f6b372eb20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6b3613cb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f6b3613cb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_call/w 3 48 "$display", "inputs[%0d] = %h", v000001f6b3613cb0_0, &A<v000001f6b36a3fc0, v000001f6b3613cb0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6b3613cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f6b3613cb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000001f6b372e990;
t_0 %join;
    %vpi_call/w 3 50 "$display", "Outputs:" {0 0 0};
    %fork t_3, S_000001f6b361c3a0;
    %jmp t_2;
    .scope S_000001f6b361c3a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6b36126b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001f6b36126b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %vpi_call/w 3 52 "$display", "outputs[%0d] = %h", v000001f6b36126b0_0, &A<v000001f6b36a47e0, v000001f6b36126b0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6b36126b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f6b36126b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001f6b372e990;
t_2 %join;
    %vpi_call/w 3 54 "$display", "Carry: %b", v000001f6b36a4740_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6b36a3f20_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 30, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 40, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 50, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 60, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 70, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 80, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %delay 20000, 0;
    %vpi_call/w 3 66 "$display", "Config: 2'd1, Inputs:" {0 0 0};
    %fork t_5, S_000001f6b361c530;
    %jmp t_4;
    .scope S_000001f6b361c530;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6b36110a0_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001f6b36110a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.5, 5;
    %vpi_call/w 3 68 "$display", "inputs[%0d] = %h", v000001f6b36110a0_0, &A<v000001f6b36a3fc0, v000001f6b36110a0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6b36110a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f6b36110a0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %end;
    .scope S_000001f6b372e990;
t_4 %join;
    %vpi_call/w 3 70 "$display", "Outputs:" {0 0 0};
    %fork t_7, S_000001f6b37267e0;
    %jmp t_6;
    .scope S_000001f6b37267e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6b360fea0_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001f6b360fea0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.7, 5;
    %vpi_call/w 3 72 "$display", "outputs[%0d] = %h", v000001f6b360fea0_0, &A<v000001f6b36a47e0, v000001f6b360fea0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6b360fea0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f6b360fea0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
    .scope S_000001f6b372e990;
t_6 %join;
    %vpi_call/w 3 74 "$display", "Carry: %b", v000001f6b36a4740_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f6b36a3f20_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6b36a3fc0, 4, 0;
    %delay 20000, 0;
    %vpi_call/w 3 86 "$display", "Config: 2'd3, Inputs:" {0 0 0};
    %fork t_9, S_000001f6b3726970;
    %jmp t_8;
    .scope S_000001f6b3726970;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6b3726fd0_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001f6b3726fd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.9, 5;
    %vpi_call/w 3 88 "$display", "inputs[%0d] = %h", v000001f6b3726fd0_0, &A<v000001f6b36a3fc0, v000001f6b3726fd0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6b3726fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f6b3726fd0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %end;
    .scope S_000001f6b372e990;
t_8 %join;
    %vpi_call/w 3 90 "$display", "Outputs:" {0 0 0};
    %fork t_11, S_000001f6b3726b00;
    %jmp t_10;
    .scope S_000001f6b3726b00;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6b3726db0_0, 0, 32;
T_5.10 ;
    %load/vec4 v000001f6b3726db0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.11, 5;
    %vpi_call/w 3 92 "$display", "outputs[%0d] = %h", v000001f6b3726db0_0, &A<v000001f6b36a47e0, v000001f6b3726db0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6b3726db0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f6b3726db0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %end;
    .scope S_000001f6b372e990;
t_10 %join;
    %vpi_call/w 3 94 "$display", "Carry: %b", v000001f6b36a4740_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6b36a4e20_0, 0, 1;
    %delay 25000, 0;
    %vpi_call/w 3 98 "$display", "Config: %d, off mode, Outputs:", v000001f6b36a3f20_0 {0 0 0};
    %fork t_13, S_000001f6b36a1a20;
    %jmp t_12;
    .scope S_000001f6b36a1a20;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6b364aa90_0, 0, 32;
T_5.12 ;
    %load/vec4 v000001f6b364aa90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.13, 5;
    %vpi_call/w 3 100 "$display", "outputs[%0d] = %h", v000001f6b364aa90_0, &A<v000001f6b36a47e0, v000001f6b364aa90_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f6b364aa90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001f6b364aa90_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %end;
    .scope S_000001f6b372e990;
t_12 %join;
    %vpi_call/w 3 102 "$display", "Carry: %b", v000001f6b36a4740_0 {0 0 0};
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001f6b372e990;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000001f6b36a3e80_0;
    %inv;
    %store/vec4 v000001f6b36a3e80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "adder_fu_tb.sv";
    "../src/adder_fu.sv";
    "./../src/half_adder.sv";
    "./../src/full_adder.sv";
