
EEG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008748  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08008928  08008928  00009928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b70  08008b70  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008b70  08008b70  0000a060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008b70  08008b70  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b70  08008b70  00009b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b74  08008b74  00009b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008b78  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010e4  20000060  08008bd8  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001144  08008bd8  0000a144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000166b7  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ea  00000000  00000000  00020747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00023c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000113e  00000000  00000000  000252a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000033bf  00000000  00000000  000263e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016320  00000000  00000000  000297a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddb43  00000000  00000000  0003fac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d608  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006894  00000000  00000000  0011d64c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00123ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008910 	.word	0x08008910

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08008910 	.word	0x08008910

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	0000      	movs	r0, r0
	...

08000bc0 <init_notch_filter>:
#include "filter.h"

void init_notch_filter(BiquadFilter *filter_instance, float fs, float fc, float bw)
{
 8000bc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000bc4:	b08a      	sub	sp, #40	@ 0x28
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	60f8      	str	r0, [r7, #12]
 8000bca:	ed87 0a02 	vstr	s0, [r7, #8]
 8000bce:	edc7 0a01 	vstr	s1, [r7, #4]
 8000bd2:	ed87 1a00 	vstr	s2, [r7]
	// https://webaudio.github.io/Audio-EQ-Cookbook/audio-eq-cookbook.html
	// y[n] = (b0/a0)*x[n] + (b1/a0)*x[n-1] + (b2/a0)*x[x-2] - (a1/a0)*y[n-1] - (a2/a0)*y[n-2]
	float omega_0 = PI2 * (fc/fs);
 8000bd6:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bda:	edd7 7a02 	vldr	s15, [r7, #8]
 8000bde:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000be2:	ee16 0a90 	vmov	r0, s13
 8000be6:	f7ff fc7f 	bl	80004e8 <__aeabi_f2d>
 8000bea:	a35b      	add	r3, pc, #364	@ (adr r3, 8000d58 <init_notch_filter+0x198>)
 8000bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bf0:	f7ff fcd2 	bl	8000598 <__aeabi_dmul>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	4610      	mov	r0, r2
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	f7ff ff8e 	bl	8000b1c <__aeabi_d2f>
 8000c00:	4603      	mov	r3, r0
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
	float sin_omega = sin(omega_0);
 8000c04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000c06:	f7ff fc6f 	bl	80004e8 <__aeabi_f2d>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	ec43 2b10 	vmov	d0, r2, r3
 8000c12:	f006 f9ad 	bl	8006f70 <sin>
 8000c16:	ec53 2b10 	vmov	r2, r3, d0
 8000c1a:	4610      	mov	r0, r2
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f7ff ff7d 	bl	8000b1c <__aeabi_d2f>
 8000c22:	4603      	mov	r3, r0
 8000c24:	623b      	str	r3, [r7, #32]
	float cos_omega = cos(omega_0);
 8000c26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000c28:	f7ff fc5e 	bl	80004e8 <__aeabi_f2d>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	460b      	mov	r3, r1
 8000c30:	ec43 2b10 	vmov	d0, r2, r3
 8000c34:	f006 f948 	bl	8006ec8 <cos>
 8000c38:	ec53 2b10 	vmov	r2, r3, d0
 8000c3c:	4610      	mov	r0, r2
 8000c3e:	4619      	mov	r1, r3
 8000c40:	f7ff ff6c 	bl	8000b1c <__aeabi_d2f>
 8000c44:	4603      	mov	r3, r0
 8000c46:	61fb      	str	r3, [r7, #28]
	float alpha = sin_omega * sinh( (log(2.0) / 2.0) * bw * omega_0 / sin_omega );
 8000c48:	6a38      	ldr	r0, [r7, #32]
 8000c4a:	f7ff fc4d 	bl	80004e8 <__aeabi_f2d>
 8000c4e:	4604      	mov	r4, r0
 8000c50:	460d      	mov	r5, r1
 8000c52:	6838      	ldr	r0, [r7, #0]
 8000c54:	f7ff fc48 	bl	80004e8 <__aeabi_f2d>
 8000c58:	a341      	add	r3, pc, #260	@ (adr r3, 8000d60 <init_notch_filter+0x1a0>)
 8000c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c5e:	f7ff fc9b 	bl	8000598 <__aeabi_dmul>
 8000c62:	4602      	mov	r2, r0
 8000c64:	460b      	mov	r3, r1
 8000c66:	4690      	mov	r8, r2
 8000c68:	4699      	mov	r9, r3
 8000c6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000c6c:	f7ff fc3c 	bl	80004e8 <__aeabi_f2d>
 8000c70:	4602      	mov	r2, r0
 8000c72:	460b      	mov	r3, r1
 8000c74:	4640      	mov	r0, r8
 8000c76:	4649      	mov	r1, r9
 8000c78:	f7ff fc8e 	bl	8000598 <__aeabi_dmul>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	460b      	mov	r3, r1
 8000c80:	4690      	mov	r8, r2
 8000c82:	4699      	mov	r9, r3
 8000c84:	6a38      	ldr	r0, [r7, #32]
 8000c86:	f7ff fc2f 	bl	80004e8 <__aeabi_f2d>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	4640      	mov	r0, r8
 8000c90:	4649      	mov	r1, r9
 8000c92:	f7ff fdab 	bl	80007ec <__aeabi_ddiv>
 8000c96:	4602      	mov	r2, r0
 8000c98:	460b      	mov	r3, r1
 8000c9a:	ec43 2b17 	vmov	d7, r2, r3
 8000c9e:	eeb0 0a47 	vmov.f32	s0, s14
 8000ca2:	eef0 0a67 	vmov.f32	s1, s15
 8000ca6:	f006 f8d7 	bl	8006e58 <sinh>
 8000caa:	ec53 2b10 	vmov	r2, r3, d0
 8000cae:	4620      	mov	r0, r4
 8000cb0:	4629      	mov	r1, r5
 8000cb2:	f7ff fc71 	bl	8000598 <__aeabi_dmul>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	460b      	mov	r3, r1
 8000cba:	4610      	mov	r0, r2
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f7ff ff2d 	bl	8000b1c <__aeabi_d2f>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	61bb      	str	r3, [r7, #24]
	float a0 =  1.0f + alpha;
 8000cc6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000cce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cd2:	edc7 7a05 	vstr	s15, [r7, #20]

	filter_instance->b0 = 1.0f / a0;
 8000cd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000cda:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	edc3 7a04 	vstr	s15, [r3, #16]
	filter_instance->b1 = (-2.0f * cos_omega) / a0;
 8000ce8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000cec:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8000cf0:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000cf4:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	edc3 7a05 	vstr	s15, [r3, #20]
	filter_instance->b2 = 1.0f / a0;
 8000d02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d06:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	edc3 7a06 	vstr	s15, [r3, #24]
	filter_instance->a1 = (-2.0f * cos_omega) / a0;
 8000d14:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d18:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8000d1c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000d20:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	edc3 7a07 	vstr	s15, [r3, #28]
	filter_instance->a2 = (1.0f - alpha) / a0;
 8000d2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000d32:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d36:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000d3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8000d48:	bf00      	nop
 8000d4a:	3728      	adds	r7, #40	@ 0x28
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000d52:	bf00      	nop
 8000d54:	f3af 8000 	nop.w
 8000d58:	54411744 	.word	0x54411744
 8000d5c:	401921fb 	.word	0x401921fb
 8000d60:	fefa39ef 	.word	0xfefa39ef
 8000d64:	3fd62e42 	.word	0x3fd62e42

08000d68 <HAL_ADC_ConvCpltCallback>:
void StartDefaultTask(void const * argument);

/* USER CODE BEGIN PFP */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < (NUMBER_OF_AQ*NUMBER_OF_AD); i++)
 8000d70:	2300      	movs	r3, #0
 8000d72:	73fb      	strb	r3, [r7, #15]
 8000d74:	e014      	b.n	8000da0 <HAL_ADC_ConvCpltCallback+0x38>
	{
		adc_voltage[i] = adc_dual_buffer[i] * (float)ADC12_TO_VOLTAGE;
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	4a11      	ldr	r2, [pc, #68]	@ (8000dc0 <HAL_ADC_ConvCpltCallback+0x58>)
 8000d7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d7e:	ee07 3a90 	vmov	s15, r3
 8000d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d86:	7bfb      	ldrb	r3, [r7, #15]
 8000d88:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000dc4 <HAL_ADC_ConvCpltCallback+0x5c>
 8000d8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <HAL_ADC_ConvCpltCallback+0x60>)
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	4413      	add	r3, r2
 8000d96:	edc3 7a00 	vstr	s15, [r3]
	for (uint8_t i = 0; i < (NUMBER_OF_AQ*NUMBER_OF_AD); i++)
 8000d9a:	7bfb      	ldrb	r3, [r7, #15]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	73fb      	strb	r3, [r7, #15]
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d9e7      	bls.n	8000d76 <HAL_ADC_ConvCpltCallback+0xe>
	}
	test++;
 8000da6:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <HAL_ADC_ConvCpltCallback+0x64>)
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	3301      	adds	r3, #1
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	4b06      	ldr	r3, [pc, #24]	@ (8000dcc <HAL_ADC_ConvCpltCallback+0x64>)
 8000db2:	801a      	strh	r2, [r3, #0]
}
 8000db4:	bf00      	nop
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	20000204 	.word	0x20000204
 8000dc4:	3a53406b 	.word	0x3a53406b
 8000dc8:	20000208 	.word	0x20000208
 8000dcc:	20000210 	.word	0x20000210

08000dd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd0:	b5b0      	push	{r4, r5, r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd6:	f000 fc74 	bl	80016c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dda:	f000 f85f 	bl	8000e9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dde:	f000 f9fd 	bl	80011dc <MX_GPIO_Init>
  MX_DMA_Init();
 8000de2:	f000 f9d1 	bl	8001188 <MX_DMA_Init>
  MX_ADC1_Init();
 8000de6:	f000 f8a3 	bl	8000f30 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000dea:	f000 f91f 	bl	800102c <MX_ADC2_Init>
  MX_TIM2_Init();
 8000dee:	f000 f97d 	bl	80010ec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  init_notch_filter(&notch_filter_AD1, FS, FC, BW);
 8000df2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000df6:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8000e74 <main+0xa4>
 8000dfa:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8000e78 <main+0xa8>
 8000dfe:	481f      	ldr	r0, [pc, #124]	@ (8000e7c <main+0xac>)
 8000e00:	f7ff fede 	bl	8000bc0 <init_notch_filter>
  init_notch_filter(&notch_filter_AD2, FS, FC, BW);
 8000e04:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000e08:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8000e74 <main+0xa4>
 8000e0c:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8000e78 <main+0xa8>
 8000e10:	481b      	ldr	r0, [pc, #108]	@ (8000e80 <main+0xb0>)
 8000e12:	f7ff fed5 	bl	8000bc0 <init_notch_filter>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e16:	217f      	movs	r1, #127	@ 0x7f
 8000e18:	481a      	ldr	r0, [pc, #104]	@ (8000e84 <main+0xb4>)
 8000e1a:	f002 f937 	bl	800308c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000e1e:	217f      	movs	r1, #127	@ 0x7f
 8000e20:	4819      	ldr	r0, [pc, #100]	@ (8000e88 <main+0xb8>)
 8000e22:	f002 f933 	bl	800308c <HAL_ADCEx_Calibration_Start>

  check_status(HAL_ADC_Start(&hadc2));
 8000e26:	4818      	ldr	r0, [pc, #96]	@ (8000e88 <main+0xb8>)
 8000e28:	f001 f86c 	bl	8001f04 <HAL_ADC_Start>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f000 f9f8 	bl	8001224 <check_status>
  check_status(HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t *)adc_dual_buffer, NUMBER_OF_AQ));
 8000e34:	2201      	movs	r2, #1
 8000e36:	4915      	ldr	r1, [pc, #84]	@ (8000e8c <main+0xbc>)
 8000e38:	4812      	ldr	r0, [pc, #72]	@ (8000e84 <main+0xb4>)
 8000e3a:	f002 f989 	bl	8003150 <HAL_ADCEx_MultiModeStart_DMA>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f000 f9ef 	bl	8001224 <check_status>

  HAL_TIM_Base_Start(&htim2);
 8000e46:	4812      	ldr	r0, [pc, #72]	@ (8000e90 <main+0xc0>)
 8000e48:	f004 f814 	bl	8004e74 <HAL_TIM_Base_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000e4c:	4b11      	ldr	r3, [pc, #68]	@ (8000e94 <main+0xc4>)
 8000e4e:	1d3c      	adds	r4, r7, #4
 8000e50:	461d      	mov	r5, r3
 8000e52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e56:	682b      	ldr	r3, [r5, #0]
 8000e58:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f004 fd65 	bl	800592e <osThreadCreate>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4a0c      	ldr	r2, [pc, #48]	@ (8000e98 <main+0xc8>)
 8000e68:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000e6a:	f004 fd59 	bl	8005920 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e6e:	bf00      	nop
 8000e70:	e7fd      	b.n	8000e6e <main+0x9e>
 8000e72:	bf00      	nop
 8000e74:	42700000 	.word	0x42700000
 8000e78:	454e6000 	.word	0x454e6000
 8000e7c:	20000214 	.word	0x20000214
 8000e80:	20000238 	.word	0x20000238
 8000e84:	2000007c 	.word	0x2000007c
 8000e88:	200000e8 	.word	0x200000e8
 8000e8c:	20000204 	.word	0x20000204
 8000e90:	200001b4 	.word	0x200001b4
 8000e94:	08008934 	.word	0x08008934
 8000e98:	20000200 	.word	0x20000200

08000e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b094      	sub	sp, #80	@ 0x50
 8000ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea2:	f107 0318 	add.w	r3, r7, #24
 8000ea6:	2238      	movs	r2, #56	@ 0x38
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f005 feea 	bl	8006c84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
 8000ebc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f002 ff92 	bl	8003de8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ec8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ecc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000ed6:	2306      	movs	r3, #6
 8000ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000eda:	2355      	movs	r3, #85	@ 0x55
 8000edc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eea:	f107 0318 	add.w	r3, r7, #24
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f003 f82e 	bl	8003f50 <HAL_RCC_OscConfig>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000efa:	f000 f9bb 	bl	8001274 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efe:	230f      	movs	r3, #15
 8000f00:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f02:	2303      	movs	r3, #3
 8000f04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	2104      	movs	r1, #4
 8000f16:	4618      	mov	r0, r3
 8000f18:	f003 fb2c 	bl	8004574 <HAL_RCC_ClockConfig>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000f22:	f000 f9a7 	bl	8001274 <Error_Handler>
  }
}
 8000f26:	bf00      	nop
 8000f28:	3750      	adds	r7, #80	@ 0x50
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08c      	sub	sp, #48	@ 0x30
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]
 8000f40:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2220      	movs	r2, #32
 8000f46:	2100      	movs	r1, #0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f005 fe9b 	bl	8006c84 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f4e:	4b35      	ldr	r3, [pc, #212]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f50:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f54:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f56:	4b33      	ldr	r3, [pc, #204]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f58:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f5e:	4b31      	ldr	r3, [pc, #196]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f64:	4b2f      	ldr	r3, [pc, #188]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f70:	4b2c      	ldr	r3, [pc, #176]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f76:	4b2b      	ldr	r3, [pc, #172]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f78:	2204      	movs	r2, #4
 8000f7a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f7c:	4b29      	ldr	r3, [pc, #164]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f82:	4b28      	ldr	r3, [pc, #160]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000f88:	4b26      	ldr	r3, [pc, #152]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f8e:	4b25      	ldr	r3, [pc, #148]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8000f96:	4b23      	ldr	r3, [pc, #140]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000f98:	f44f 62ac 	mov.w	r2, #1376	@ 0x560
 8000f9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f9e:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000fa0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fa4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fae:	4b1d      	ldr	r3, [pc, #116]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fbc:	4819      	ldr	r0, [pc, #100]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000fbe:	f000 fe1d 	bl	8001bfc <HAL_ADC_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000fc8:	f000 f954 	bl	8001274 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_INTERL;
 8000fcc:	2307      	movs	r3, #7
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
 8000fd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4810      	ldr	r0, [pc, #64]	@ (8001024 <MX_ADC1_Init+0xf4>)
 8000fe2:	f002 f989 	bl	80032f8 <HAL_ADCEx_MultiModeConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8000fec:	f000 f942 	bl	8001274 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8001028 <MX_ADC1_Init+0xf8>)
 8000ff2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ff4:	2306      	movs	r3, #6
 8000ff6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ffc:	237f      	movs	r3, #127	@ 0x7f
 8000ffe:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001000:	2304      	movs	r3, #4
 8001002:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001008:	1d3b      	adds	r3, r7, #4
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	@ (8001024 <MX_ADC1_Init+0xf4>)
 800100e:	f001 fa6d 	bl	80024ec <HAL_ADC_ConfigChannel>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001018:	f000 f92c 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	3730      	adds	r7, #48	@ 0x30
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	2000007c 	.word	0x2000007c
 8001028:	04300002 	.word	0x04300002

0800102c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001032:	463b      	mov	r3, r7
 8001034:	2220      	movs	r2, #32
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f005 fe23 	bl	8006c84 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800103e:	4b28      	ldr	r3, [pc, #160]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001040:	4a28      	ldr	r2, [pc, #160]	@ (80010e4 <MX_ADC2_Init+0xb8>)
 8001042:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001044:	4b26      	ldr	r3, [pc, #152]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001046:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800104a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800104c:	4b24      	ldr	r3, [pc, #144]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001052:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001054:	2200      	movs	r2, #0
 8001056:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001058:	4b21      	ldr	r3, [pc, #132]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001060:	2200      	movs	r2, #0
 8001062:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001064:	4b1e      	ldr	r3, [pc, #120]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001066:	2204      	movs	r2, #4
 8001068:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800106a:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 800106c:	2200      	movs	r2, #0
 800106e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001070:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001072:	2200      	movs	r2, #0
 8001074:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001076:	4b1a      	ldr	r3, [pc, #104]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001078:	2201      	movs	r2, #1
 800107a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800107c:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 800107e:	2200      	movs	r2, #0
 8001080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001084:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001086:	2200      	movs	r2, #0
 8001088:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800108c:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 800108e:	2200      	movs	r2, #0
 8001090:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001092:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800109a:	4811      	ldr	r0, [pc, #68]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 800109c:	f000 fdae 	bl	8001bfc <HAL_ADC_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80010a6:	f000 f8e5 	bl	8001274 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010aa:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <MX_ADC2_Init+0xbc>)
 80010ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ae:	2306      	movs	r3, #6
 80010b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b6:	237f      	movs	r3, #127	@ 0x7f
 80010b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010ba:	2304      	movs	r3, #4
 80010bc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010c2:	463b      	mov	r3, r7
 80010c4:	4619      	mov	r1, r3
 80010c6:	4806      	ldr	r0, [pc, #24]	@ (80010e0 <MX_ADC2_Init+0xb4>)
 80010c8:	f001 fa10 	bl	80024ec <HAL_ADC_ConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 80010d2:	f000 f8cf 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010d6:	bf00      	nop
 80010d8:	3720      	adds	r7, #32
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200000e8 	.word	0x200000e8
 80010e4:	50000100 	.word	0x50000100
 80010e8:	08600004 	.word	0x08600004

080010ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f2:	f107 0310 	add.w	r3, r7, #16
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800110a:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <MX_TIM2_Init+0x98>)
 800110c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001110:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001112:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <MX_TIM2_Init+0x98>)
 8001114:	2200      	movs	r2, #0
 8001116:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <MX_TIM2_Init+0x98>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 51514;
 800111e:	4b19      	ldr	r3, [pc, #100]	@ (8001184 <MX_TIM2_Init+0x98>)
 8001120:	f64c 123a 	movw	r2, #51514	@ 0xc93a
 8001124:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001126:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <MX_TIM2_Init+0x98>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112c:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <MX_TIM2_Init+0x98>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001132:	4814      	ldr	r0, [pc, #80]	@ (8001184 <MX_TIM2_Init+0x98>)
 8001134:	f003 fe46 	bl	8004dc4 <HAL_TIM_Base_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800113e:	f000 f899 	bl	8001274 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001146:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	4619      	mov	r1, r3
 800114e:	480d      	ldr	r0, [pc, #52]	@ (8001184 <MX_TIM2_Init+0x98>)
 8001150:	f004 f8ac 	bl	80052ac <HAL_TIM_ConfigClockSource>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800115a:	f000 f88b 	bl	8001274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800115e:	2320      	movs	r3, #32
 8001160:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	4619      	mov	r1, r3
 800116a:	4806      	ldr	r0, [pc, #24]	@ (8001184 <MX_TIM2_Init+0x98>)
 800116c:	f004 faf8 	bl	8005760 <HAL_TIMEx_MasterConfigSynchronization>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001176:	f000 f87d 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	3720      	adds	r7, #32
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200001b4 	.word	0x200001b4

08001188 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800118e:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <MX_DMA_Init+0x50>)
 8001190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001192:	4a11      	ldr	r2, [pc, #68]	@ (80011d8 <MX_DMA_Init+0x50>)
 8001194:	f043 0304 	orr.w	r3, r3, #4
 8001198:	6493      	str	r3, [r2, #72]	@ 0x48
 800119a:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <MX_DMA_Init+0x50>)
 800119c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800119e:	f003 0304 	and.w	r3, r3, #4
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <MX_DMA_Init+0x50>)
 80011a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011aa:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <MX_DMA_Init+0x50>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80011b2:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <MX_DMA_Init+0x50>)
 80011b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2105      	movs	r1, #5
 80011c2:	200b      	movs	r0, #11
 80011c4:	f002 f9f4 	bl	80035b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011c8:	200b      	movs	r0, #11
 80011ca:	f002 fa0b 	bl	80035e4 <HAL_NVIC_EnableIRQ>

}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40021000 	.word	0x40021000

080011dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <MX_GPIO_Init+0x44>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001220 <MX_GPIO_Init+0x44>)
 80011e8:	f043 0320 	orr.w	r3, r3, #32
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <MX_GPIO_Init+0x44>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0320 	and.w	r3, r3, #32
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <MX_GPIO_Init+0x44>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a08      	ldr	r2, [pc, #32]	@ (8001220 <MX_GPIO_Init+0x44>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <MX_GPIO_Init+0x44>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	603b      	str	r3, [r7, #0]
 8001210:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000

08001224 <check_status>:

/* USER CODE BEGIN 4 */
void check_status(HAL_StatusTypeDef status)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) Error_Handler();
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <check_status+0x14>
 8001234:	f000 f81e 	bl	8001274 <Error_Handler>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001248:	2001      	movs	r0, #1
 800124a:	f004 fb97 	bl	800597c <osDelay>
 800124e:	e7fb      	b.n	8001248 <StartDefaultTask+0x8>

08001250 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a04      	ldr	r2, [pc, #16]	@ (8001270 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d101      	bne.n	8001266 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001262:	f000 fa47 	bl	80016f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40014800 	.word	0x40014800

08001274 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001278:	b672      	cpsid	i
}
 800127a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <Error_Handler+0x8>

08001280 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001286:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <HAL_MspInit+0x50>)
 8001288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128a:	4a11      	ldr	r2, [pc, #68]	@ (80012d0 <HAL_MspInit+0x50>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6613      	str	r3, [r2, #96]	@ 0x60
 8001292:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <HAL_MspInit+0x50>)
 8001294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129e:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <HAL_MspInit+0x50>)
 80012a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a2:	4a0b      	ldr	r2, [pc, #44]	@ (80012d0 <HAL_MspInit+0x50>)
 80012a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <HAL_MspInit+0x50>)
 80012ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012b2:	603b      	str	r3, [r7, #0]
 80012b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	210f      	movs	r1, #15
 80012ba:	f06f 0001 	mvn.w	r0, #1
 80012be:	f002 f977 	bl	80035b0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012c2:	f002 fe35 	bl	8003f30 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40021000 	.word	0x40021000

080012d4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b09c      	sub	sp, #112	@ 0x70
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ec:	f107 0318 	add.w	r3, r7, #24
 80012f0:	2244      	movs	r2, #68	@ 0x44
 80012f2:	2100      	movs	r1, #0
 80012f4:	4618      	mov	r0, r3
 80012f6:	f005 fcc5 	bl	8006c84 <memset>
  if(hadc->Instance==ADC1)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001302:	d171      	bne.n	80013e8 <HAL_ADC_MspInit+0x114>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001304:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001308:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800130a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800130e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001310:	f107 0318 	add.w	r3, r7, #24
 8001314:	4618      	mov	r0, r3
 8001316:	f003 fb65 	bl	80049e4 <HAL_RCCEx_PeriphCLKConfig>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001320:	f7ff ffa8 	bl	8001274 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001324:	4b58      	ldr	r3, [pc, #352]	@ (8001488 <HAL_ADC_MspInit+0x1b4>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	3301      	adds	r3, #1
 800132a:	4a57      	ldr	r2, [pc, #348]	@ (8001488 <HAL_ADC_MspInit+0x1b4>)
 800132c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800132e:	4b56      	ldr	r3, [pc, #344]	@ (8001488 <HAL_ADC_MspInit+0x1b4>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d10b      	bne.n	800134e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001336:	4b55      	ldr	r3, [pc, #340]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a54      	ldr	r2, [pc, #336]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 800133c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b52      	ldr	r3, [pc, #328]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	4b4f      	ldr	r3, [pc, #316]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a4e      	ldr	r2, [pc, #312]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b4c      	ldr	r3, [pc, #304]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001366:	2301      	movs	r3, #1
 8001368:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800136a:	2303      	movs	r3, #3
 800136c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001372:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001376:	4619      	mov	r1, r3
 8001378:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800137c:	f002 fbb2 	bl	8003ae4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001380:	4b43      	ldr	r3, [pc, #268]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 8001382:	4a44      	ldr	r2, [pc, #272]	@ (8001494 <HAL_ADC_MspInit+0x1c0>)
 8001384:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001386:	4b42      	ldr	r3, [pc, #264]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 8001388:	2205      	movs	r2, #5
 800138a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800138c:	4b40      	ldr	r3, [pc, #256]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001392:	4b3f      	ldr	r3, [pc, #252]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 8001394:	2200      	movs	r2, #0
 8001396:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001398:	4b3d      	ldr	r3, [pc, #244]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 800139a:	2280      	movs	r2, #128	@ 0x80
 800139c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800139e:	4b3c      	ldr	r3, [pc, #240]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 80013a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013a4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 80013a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013ac:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80013ae:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 80013b0:	2220      	movs	r2, #32
 80013b2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013b4:	4b36      	ldr	r3, [pc, #216]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013ba:	4835      	ldr	r0, [pc, #212]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 80013bc:	f002 f920 	bl	8003600 <HAL_DMA_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 80013c6:	f7ff ff55 	bl	8001274 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a30      	ldr	r2, [pc, #192]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 80013ce:	655a      	str	r2, [r3, #84]	@ 0x54
 80013d0:	4a2f      	ldr	r2, [pc, #188]	@ (8001490 <HAL_ADC_MspInit+0x1bc>)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2105      	movs	r1, #5
 80013da:	2012      	movs	r0, #18
 80013dc:	f002 f8e8 	bl	80035b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013e0:	2012      	movs	r0, #18
 80013e2:	f002 f8ff 	bl	80035e4 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80013e6:	e04a      	b.n	800147e <HAL_ADC_MspInit+0x1aa>
  else if(hadc->Instance==ADC2)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a2a      	ldr	r2, [pc, #168]	@ (8001498 <HAL_ADC_MspInit+0x1c4>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d145      	bne.n	800147e <HAL_ADC_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013f6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013f8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80013fc:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013fe:	f107 0318 	add.w	r3, r7, #24
 8001402:	4618      	mov	r0, r3
 8001404:	f003 faee 	bl	80049e4 <HAL_RCCEx_PeriphCLKConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <HAL_ADC_MspInit+0x13e>
      Error_Handler();
 800140e:	f7ff ff31 	bl	8001274 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001412:	4b1d      	ldr	r3, [pc, #116]	@ (8001488 <HAL_ADC_MspInit+0x1b4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	3301      	adds	r3, #1
 8001418:	4a1b      	ldr	r2, [pc, #108]	@ (8001488 <HAL_ADC_MspInit+0x1b4>)
 800141a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800141c:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <HAL_ADC_MspInit+0x1b4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d10b      	bne.n	800143c <HAL_ADC_MspInit+0x168>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001424:	4b19      	ldr	r3, [pc, #100]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 8001426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001428:	4a18      	ldr	r2, [pc, #96]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 800142a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800142e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001430:	4b16      	ldr	r3, [pc, #88]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 8001432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001434:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143c:	4b13      	ldr	r3, [pc, #76]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 800143e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001440:	4a12      	ldr	r2, [pc, #72]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001448:	4b10      	ldr	r3, [pc, #64]	@ (800148c <HAL_ADC_MspInit+0x1b8>)
 800144a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001454:	2302      	movs	r3, #2
 8001456:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001458:	2303      	movs	r3, #3
 800145a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800146a:	f002 fb3b 	bl	8003ae4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800146e:	2200      	movs	r2, #0
 8001470:	2105      	movs	r1, #5
 8001472:	2012      	movs	r0, #18
 8001474:	f002 f89c 	bl	80035b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001478:	2012      	movs	r0, #18
 800147a:	f002 f8b3 	bl	80035e4 <HAL_NVIC_EnableIRQ>
}
 800147e:	bf00      	nop
 8001480:	3770      	adds	r7, #112	@ 0x70
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	2000025c 	.word	0x2000025c
 800148c:	40021000 	.word	0x40021000
 8001490:	20000154 	.word	0x20000154
 8001494:	40020008 	.word	0x40020008
 8001498:	50000100 	.word	0x50000100

0800149c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014ac:	d113      	bne.n	80014d6 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014ae:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <HAL_TIM_Base_MspInit+0x44>)
 80014b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b2:	4a0b      	ldr	r2, [pc, #44]	@ (80014e0 <HAL_TIM_Base_MspInit+0x44>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <HAL_TIM_Base_MspInit+0x44>)
 80014bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2105      	movs	r1, #5
 80014ca:	201c      	movs	r0, #28
 80014cc:	f002 f870 	bl	80035b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014d0:	201c      	movs	r0, #28
 80014d2:	f002 f887 	bl	80035e4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014d6:	bf00      	nop
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000

080014e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08c      	sub	sp, #48	@ 0x30
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80014f4:	4b2c      	ldr	r3, [pc, #176]	@ (80015a8 <HAL_InitTick+0xc4>)
 80014f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f8:	4a2b      	ldr	r2, [pc, #172]	@ (80015a8 <HAL_InitTick+0xc4>)
 80014fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8001500:	4b29      	ldr	r3, [pc, #164]	@ (80015a8 <HAL_InitTick+0xc4>)
 8001502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001504:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800150c:	f107 020c 	add.w	r2, r7, #12
 8001510:	f107 0310 	add.w	r3, r7, #16
 8001514:	4611      	mov	r1, r2
 8001516:	4618      	mov	r0, r3
 8001518:	f003 f9ec 	bl	80048f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800151c:	f003 f9d4 	bl	80048c8 <HAL_RCC_GetPCLK2Freq>
 8001520:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001524:	4a21      	ldr	r2, [pc, #132]	@ (80015ac <HAL_InitTick+0xc8>)
 8001526:	fba2 2303 	umull	r2, r3, r2, r3
 800152a:	0c9b      	lsrs	r3, r3, #18
 800152c:	3b01      	subs	r3, #1
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001530:	4b1f      	ldr	r3, [pc, #124]	@ (80015b0 <HAL_InitTick+0xcc>)
 8001532:	4a20      	ldr	r2, [pc, #128]	@ (80015b4 <HAL_InitTick+0xd0>)
 8001534:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001536:	4b1e      	ldr	r3, [pc, #120]	@ (80015b0 <HAL_InitTick+0xcc>)
 8001538:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800153c:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800153e:	4a1c      	ldr	r2, [pc, #112]	@ (80015b0 <HAL_InitTick+0xcc>)
 8001540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001542:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8001544:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <HAL_InitTick+0xcc>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154a:	4b19      	ldr	r3, [pc, #100]	@ (80015b0 <HAL_InitTick+0xcc>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8001550:	4817      	ldr	r0, [pc, #92]	@ (80015b0 <HAL_InitTick+0xcc>)
 8001552:	f003 fc37 	bl	8004dc4 <HAL_TIM_Base_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800155c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001560:	2b00      	cmp	r3, #0
 8001562:	d11b      	bne.n	800159c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001564:	4812      	ldr	r0, [pc, #72]	@ (80015b0 <HAL_InitTick+0xcc>)
 8001566:	f003 fce7 	bl	8004f38 <HAL_TIM_Base_Start_IT>
 800156a:	4603      	mov	r3, r0
 800156c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001574:	2b00      	cmp	r3, #0
 8001576:	d111      	bne.n	800159c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001578:	201a      	movs	r0, #26
 800157a:	f002 f833 	bl	80035e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b0f      	cmp	r3, #15
 8001582:	d808      	bhi.n	8001596 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001584:	2200      	movs	r2, #0
 8001586:	6879      	ldr	r1, [r7, #4]
 8001588:	201a      	movs	r0, #26
 800158a:	f002 f811 	bl	80035b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800158e:	4a0a      	ldr	r2, [pc, #40]	@ (80015b8 <HAL_InitTick+0xd4>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6013      	str	r3, [r2, #0]
 8001594:	e002      	b.n	800159c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800159c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3730      	adds	r7, #48	@ 0x30
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40021000 	.word	0x40021000
 80015ac:	431bde83 	.word	0x431bde83
 80015b0:	20000260 	.word	0x20000260
 80015b4:	40014800 	.word	0x40014800
 80015b8:	20000004 	.word	0x20000004

080015bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <NMI_Handler+0x4>

080015c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <HardFault_Handler+0x4>

080015cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <MemManage_Handler+0x4>

080015d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <BusFault_Handler+0x4>

080015dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <UsageFault_Handler+0x4>

080015e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
	...

080015f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80015f8:	4802      	ldr	r0, [pc, #8]	@ (8001604 <DMA1_Channel1_IRQHandler+0x10>)
 80015fa:	f002 f924 	bl	8003846 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000154 	.word	0x20000154

08001608 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800160c:	4803      	ldr	r0, [pc, #12]	@ (800161c <ADC1_2_IRQHandler+0x14>)
 800160e:	f000 fd35 	bl	800207c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001612:	4803      	ldr	r0, [pc, #12]	@ (8001620 <ADC1_2_IRQHandler+0x18>)
 8001614:	f000 fd32 	bl	800207c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	2000007c 	.word	0x2000007c
 8001620:	200000e8 	.word	0x200000e8

08001624 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001628:	4802      	ldr	r0, [pc, #8]	@ (8001634 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800162a:	f003 fcef 	bl	800500c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000260 	.word	0x20000260

08001638 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800163c:	4802      	ldr	r0, [pc, #8]	@ (8001648 <TIM2_IRQHandler+0x10>)
 800163e:	f003 fce5 	bl	800500c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200001b4 	.word	0x200001b4

0800164c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <SystemInit+0x20>)
 8001652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <SystemInit+0x20>)
 8001658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800165c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001670:	480d      	ldr	r0, [pc, #52]	@ (80016a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001672:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001674:	f7ff ffea 	bl	800164c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001678:	480c      	ldr	r0, [pc, #48]	@ (80016ac <LoopForever+0x6>)
  ldr r1, =_edata
 800167a:	490d      	ldr	r1, [pc, #52]	@ (80016b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800167c:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <LoopForever+0xe>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001680:	e002      	b.n	8001688 <LoopCopyDataInit>

08001682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001686:	3304      	adds	r3, #4

08001688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800168c:	d3f9      	bcc.n	8001682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168e:	4a0a      	ldr	r2, [pc, #40]	@ (80016b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001690:	4c0a      	ldr	r4, [pc, #40]	@ (80016bc <LoopForever+0x16>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001694:	e001      	b.n	800169a <LoopFillZerobss>

08001696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001698:	3204      	adds	r2, #4

0800169a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800169c:	d3fb      	bcc.n	8001696 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800169e:	f005 fb5d 	bl	8006d5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016a2:	f7ff fb95 	bl	8000dd0 <main>

080016a6 <LoopForever>:

LoopForever:
    b LoopForever
 80016a6:	e7fe      	b.n	80016a6 <LoopForever>
  ldr   r0, =_estack
 80016a8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80016ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80016b4:	08008b78 	.word	0x08008b78
  ldr r2, =_sbss
 80016b8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80016bc:	20001144 	.word	0x20001144

080016c0 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016c0:	e7fe      	b.n	80016c0 <COMP1_2_3_IRQHandler>

080016c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016c8:	2300      	movs	r3, #0
 80016ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016cc:	2003      	movs	r0, #3
 80016ce:	f001 ff64 	bl	800359a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016d2:	200f      	movs	r0, #15
 80016d4:	f7ff ff06 	bl	80014e4 <HAL_InitTick>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d002      	beq.n	80016e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	e001      	b.n	80016e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016e4:	f7ff fdcc 	bl	8001280 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016e8:	79fb      	ldrb	r3, [r7, #7]

}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f8:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <HAL_IncTick+0x1c>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <HAL_IncTick+0x20>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4413      	add	r3, r2
 8001702:	4a03      	ldr	r2, [pc, #12]	@ (8001710 <HAL_IncTick+0x1c>)
 8001704:	6013      	str	r3, [r2, #0]
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	200002ac 	.word	0x200002ac
 8001714:	20000008 	.word	0x20000008

08001718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return uwTick;
 800171c:	4b03      	ldr	r3, [pc, #12]	@ (800172c <HAL_GetTick+0x14>)
 800171e:	681b      	ldr	r3, [r3, #0]
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	200002ac 	.word	0x200002ac

08001730 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	431a      	orrs	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	609a      	str	r2, [r3, #8]
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001756:	b480      	push	{r7}
 8001758:	b083      	sub	sp, #12
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	609a      	str	r2, [r3, #8]
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001798:	b480      	push	{r7}
 800179a:	b087      	sub	sp, #28
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
 80017a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	3360      	adds	r3, #96	@ 0x60
 80017aa:	461a      	mov	r2, r3
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <LL_ADC_SetOffset+0x44>)
 80017ba:	4013      	ands	r3, r2
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	4313      	orrs	r3, r2
 80017c8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80017d0:	bf00      	nop
 80017d2:	371c      	adds	r7, #28
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	03fff000 	.word	0x03fff000

080017e0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3360      	adds	r3, #96	@ 0x60
 80017ee:	461a      	mov	r2, r3
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	4413      	add	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001800:	4618      	mov	r0, r3
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800180c:	b480      	push	{r7}
 800180e:	b087      	sub	sp, #28
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	3360      	adds	r3, #96	@ 0x60
 800181c:	461a      	mov	r2, r3
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	431a      	orrs	r2, r3
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001836:	bf00      	nop
 8001838:	371c      	adds	r7, #28
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001842:	b480      	push	{r7}
 8001844:	b087      	sub	sp, #28
 8001846:	af00      	add	r7, sp, #0
 8001848:	60f8      	str	r0, [r7, #12]
 800184a:	60b9      	str	r1, [r7, #8]
 800184c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	3360      	adds	r3, #96	@ 0x60
 8001852:	461a      	mov	r2, r3
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	4413      	add	r3, r2
 800185a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	431a      	orrs	r2, r3
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800186c:	bf00      	nop
 800186e:	371c      	adds	r7, #28
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001878:	b480      	push	{r7}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	3360      	adds	r3, #96	@ 0x60
 8001888:	461a      	mov	r2, r3
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4413      	add	r3, r2
 8001890:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	431a      	orrs	r2, r3
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80018a2:	bf00      	nop
 80018a4:	371c      	adds	r7, #28
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
 80018b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	695b      	ldr	r3, [r3, #20]
 80018bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	431a      	orrs	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	615a      	str	r2, [r3, #20]
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d101      	bne.n	80018ec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80018e8:	2301      	movs	r3, #1
 80018ea:	e000      	b.n	80018ee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr

080018fa <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b087      	sub	sp, #28
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	3330      	adds	r3, #48	@ 0x30
 800190a:	461a      	mov	r2, r3
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	0a1b      	lsrs	r3, r3, #8
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	f003 030c 	and.w	r3, r3, #12
 8001916:	4413      	add	r3, r2
 8001918:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	f003 031f 	and.w	r3, r3, #31
 8001924:	211f      	movs	r1, #31
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	401a      	ands	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	0e9b      	lsrs	r3, r3, #26
 8001932:	f003 011f 	and.w	r1, r3, #31
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	f003 031f 	and.w	r3, r3, #31
 800193c:	fa01 f303 	lsl.w	r3, r1, r3
 8001940:	431a      	orrs	r2, r3
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001946:	bf00      	nop
 8001948:	371c      	adds	r7, #28
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001966:	2301      	movs	r3, #1
 8001968:	e000      	b.n	800196c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001978:	b480      	push	{r7}
 800197a:	b087      	sub	sp, #28
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	3314      	adds	r3, #20
 8001988:	461a      	mov	r2, r3
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	0e5b      	lsrs	r3, r3, #25
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	f003 0304 	and.w	r3, r3, #4
 8001994:	4413      	add	r3, r2
 8001996:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	0d1b      	lsrs	r3, r3, #20
 80019a0:	f003 031f 	and.w	r3, r3, #31
 80019a4:	2107      	movs	r1, #7
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	401a      	ands	r2, r3
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	0d1b      	lsrs	r3, r3, #20
 80019b2:	f003 031f 	and.w	r3, r3, #31
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	fa01 f303 	lsl.w	r3, r1, r3
 80019bc:	431a      	orrs	r2, r3
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80019c2:	bf00      	nop
 80019c4:	371c      	adds	r7, #28
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019e8:	43db      	mvns	r3, r3
 80019ea:	401a      	ands	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f003 0318 	and.w	r3, r3, #24
 80019f2:	4908      	ldr	r1, [pc, #32]	@ (8001a14 <LL_ADC_SetChannelSingleDiff+0x44>)
 80019f4:	40d9      	lsrs	r1, r3
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	400b      	ands	r3, r1
 80019fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019fe:	431a      	orrs	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	0007ffff 	.word	0x0007ffff

08001a18 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 031f 	and.w	r3, r3, #31
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001a60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	6093      	str	r3, [r2, #8]
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a88:	d101      	bne.n	8001a8e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e000      	b.n	8001a90 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001aac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ab0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ad8:	d101      	bne.n	8001ade <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001afc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b00:	f043 0201 	orr.w	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b28:	f043 0202 	orr.w	r2, r3, #2
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d101      	bne.n	8001b54 <LL_ADC_IsEnabled+0x18>
 8001b50:	2301      	movs	r3, #1
 8001b52:	e000      	b.n	8001b56 <LL_ADC_IsEnabled+0x1a>
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d101      	bne.n	8001b7a <LL_ADC_IsDisableOngoing+0x18>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <LL_ADC_IsDisableOngoing+0x1a>
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b9c:	f043 0204 	orr.w	r2, r3, #4
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d101      	bne.n	8001bc8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	2b08      	cmp	r3, #8
 8001be8:	d101      	bne.n	8001bee <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001bea:	2301      	movs	r3, #1
 8001bec:	e000      	b.n	8001bf0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bfc:	b590      	push	{r4, r7, lr}
 8001bfe:	b089      	sub	sp, #36	@ 0x24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e167      	b.n	8001ee6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d109      	bne.n	8001c38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff fb55 	bl	80012d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff19 	bl	8001a74 <LL_ADC_IsDeepPowerDownEnabled>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d004      	beq.n	8001c52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff feff 	bl	8001a50 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ff34 	bl	8001ac4 <LL_ADC_IsInternalRegulatorEnabled>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d115      	bne.n	8001c8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff ff18 	bl	8001a9c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c6c:	4ba0      	ldr	r3, [pc, #640]	@ (8001ef0 <HAL_ADC_Init+0x2f4>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	099b      	lsrs	r3, r3, #6
 8001c72:	4aa0      	ldr	r2, [pc, #640]	@ (8001ef4 <HAL_ADC_Init+0x2f8>)
 8001c74:	fba2 2303 	umull	r2, r3, r2, r3
 8001c78:	099b      	lsrs	r3, r3, #6
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c80:	e002      	b.n	8001c88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f9      	bne.n	8001c82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff ff16 	bl	8001ac4 <LL_ADC_IsInternalRegulatorEnabled>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d10d      	bne.n	8001cba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca2:	f043 0210 	orr.w	r2, r3, #16
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cae:	f043 0201 	orr.w	r2, r3, #1
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff ff76 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8001cc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cca:	f003 0310 	and.w	r3, r3, #16
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	f040 8100 	bne.w	8001ed4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f040 80fc 	bne.w	8001ed4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ce4:	f043 0202 	orr.w	r2, r3, #2
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff23 	bl	8001b3c <LL_ADC_IsEnabled>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d111      	bne.n	8001d20 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001cfc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001d00:	f7ff ff1c 	bl	8001b3c <LL_ADC_IsEnabled>
 8001d04:	4604      	mov	r4, r0
 8001d06:	487c      	ldr	r0, [pc, #496]	@ (8001ef8 <HAL_ADC_Init+0x2fc>)
 8001d08:	f7ff ff18 	bl	8001b3c <LL_ADC_IsEnabled>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4323      	orrs	r3, r4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d105      	bne.n	8001d20 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4878      	ldr	r0, [pc, #480]	@ (8001efc <HAL_ADC_Init+0x300>)
 8001d1c:	f7ff fd08 	bl	8001730 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	7f5b      	ldrb	r3, [r3, #29]
 8001d24:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d2a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001d30:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001d36:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d3e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d106      	bne.n	8001d5c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d52:	3b01      	subs	r3, #1
 8001d54:	045b      	lsls	r3, r3, #17
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d009      	beq.n	8001d78 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d68:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d70:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68da      	ldr	r2, [r3, #12]
 8001d7e:	4b60      	ldr	r3, [pc, #384]	@ (8001f00 <HAL_ADC_Init+0x304>)
 8001d80:	4013      	ands	r3, r2
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	6812      	ldr	r2, [r2, #0]
 8001d86:	69b9      	ldr	r1, [r7, #24]
 8001d88:	430b      	orrs	r3, r1
 8001d8a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff ff15 	bl	8001bd6 <LL_ADC_INJ_IsConversionOngoing>
 8001dac:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d16d      	bne.n	8001e90 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d16a      	bne.n	8001e90 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001dbe:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001dc6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001dd6:	f023 0302 	bic.w	r3, r3, #2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	69b9      	ldr	r1, [r7, #24]
 8001de0:	430b      	orrs	r3, r1
 8001de2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d017      	beq.n	8001e1c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	691a      	ldr	r2, [r3, #16]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001dfa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001e04:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001e08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	6911      	ldr	r1, [r2, #16]
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	6812      	ldr	r2, [r2, #0]
 8001e14:	430b      	orrs	r3, r1
 8001e16:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001e1a:	e013      	b.n	8001e44 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	691a      	ldr	r2, [r3, #16]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001e2a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	6812      	ldr	r2, [r2, #0]
 8001e38:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001e3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e40:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d118      	bne.n	8001e80 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e58:	f023 0304 	bic.w	r3, r3, #4
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e64:	4311      	orrs	r1, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001e6a:	4311      	orrs	r1, r2
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e70:	430a      	orrs	r2, r1
 8001e72:	431a      	orrs	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f042 0201 	orr.w	r2, r2, #1
 8001e7c:	611a      	str	r2, [r3, #16]
 8001e7e:	e007      	b.n	8001e90 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691a      	ldr	r2, [r3, #16]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f022 0201 	bic.w	r2, r2, #1
 8001e8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	695b      	ldr	r3, [r3, #20]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d10c      	bne.n	8001eb2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f023 010f 	bic.w	r1, r3, #15
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	1e5a      	subs	r2, r3, #1
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	631a      	str	r2, [r3, #48]	@ 0x30
 8001eb0:	e007      	b.n	8001ec2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 020f 	bic.w	r2, r2, #15
 8001ec0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec6:	f023 0303 	bic.w	r3, r3, #3
 8001eca:	f043 0201 	orr.w	r2, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ed2:	e007      	b.n	8001ee4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed8:	f043 0210 	orr.w	r2, r3, #16
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ee4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3724      	adds	r7, #36	@ 0x24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd90      	pop	{r4, r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000000 	.word	0x20000000
 8001ef4:	053e2d63 	.word	0x053e2d63
 8001ef8:	50000100 	.word	0x50000100
 8001efc:	50000300 	.word	0x50000300
 8001f00:	fff04007 	.word	0xfff04007

08001f04 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f0c:	4859      	ldr	r0, [pc, #356]	@ (8002074 <HAL_ADC_Start+0x170>)
 8001f0e:	f7ff fd83 	bl	8001a18 <LL_ADC_GetMultimode>
 8001f12:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fe49 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	f040 809f 	bne.w	8002064 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d101      	bne.n	8001f34 <HAL_ADC_Start+0x30>
 8001f30:	2302      	movs	r3, #2
 8001f32:	e09a      	b.n	800206a <HAL_ADC_Start+0x166>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f000 fec5 	bl	8002ccc <ADC_Enable>
 8001f42:	4603      	mov	r3, r0
 8001f44:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f46:	7dfb      	ldrb	r3, [r7, #23]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	f040 8086 	bne.w	800205a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f52:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f56:	f023 0301 	bic.w	r3, r3, #1
 8001f5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a44      	ldr	r2, [pc, #272]	@ (8002078 <HAL_ADC_Start+0x174>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d002      	beq.n	8001f72 <HAL_ADC_Start+0x6e>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	e001      	b.n	8001f76 <HAL_ADC_Start+0x72>
 8001f72:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d002      	beq.n	8001f84 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d105      	bne.n	8001f90 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f88:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f9c:	d106      	bne.n	8001fac <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa2:	f023 0206 	bic.w	r2, r3, #6
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	661a      	str	r2, [r3, #96]	@ 0x60
 8001faa:	e002      	b.n	8001fb2 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	221c      	movs	r2, #28
 8001fb8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a2c      	ldr	r2, [pc, #176]	@ (8002078 <HAL_ADC_Start+0x174>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d002      	beq.n	8001fd2 <HAL_ADC_Start+0xce>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	e001      	b.n	8001fd6 <HAL_ADC_Start+0xd2>
 8001fd2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d008      	beq.n	8001ff0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d005      	beq.n	8001ff0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	2b05      	cmp	r3, #5
 8001fe8:	d002      	beq.n	8001ff0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	2b09      	cmp	r3, #9
 8001fee:	d114      	bne.n	800201a <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d007      	beq.n	800200e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002002:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002006:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff fdb8 	bl	8001b88 <LL_ADC_REG_StartConversion>
 8002018:	e026      	b.n	8002068 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800201e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a13      	ldr	r2, [pc, #76]	@ (8002078 <HAL_ADC_Start+0x174>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d002      	beq.n	8002036 <HAL_ADC_Start+0x132>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	e001      	b.n	800203a <HAL_ADC_Start+0x136>
 8002036:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800203a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00f      	beq.n	8002068 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800204c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002050:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002058:	e006      	b.n	8002068 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002062:	e001      	b.n	8002068 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002064:	2302      	movs	r3, #2
 8002066:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002068:	7dfb      	ldrb	r3, [r7, #23]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	50000300 	.word	0x50000300
 8002078:	50000100 	.word	0x50000100

0800207c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b08a      	sub	sp, #40	@ 0x28
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002084:	2300      	movs	r3, #0
 8002086:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002098:	4883      	ldr	r0, [pc, #524]	@ (80022a8 <HAL_ADC_IRQHandler+0x22c>)
 800209a:	f7ff fcbd 	bl	8001a18 <LL_ADC_GetMultimode>
 800209e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d017      	beq.n	80020da <HAL_ADC_IRQHandler+0x5e>
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d012      	beq.n	80020da <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b8:	f003 0310 	and.w	r3, r3, #16
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d105      	bne.n	80020cc <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020c4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f001 f909 	bl	80032e4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2202      	movs	r2, #2
 80020d8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d004      	beq.n	80020ee <HAL_ADC_IRQHandler+0x72>
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	f003 0304 	and.w	r3, r3, #4
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d10a      	bne.n	8002104 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f000 8085 	beq.w	8002204 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	f003 0308 	and.w	r3, r3, #8
 8002100:	2b00      	cmp	r3, #0
 8002102:	d07f      	beq.n	8002204 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002108:	f003 0310 	and.w	r3, r3, #16
 800210c:	2b00      	cmp	r3, #0
 800210e:	d105      	bne.n	800211c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002114:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff fbd7 	bl	80018d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d064      	beq.n	80021f6 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a5e      	ldr	r2, [pc, #376]	@ (80022ac <HAL_ADC_IRQHandler+0x230>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d002      	beq.n	800213c <HAL_ADC_IRQHandler+0xc0>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	e001      	b.n	8002140 <HAL_ADC_IRQHandler+0xc4>
 800213c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	4293      	cmp	r3, r2
 8002146:	d008      	beq.n	800215a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d005      	beq.n	800215a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	2b05      	cmp	r3, #5
 8002152:	d002      	beq.n	800215a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	2b09      	cmp	r3, #9
 8002158:	d104      	bne.n	8002164 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	623b      	str	r3, [r7, #32]
 8002162:	e00d      	b.n	8002180 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a50      	ldr	r2, [pc, #320]	@ (80022ac <HAL_ADC_IRQHandler+0x230>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d002      	beq.n	8002174 <HAL_ADC_IRQHandler+0xf8>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	e001      	b.n	8002178 <HAL_ADC_IRQHandler+0xfc>
 8002174:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002178:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002180:	6a3b      	ldr	r3, [r7, #32]
 8002182:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d135      	bne.n	80021f6 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	2b08      	cmp	r3, #8
 8002196:	d12e      	bne.n	80021f6 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff fd07 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d11a      	bne.n	80021de <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 020c 	bic.w	r2, r2, #12
 80021b6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d112      	bne.n	80021f6 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021d4:	f043 0201 	orr.w	r2, r3, #1
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021dc:	e00b      	b.n	80021f6 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e2:	f043 0210 	orr.w	r2, r3, #16
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ee:	f043 0201 	orr.w	r2, r3, #1
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7fe fdb6 	bl	8000d68 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	220c      	movs	r2, #12
 8002202:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	f003 0320 	and.w	r3, r3, #32
 800220a:	2b00      	cmp	r3, #0
 800220c:	d004      	beq.n	8002218 <HAL_ADC_IRQHandler+0x19c>
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	f003 0320 	and.w	r3, r3, #32
 8002214:	2b00      	cmp	r3, #0
 8002216:	d10b      	bne.n	8002230 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800221e:	2b00      	cmp	r3, #0
 8002220:	f000 809e 	beq.w	8002360 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 8098 	beq.w	8002360 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002234:	f003 0310 	and.w	r3, r3, #16
 8002238:	2b00      	cmp	r3, #0
 800223a:	d105      	bne.n	8002248 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002240:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff fb80 	bl	8001952 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002252:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff fb3b 	bl	80018d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800225e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a11      	ldr	r2, [pc, #68]	@ (80022ac <HAL_ADC_IRQHandler+0x230>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d002      	beq.n	8002270 <HAL_ADC_IRQHandler+0x1f4>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	e001      	b.n	8002274 <HAL_ADC_IRQHandler+0x1f8>
 8002270:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6812      	ldr	r2, [r2, #0]
 8002278:	4293      	cmp	r3, r2
 800227a:	d008      	beq.n	800228e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d005      	beq.n	800228e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b06      	cmp	r3, #6
 8002286:	d002      	beq.n	800228e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	2b07      	cmp	r3, #7
 800228c:	d104      	bne.n	8002298 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	623b      	str	r3, [r7, #32]
 8002296:	e011      	b.n	80022bc <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a03      	ldr	r2, [pc, #12]	@ (80022ac <HAL_ADC_IRQHandler+0x230>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d006      	beq.n	80022b0 <HAL_ADC_IRQHandler+0x234>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	e005      	b.n	80022b4 <HAL_ADC_IRQHandler+0x238>
 80022a8:	50000300 	.word	0x50000300
 80022ac:	50000100 	.word	0x50000100
 80022b0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80022b4:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d047      	beq.n	8002352 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80022c2:	6a3b      	ldr	r3, [r7, #32]
 80022c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d007      	beq.n	80022dc <HAL_ADC_IRQHandler+0x260>
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d03f      	beq.n	8002352 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d13a      	bne.n	8002352 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022e6:	2b40      	cmp	r3, #64	@ 0x40
 80022e8:	d133      	bne.n	8002352 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d12e      	bne.n	8002352 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fc6c 	bl	8001bd6 <LL_ADC_INJ_IsConversionOngoing>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d11a      	bne.n	800233a <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002312:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002318:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002328:	2b00      	cmp	r3, #0
 800232a:	d112      	bne.n	8002352 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002330:	f043 0201 	orr.w	r2, r3, #1
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002338:	e00b      	b.n	8002352 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800233e:	f043 0210 	orr.w	r2, r3, #16
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234a:	f043 0201 	orr.w	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 ff9e 	bl	8003294 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2260      	movs	r2, #96	@ 0x60
 800235e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002366:	2b00      	cmp	r3, #0
 8002368:	d011      	beq.n	800238e <HAL_ADC_IRQHandler+0x312>
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00c      	beq.n	800238e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002378:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f000 f89f 	bl	80024c4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2280      	movs	r2, #128	@ 0x80
 800238c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002394:	2b00      	cmp	r3, #0
 8002396:	d012      	beq.n	80023be <HAL_ADC_IRQHandler+0x342>
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00d      	beq.n	80023be <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 ff84 	bl	80032bc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023bc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d012      	beq.n	80023ee <HAL_ADC_IRQHandler+0x372>
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00d      	beq.n	80023ee <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 ff76 	bl	80032d0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023ec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	f003 0310 	and.w	r3, r3, #16
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d036      	beq.n	8002466 <HAL_ADC_IRQHandler+0x3ea>
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	f003 0310 	and.w	r3, r3, #16
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d031      	beq.n	8002466 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002406:	2b00      	cmp	r3, #0
 8002408:	d102      	bne.n	8002410 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 800240a:	2301      	movs	r3, #1
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
 800240e:	e014      	b.n	800243a <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d008      	beq.n	8002428 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002416:	4825      	ldr	r0, [pc, #148]	@ (80024ac <HAL_ADC_IRQHandler+0x430>)
 8002418:	f7ff fb0c 	bl	8001a34 <LL_ADC_GetMultiDMATransfer>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00b      	beq.n	800243a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002422:	2301      	movs	r3, #1
 8002424:	627b      	str	r3, [r7, #36]	@ 0x24
 8002426:	e008      	b.n	800243a <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002436:	2301      	movs	r3, #1
 8002438:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	2b01      	cmp	r3, #1
 800243e:	d10e      	bne.n	800245e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002444:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002450:	f043 0202 	orr.w	r2, r3, #2
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f83d 	bl	80024d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2210      	movs	r2, #16
 8002464:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800246c:	2b00      	cmp	r3, #0
 800246e:	d018      	beq.n	80024a2 <HAL_ADC_IRQHandler+0x426>
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002476:	2b00      	cmp	r3, #0
 8002478:	d013      	beq.n	80024a2 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800247e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800248a:	f043 0208 	orr.w	r2, r3, #8
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800249a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 ff03 	bl	80032a8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80024a2:	bf00      	nop
 80024a4:	3728      	adds	r7, #40	@ 0x28
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	50000300 	.word	0x50000300

080024b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b0b6      	sub	sp, #216	@ 0xd8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f6:	2300      	movs	r3, #0
 80024f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002506:	2b01      	cmp	r3, #1
 8002508:	d101      	bne.n	800250e <HAL_ADC_ConfigChannel+0x22>
 800250a:	2302      	movs	r3, #2
 800250c:	e3c8      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x7b4>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fb48 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	f040 83ad 	bne.w	8002c82 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6818      	ldr	r0, [r3, #0]
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	6859      	ldr	r1, [r3, #4]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	f7ff f9e0 	bl	80018fa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fb36 	bl	8001bb0 <LL_ADC_REG_IsConversionOngoing>
 8002544:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff fb42 	bl	8001bd6 <LL_ADC_INJ_IsConversionOngoing>
 8002552:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002556:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800255a:	2b00      	cmp	r3, #0
 800255c:	f040 81d9 	bne.w	8002912 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002560:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002564:	2b00      	cmp	r3, #0
 8002566:	f040 81d4 	bne.w	8002912 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002572:	d10f      	bne.n	8002594 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6818      	ldr	r0, [r3, #0]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2200      	movs	r2, #0
 800257e:	4619      	mov	r1, r3
 8002580:	f7ff f9fa 	bl	8001978 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff f98e 	bl	80018ae <LL_ADC_SetSamplingTimeCommonConfig>
 8002592:	e00e      	b.n	80025b2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6818      	ldr	r0, [r3, #0]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	6819      	ldr	r1, [r3, #0]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	461a      	mov	r2, r3
 80025a2:	f7ff f9e9 	bl	8001978 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2100      	movs	r1, #0
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff f97e 	bl	80018ae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	695a      	ldr	r2, [r3, #20]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	08db      	lsrs	r3, r3, #3
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	2b04      	cmp	r3, #4
 80025d2:	d022      	beq.n	800261a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6818      	ldr	r0, [r3, #0]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	6919      	ldr	r1, [r3, #16]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80025e4:	f7ff f8d8 	bl	8001798 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6818      	ldr	r0, [r3, #0]
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	6919      	ldr	r1, [r3, #16]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	461a      	mov	r2, r3
 80025f6:	f7ff f924 	bl	8001842 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6818      	ldr	r0, [r3, #0]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002606:	2b01      	cmp	r3, #1
 8002608:	d102      	bne.n	8002610 <HAL_ADC_ConfigChannel+0x124>
 800260a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800260e:	e000      	b.n	8002612 <HAL_ADC_ConfigChannel+0x126>
 8002610:	2300      	movs	r3, #0
 8002612:	461a      	mov	r2, r3
 8002614:	f7ff f930 	bl	8001878 <LL_ADC_SetOffsetSaturation>
 8002618:	e17b      	b.n	8002912 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2100      	movs	r1, #0
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff f8dd 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 8002626:	4603      	mov	r3, r0
 8002628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800262c:	2b00      	cmp	r3, #0
 800262e:	d10a      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x15a>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2100      	movs	r1, #0
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff f8d2 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 800263c:	4603      	mov	r3, r0
 800263e:	0e9b      	lsrs	r3, r3, #26
 8002640:	f003 021f 	and.w	r2, r3, #31
 8002644:	e01e      	b.n	8002684 <HAL_ADC_ConfigChannel+0x198>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2100      	movs	r1, #0
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff f8c7 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 8002652:	4603      	mov	r3, r0
 8002654:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002658:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800265c:	fa93 f3a3 	rbit	r3, r3
 8002660:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002664:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002668:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800266c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002670:	2b00      	cmp	r3, #0
 8002672:	d101      	bne.n	8002678 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002674:	2320      	movs	r3, #32
 8002676:	e004      	b.n	8002682 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002678:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800267c:	fab3 f383 	clz	r3, r3
 8002680:	b2db      	uxtb	r3, r3
 8002682:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800268c:	2b00      	cmp	r3, #0
 800268e:	d105      	bne.n	800269c <HAL_ADC_ConfigChannel+0x1b0>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	0e9b      	lsrs	r3, r3, #26
 8002696:	f003 031f 	and.w	r3, r3, #31
 800269a:	e018      	b.n	80026ce <HAL_ADC_ConfigChannel+0x1e2>
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80026a8:	fa93 f3a3 	rbit	r3, r3
 80026ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80026b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80026b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80026b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80026c0:	2320      	movs	r3, #32
 80026c2:	e004      	b.n	80026ce <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80026c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80026c8:	fab3 f383 	clz	r3, r3
 80026cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d106      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2200      	movs	r2, #0
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff f896 	bl	800180c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2101      	movs	r1, #1
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff f87a 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10a      	bne.n	800270c <HAL_ADC_ConfigChannel+0x220>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2101      	movs	r1, #1
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff f86f 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 8002702:	4603      	mov	r3, r0
 8002704:	0e9b      	lsrs	r3, r3, #26
 8002706:	f003 021f 	and.w	r2, r3, #31
 800270a:	e01e      	b.n	800274a <HAL_ADC_ConfigChannel+0x25e>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2101      	movs	r1, #1
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff f864 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 8002718:	4603      	mov	r3, r0
 800271a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002722:	fa93 f3a3 	rbit	r3, r3
 8002726:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800272a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800272e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002732:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800273a:	2320      	movs	r3, #32
 800273c:	e004      	b.n	8002748 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800273e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002742:	fab3 f383 	clz	r3, r3
 8002746:	b2db      	uxtb	r3, r3
 8002748:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002752:	2b00      	cmp	r3, #0
 8002754:	d105      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x276>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	0e9b      	lsrs	r3, r3, #26
 800275c:	f003 031f 	and.w	r3, r3, #31
 8002760:	e018      	b.n	8002794 <HAL_ADC_ConfigChannel+0x2a8>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800276e:	fa93 f3a3 	rbit	r3, r3
 8002772:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002776:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800277a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800277e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002786:	2320      	movs	r3, #32
 8002788:	e004      	b.n	8002794 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800278a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800278e:	fab3 f383 	clz	r3, r3
 8002792:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002794:	429a      	cmp	r2, r3
 8002796:	d106      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2200      	movs	r2, #0
 800279e:	2101      	movs	r1, #1
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff f833 	bl	800180c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2102      	movs	r1, #2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff f817 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 80027b2:	4603      	mov	r3, r0
 80027b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10a      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x2e6>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2102      	movs	r1, #2
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff f80c 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 80027c8:	4603      	mov	r3, r0
 80027ca:	0e9b      	lsrs	r3, r3, #26
 80027cc:	f003 021f 	and.w	r2, r3, #31
 80027d0:	e01e      	b.n	8002810 <HAL_ADC_ConfigChannel+0x324>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2102      	movs	r1, #2
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff f801 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 80027de:	4603      	mov	r3, r0
 80027e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027e8:	fa93 f3a3 	rbit	r3, r3
 80027ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80027f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80027f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002800:	2320      	movs	r3, #32
 8002802:	e004      	b.n	800280e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002804:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002808:	fab3 f383 	clz	r3, r3
 800280c:	b2db      	uxtb	r3, r3
 800280e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002818:	2b00      	cmp	r3, #0
 800281a:	d105      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x33c>
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	0e9b      	lsrs	r3, r3, #26
 8002822:	f003 031f 	and.w	r3, r3, #31
 8002826:	e016      	b.n	8002856 <HAL_ADC_ConfigChannel+0x36a>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002830:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002834:	fa93 f3a3 	rbit	r3, r3
 8002838:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800283a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800283c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002840:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002848:	2320      	movs	r3, #32
 800284a:	e004      	b.n	8002856 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800284c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002850:	fab3 f383 	clz	r3, r3
 8002854:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002856:	429a      	cmp	r2, r3
 8002858:	d106      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2200      	movs	r2, #0
 8002860:	2102      	movs	r1, #2
 8002862:	4618      	mov	r0, r3
 8002864:	f7fe ffd2 	bl	800180c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2103      	movs	r1, #3
 800286e:	4618      	mov	r0, r3
 8002870:	f7fe ffb6 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 8002874:	4603      	mov	r3, r0
 8002876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10a      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x3a8>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2103      	movs	r1, #3
 8002884:	4618      	mov	r0, r3
 8002886:	f7fe ffab 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 800288a:	4603      	mov	r3, r0
 800288c:	0e9b      	lsrs	r3, r3, #26
 800288e:	f003 021f 	and.w	r2, r3, #31
 8002892:	e017      	b.n	80028c4 <HAL_ADC_ConfigChannel+0x3d8>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2103      	movs	r1, #3
 800289a:	4618      	mov	r0, r3
 800289c:	f7fe ffa0 	bl	80017e0 <LL_ADC_GetOffsetChannel>
 80028a0:	4603      	mov	r3, r0
 80028a2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028a6:	fa93 f3a3 	rbit	r3, r3
 80028aa:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80028ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028ae:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80028b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80028b6:	2320      	movs	r3, #32
 80028b8:	e003      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80028ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028bc:	fab3 f383 	clz	r3, r3
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d105      	bne.n	80028dc <HAL_ADC_ConfigChannel+0x3f0>
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	0e9b      	lsrs	r3, r3, #26
 80028d6:	f003 031f 	and.w	r3, r3, #31
 80028da:	e011      	b.n	8002900 <HAL_ADC_ConfigChannel+0x414>
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028e4:	fa93 f3a3 	rbit	r3, r3
 80028e8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80028ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80028ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80028f4:	2320      	movs	r3, #32
 80028f6:	e003      	b.n	8002900 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80028f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028fa:	fab3 f383 	clz	r3, r3
 80028fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002900:	429a      	cmp	r2, r3
 8002902:	d106      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2200      	movs	r2, #0
 800290a:	2103      	movs	r1, #3
 800290c:	4618      	mov	r0, r3
 800290e:	f7fe ff7d 	bl	800180c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff f910 	bl	8001b3c <LL_ADC_IsEnabled>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 8140 	bne.w	8002ba4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6818      	ldr	r0, [r3, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	6819      	ldr	r1, [r3, #0]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	461a      	mov	r2, r3
 8002932:	f7ff f84d 	bl	80019d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	4a8f      	ldr	r2, [pc, #572]	@ (8002b78 <HAL_ADC_ConfigChannel+0x68c>)
 800293c:	4293      	cmp	r3, r2
 800293e:	f040 8131 	bne.w	8002ba4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10b      	bne.n	800296a <HAL_ADC_ConfigChannel+0x47e>
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	0e9b      	lsrs	r3, r3, #26
 8002958:	3301      	adds	r3, #1
 800295a:	f003 031f 	and.w	r3, r3, #31
 800295e:	2b09      	cmp	r3, #9
 8002960:	bf94      	ite	ls
 8002962:	2301      	movls	r3, #1
 8002964:	2300      	movhi	r3, #0
 8002966:	b2db      	uxtb	r3, r3
 8002968:	e019      	b.n	800299e <HAL_ADC_ConfigChannel+0x4b2>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002972:	fa93 f3a3 	rbit	r3, r3
 8002976:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002978:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800297a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800297c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002982:	2320      	movs	r3, #32
 8002984:	e003      	b.n	800298e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002986:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002988:	fab3 f383 	clz	r3, r3
 800298c:	b2db      	uxtb	r3, r3
 800298e:	3301      	adds	r3, #1
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	2b09      	cmp	r3, #9
 8002996:	bf94      	ite	ls
 8002998:	2301      	movls	r3, #1
 800299a:	2300      	movhi	r3, #0
 800299c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d079      	beq.n	8002a96 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d107      	bne.n	80029be <HAL_ADC_ConfigChannel+0x4d2>
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	0e9b      	lsrs	r3, r3, #26
 80029b4:	3301      	adds	r3, #1
 80029b6:	069b      	lsls	r3, r3, #26
 80029b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029bc:	e015      	b.n	80029ea <HAL_ADC_ConfigChannel+0x4fe>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029c6:	fa93 f3a3 	rbit	r3, r3
 80029ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80029cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029ce:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80029d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80029d6:	2320      	movs	r3, #32
 80029d8:	e003      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80029da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029dc:	fab3 f383 	clz	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	3301      	adds	r3, #1
 80029e4:	069b      	lsls	r3, r3, #26
 80029e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d109      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x51e>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	0e9b      	lsrs	r3, r3, #26
 80029fc:	3301      	adds	r3, #1
 80029fe:	f003 031f 	and.w	r3, r3, #31
 8002a02:	2101      	movs	r1, #1
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	e017      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x54e>
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a12:	fa93 f3a3 	rbit	r3, r3
 8002a16:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002a1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002a22:	2320      	movs	r3, #32
 8002a24:	e003      	b.n	8002a2e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002a26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a28:	fab3 f383 	clz	r3, r3
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	3301      	adds	r3, #1
 8002a30:	f003 031f 	and.w	r3, r3, #31
 8002a34:	2101      	movs	r1, #1
 8002a36:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3a:	ea42 0103 	orr.w	r1, r2, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10a      	bne.n	8002a60 <HAL_ADC_ConfigChannel+0x574>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	0e9b      	lsrs	r3, r3, #26
 8002a50:	3301      	adds	r3, #1
 8002a52:	f003 021f 	and.w	r2, r3, #31
 8002a56:	4613      	mov	r3, r2
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	4413      	add	r3, r2
 8002a5c:	051b      	lsls	r3, r3, #20
 8002a5e:	e018      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x5a6>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a68:	fa93 f3a3 	rbit	r3, r3
 8002a6c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002a78:	2320      	movs	r3, #32
 8002a7a:	e003      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a7e:	fab3 f383 	clz	r3, r3
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	3301      	adds	r3, #1
 8002a86:	f003 021f 	and.w	r2, r3, #31
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	4413      	add	r3, r2
 8002a90:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a92:	430b      	orrs	r3, r1
 8002a94:	e081      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d107      	bne.n	8002ab2 <HAL_ADC_ConfigChannel+0x5c6>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	0e9b      	lsrs	r3, r3, #26
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	069b      	lsls	r3, r3, #26
 8002aac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ab0:	e015      	b.n	8002ade <HAL_ADC_ConfigChannel+0x5f2>
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aba:	fa93 f3a3 	rbit	r3, r3
 8002abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002aca:	2320      	movs	r3, #32
 8002acc:	e003      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad0:	fab3 f383 	clz	r3, r3
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	069b      	lsls	r3, r3, #26
 8002ada:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d109      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x612>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	0e9b      	lsrs	r3, r3, #26
 8002af0:	3301      	adds	r3, #1
 8002af2:	f003 031f 	and.w	r3, r3, #31
 8002af6:	2101      	movs	r1, #1
 8002af8:	fa01 f303 	lsl.w	r3, r1, r3
 8002afc:	e017      	b.n	8002b2e <HAL_ADC_ConfigChannel+0x642>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b04:	6a3b      	ldr	r3, [r7, #32]
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	61fb      	str	r3, [r7, #28]
  return result;
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002b16:	2320      	movs	r3, #32
 8002b18:	e003      	b.n	8002b22 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1c:	fab3 f383 	clz	r3, r3
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	3301      	adds	r3, #1
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	2101      	movs	r1, #1
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	ea42 0103 	orr.w	r1, r2, r3
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10d      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x66e>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	0e9b      	lsrs	r3, r3, #26
 8002b44:	3301      	adds	r3, #1
 8002b46:	f003 021f 	and.w	r2, r3, #31
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	3b1e      	subs	r3, #30
 8002b52:	051b      	lsls	r3, r3, #20
 8002b54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b58:	e01e      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x6ac>
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	fa93 f3a3 	rbit	r3, r3
 8002b66:	613b      	str	r3, [r7, #16]
  return result;
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d104      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002b72:	2320      	movs	r3, #32
 8002b74:	e006      	b.n	8002b84 <HAL_ADC_ConfigChannel+0x698>
 8002b76:	bf00      	nop
 8002b78:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	fab3 f383 	clz	r3, r3
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	3301      	adds	r3, #1
 8002b86:	f003 021f 	and.w	r2, r3, #31
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	4413      	add	r3, r2
 8002b90:	3b1e      	subs	r3, #30
 8002b92:	051b      	lsls	r3, r3, #20
 8002b94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b98:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	f7fe feea 	bl	8001978 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ca8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d071      	beq.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bb0:	483e      	ldr	r0, [pc, #248]	@ (8002cac <HAL_ADC_ConfigChannel+0x7c0>)
 8002bb2:	f7fe fde3 	bl	800177c <LL_ADC_GetCommonPathInternalCh>
 8002bb6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a3c      	ldr	r2, [pc, #240]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d004      	beq.n	8002bce <HAL_ADC_ConfigChannel+0x6e2>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a3a      	ldr	r2, [pc, #232]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d127      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d121      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002be2:	d157      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002be4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002be8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bec:	4619      	mov	r1, r3
 8002bee:	482f      	ldr	r0, [pc, #188]	@ (8002cac <HAL_ADC_ConfigChannel+0x7c0>)
 8002bf0:	f7fe fdb1 	bl	8001756 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bf4:	4b30      	ldr	r3, [pc, #192]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	099b      	lsrs	r3, r3, #6
 8002bfa:	4a30      	ldr	r2, [pc, #192]	@ (8002cbc <HAL_ADC_ConfigChannel+0x7d0>)
 8002bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002c00:	099b      	lsrs	r3, r3, #6
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	4613      	mov	r3, r2
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	4413      	add	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c0e:	e002      	b.n	8002c16 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	3b01      	subs	r3, #1
 8002c14:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1f9      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c1c:	e03a      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a27      	ldr	r2, [pc, #156]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d113      	bne.n	8002c50 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d10d      	bne.n	8002c50 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a22      	ldr	r2, [pc, #136]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d02a      	beq.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c46:	4619      	mov	r1, r3
 8002c48:	4818      	ldr	r0, [pc, #96]	@ (8002cac <HAL_ADC_ConfigChannel+0x7c0>)
 8002c4a:	f7fe fd84 	bl	8001756 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c4e:	e021      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d11c      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d116      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a16      	ldr	r2, [pc, #88]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d011      	beq.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c78:	4619      	mov	r1, r3
 8002c7a:	480c      	ldr	r0, [pc, #48]	@ (8002cac <HAL_ADC_ConfigChannel+0x7c0>)
 8002c7c:	f7fe fd6b 	bl	8001756 <LL_ADC_SetCommonPathInternalCh>
 8002c80:	e008      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c86:	f043 0220 	orr.w	r2, r3, #32
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002c9c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	37d8      	adds	r7, #216	@ 0xd8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	80080000 	.word	0x80080000
 8002cac:	50000300 	.word	0x50000300
 8002cb0:	c3210000 	.word	0xc3210000
 8002cb4:	90c00010 	.word	0x90c00010
 8002cb8:	20000000 	.word	0x20000000
 8002cbc:	053e2d63 	.word	0x053e2d63
 8002cc0:	c7520000 	.word	0xc7520000
 8002cc4:	50000100 	.word	0x50000100
 8002cc8:	cb840000 	.word	0xcb840000

08002ccc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fe ff2d 	bl	8001b3c <LL_ADC_IsEnabled>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d169      	bne.n	8002dbc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689a      	ldr	r2, [r3, #8]
 8002cee:	4b36      	ldr	r3, [pc, #216]	@ (8002dc8 <ADC_Enable+0xfc>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00d      	beq.n	8002d12 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfa:	f043 0210 	orr.w	r2, r3, #16
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d06:	f043 0201 	orr.w	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e055      	b.n	8002dbe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe fee8 	bl	8001aec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d1c:	482b      	ldr	r0, [pc, #172]	@ (8002dcc <ADC_Enable+0x100>)
 8002d1e:	f7fe fd2d 	bl	800177c <LL_ADC_GetCommonPathInternalCh>
 8002d22:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d013      	beq.n	8002d54 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d2c:	4b28      	ldr	r3, [pc, #160]	@ (8002dd0 <ADC_Enable+0x104>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	099b      	lsrs	r3, r3, #6
 8002d32:	4a28      	ldr	r2, [pc, #160]	@ (8002dd4 <ADC_Enable+0x108>)
 8002d34:	fba2 2303 	umull	r2, r3, r2, r3
 8002d38:	099b      	lsrs	r3, r3, #6
 8002d3a:	1c5a      	adds	r2, r3, #1
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	4413      	add	r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d46:	e002      	b.n	8002d4e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1f9      	bne.n	8002d48 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d54:	f7fe fce0 	bl	8001718 <HAL_GetTick>
 8002d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d5a:	e028      	b.n	8002dae <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fe feeb 	bl	8001b3c <LL_ADC_IsEnabled>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d104      	bne.n	8002d76 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fe febb 	bl	8001aec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d76:	f7fe fccf 	bl	8001718 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d914      	bls.n	8002dae <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d00d      	beq.n	8002dae <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d96:	f043 0210 	orr.w	r2, r3, #16
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da2:	f043 0201 	orr.w	r2, r3, #1
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e007      	b.n	8002dbe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d1cf      	bne.n	8002d5c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	8000003f 	.word	0x8000003f
 8002dcc:	50000300 	.word	0x50000300
 8002dd0:	20000000 	.word	0x20000000
 8002dd4:	053e2d63 	.word	0x053e2d63

08002dd8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7fe febc 	bl	8001b62 <LL_ADC_IsDisableOngoing>
 8002dea:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7fe fea3 	bl	8001b3c <LL_ADC_IsEnabled>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d047      	beq.n	8002e8c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d144      	bne.n	8002e8c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f003 030d 	and.w	r3, r3, #13
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d10c      	bne.n	8002e2a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7fe fe7d 	bl	8001b14 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2203      	movs	r2, #3
 8002e20:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e22:	f7fe fc79 	bl	8001718 <HAL_GetTick>
 8002e26:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e28:	e029      	b.n	8002e7e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e2e:	f043 0210 	orr.w	r2, r3, #16
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3a:	f043 0201 	orr.w	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e023      	b.n	8002e8e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e46:	f7fe fc67 	bl	8001718 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d914      	bls.n	8002e7e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00d      	beq.n	8002e7e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e66:	f043 0210 	orr.w	r2, r3, #16
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e72:	f043 0201 	orr.w	r2, r3, #1
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e007      	b.n	8002e8e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1dc      	bne.n	8002e46 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d14b      	bne.n	8002f48 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d021      	beq.n	8002f0e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fe fd00 	bl	80018d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d032      	beq.n	8002f40 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d12b      	bne.n	8002f40 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d11f      	bne.n	8002f40 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f04:	f043 0201 	orr.w	r2, r3, #1
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f0c:	e018      	b.n	8002f40 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d111      	bne.n	8002f40 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d105      	bne.n	8002f40 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f38:	f043 0201 	orr.w	r2, r3, #1
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f7fd ff11 	bl	8000d68 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002f46:	e00e      	b.n	8002f66 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f4c:	f003 0310 	and.w	r3, r3, #16
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f7ff fabf 	bl	80024d8 <HAL_ADC_ErrorCallback>
}
 8002f5a:	e004      	b.n	8002f66 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	4798      	blx	r3
}
 8002f66:	bf00      	nop
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b084      	sub	sp, #16
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f7ff fa97 	bl	80024b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f82:	bf00      	nop
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b084      	sub	sp, #16
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f96:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fa8:	f043 0204 	orr.w	r2, r3, #4
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f7ff fa91 	bl	80024d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002fb6:	bf00      	nop
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <LL_ADC_IsEnabled>:
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d101      	bne.n	8002fd6 <LL_ADC_IsEnabled+0x18>
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e000      	b.n	8002fd8 <LL_ADC_IsEnabled+0x1a>
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <LL_ADC_StartCalibration>:
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002ff6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003000:	4313      	orrs	r3, r2
 8003002:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	609a      	str	r2, [r3, #8]
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <LL_ADC_IsCalibrationOnGoing>:
{
 8003016:	b480      	push	{r7}
 8003018:	b083      	sub	sp, #12
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003026:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800302a:	d101      	bne.n	8003030 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <LL_ADC_REG_StartConversion>:
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800304e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003052:	f043 0204 	orr.w	r2, r3, #4
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	609a      	str	r2, [r3, #8]
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <LL_ADC_REG_IsConversionOngoing>:
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 0304 	and.w	r3, r3, #4
 8003076:	2b04      	cmp	r3, #4
 8003078:	d101      	bne.n	800307e <LL_ADC_REG_IsConversionOngoing+0x18>
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003096:	2300      	movs	r3, #0
 8003098:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d101      	bne.n	80030a8 <HAL_ADCEx_Calibration_Start+0x1c>
 80030a4:	2302      	movs	r3, #2
 80030a6:	e04d      	b.n	8003144 <HAL_ADCEx_Calibration_Start+0xb8>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7ff fe91 	bl	8002dd8 <ADC_Disable>
 80030b6:	4603      	mov	r3, r0
 80030b8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d136      	bne.n	800312e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80030c8:	f023 0302 	bic.w	r3, r3, #2
 80030cc:	f043 0202 	orr.w	r2, r3, #2
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6839      	ldr	r1, [r7, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff ff82 	bl	8002fe4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80030e0:	e014      	b.n	800310c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	3301      	adds	r3, #1
 80030e6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	4a18      	ldr	r2, [pc, #96]	@ (800314c <HAL_ADCEx_Calibration_Start+0xc0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d90d      	bls.n	800310c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f4:	f023 0312 	bic.w	r3, r3, #18
 80030f8:	f043 0210 	orr.w	r2, r3, #16
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e01b      	b.n	8003144 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4618      	mov	r0, r3
 8003112:	f7ff ff80 	bl	8003016 <LL_ADC_IsCalibrationOnGoing>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1e2      	bne.n	80030e2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003120:	f023 0303 	bic.w	r3, r3, #3
 8003124:	f043 0201 	orr.w	r2, r3, #1
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800312c:	e005      	b.n	800313a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003132:	f043 0210 	orr.w	r2, r3, #16
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003142:	7bfb      	ldrb	r3, [r7, #15]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	0004de01 	.word	0x0004de01

08003150 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b0a2      	sub	sp, #136	@ 0x88
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	607a      	str	r2, [r7, #4]
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff ff80 	bl	8003066 <LL_ADC_REG_IsConversionOngoing>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 800316c:	2302      	movs	r3, #2
 800316e:	e082      	b.n	8003276 <HAL_ADCEx_MultiModeStart_DMA+0x126>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003176:	2b01      	cmp	r3, #1
 8003178:	d101      	bne.n	800317e <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 800317a:	2302      	movs	r3, #2
 800317c:	e07b      	b.n	8003276 <HAL_ADCEx_MultiModeStart_DMA+0x126>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Temporary handle minimum initialization */
    __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003186:	2300      	movs	r3, #0
 8003188:	673b      	str	r3, [r7, #112]	@ 0x70
    ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800318a:	2300      	movs	r3, #0
 800318c:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003196:	d102      	bne.n	800319e <HAL_ADCEx_MultiModeStart_DMA+0x4e>
 8003198:	4b39      	ldr	r3, [pc, #228]	@ (8003280 <HAL_ADCEx_MultiModeStart_DMA+0x130>)
 800319a:	617b      	str	r3, [r7, #20]
 800319c:	e001      	b.n	80031a2 <HAL_ADCEx_MultiModeStart_DMA+0x52>
 800319e:	2300      	movs	r3, #0
 80031a0:	617b      	str	r3, [r7, #20]

    if (tmp_hadc_slave.Instance == NULL)
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10b      	bne.n	80031c0 <HAL_ADCEx_MultiModeStart_DMA+0x70>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ac:	f043 0220 	orr.w	r2, r3, #32
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e05a      	b.n	8003276 <HAL_ADCEx_MultiModeStart_DMA+0x126>
    }

    /* Enable the ADC peripherals: master and slave (in case if not already   */
    /* enabled previously)                                                    */
    tmp_hal_status = ADC_Enable(hadc);
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	f7ff fd83 	bl	8002ccc <ADC_Enable>
 80031c6:	4603      	mov	r3, r0
 80031c8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    if (tmp_hal_status == HAL_OK)
 80031cc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d107      	bne.n	80031e4 <HAL_ADCEx_MultiModeStart_DMA+0x94>
    {
      tmp_hal_status = ADC_Enable(&tmp_hadc_slave);
 80031d4:	f107 0314 	add.w	r3, r7, #20
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff fd77 	bl	8002ccc <ADC_Enable>
 80031de:	4603      	mov	r3, r0
 80031e0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 80031e4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d13e      	bne.n	800326a <HAL_ADCEx_MultiModeStart_DMA+0x11a>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80031f4:	f023 0301 	bic.w	r3, r3, #1
 80031f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	65da      	str	r2, [r3, #92]	@ 0x5c
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800320a:	4a1e      	ldr	r2, [pc, #120]	@ (8003284 <HAL_ADCEx_MultiModeStart_DMA+0x134>)
 800320c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003212:	4a1d      	ldr	r2, [pc, #116]	@ (8003288 <HAL_ADCEx_MultiModeStart_DMA+0x138>)
 8003214:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321a:	4a1c      	ldr	r2, [pc, #112]	@ (800328c <HAL_ADCEx_MultiModeStart_DMA+0x13c>)
 800321c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Pointer to the common control register  */
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800321e:	4b1c      	ldr	r3, [pc, #112]	@ (8003290 <HAL_ADCEx_MultiModeStart_DMA+0x140>)
 8003220:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	221c      	movs	r2, #28
 800322a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 0210 	orr.w	r2, r2, #16
 8003242:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003248:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800324c:	330c      	adds	r3, #12
 800324e:	4619      	mov	r1, r3
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f000 fa7c 	bl	8003750 <HAL_DMA_Start_IT>
 8003258:	4603      	mov	r3, r0
 800325a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      /* Enable conversion of regular group.                                    */
      /* If software start has been selected, conversion starts immediately.    */
      /* If external trigger has been selected, conversion will start at next   */
      /* trigger event.                                                         */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4618      	mov	r0, r3
 8003264:	f7ff feeb 	bl	800303e <LL_ADC_REG_StartConversion>
 8003268:	e003      	b.n	8003272 <HAL_ADCEx_MultiModeStart_DMA+0x122>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8003272:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
  }
}
 8003276:	4618      	mov	r0, r3
 8003278:	3788      	adds	r7, #136	@ 0x88
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	50000100 	.word	0x50000100
 8003284:	08002e97 	.word	0x08002e97
 8003288:	08002f6f 	.word	0x08002f6f
 800328c:	08002f8b 	.word	0x08002f8b
 8003290:	50000300 	.word	0x50000300

08003294 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80032b0:	bf00      	nop
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80032f8:	b590      	push	{r4, r7, lr}
 80032fa:	b0a1      	sub	sp, #132	@ 0x84
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800330e:	2b01      	cmp	r3, #1
 8003310:	d101      	bne.n	8003316 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003312:	2302      	movs	r3, #2
 8003314:	e08b      	b.n	800342e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800331e:	2300      	movs	r3, #0
 8003320:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003322:	2300      	movs	r3, #0
 8003324:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800332e:	d102      	bne.n	8003336 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003330:	4b41      	ldr	r3, [pc, #260]	@ (8003438 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003332:	60bb      	str	r3, [r7, #8]
 8003334:	e001      	b.n	800333a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003336:	2300      	movs	r3, #0
 8003338:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10b      	bne.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003344:	f043 0220 	orr.w	r2, r3, #32
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e06a      	b.n	800342e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff fe83 	bl	8003066 <LL_ADC_REG_IsConversionOngoing>
 8003360:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff fe7d 	bl	8003066 <LL_ADC_REG_IsConversionOngoing>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d14c      	bne.n	800340c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003372:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003374:	2b00      	cmp	r3, #0
 8003376:	d149      	bne.n	800340c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003378:	4b30      	ldr	r3, [pc, #192]	@ (800343c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800337a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d028      	beq.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003384:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003396:	035b      	lsls	r3, r3, #13
 8003398:	430b      	orrs	r3, r1
 800339a:	431a      	orrs	r2, r3
 800339c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800339e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80033a4:	f7ff fe0b 	bl	8002fbe <LL_ADC_IsEnabled>
 80033a8:	4604      	mov	r4, r0
 80033aa:	4823      	ldr	r0, [pc, #140]	@ (8003438 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80033ac:	f7ff fe07 	bl	8002fbe <LL_ADC_IsEnabled>
 80033b0:	4603      	mov	r3, r0
 80033b2:	4323      	orrs	r3, r4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d133      	bne.n	8003420 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80033b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80033c0:	f023 030f 	bic.w	r3, r3, #15
 80033c4:	683a      	ldr	r2, [r7, #0]
 80033c6:	6811      	ldr	r1, [r2, #0]
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	6892      	ldr	r2, [r2, #8]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	431a      	orrs	r2, r3
 80033d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033d2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033d4:	e024      	b.n	8003420 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80033d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80033de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033e2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80033e6:	f7ff fdea 	bl	8002fbe <LL_ADC_IsEnabled>
 80033ea:	4604      	mov	r4, r0
 80033ec:	4812      	ldr	r0, [pc, #72]	@ (8003438 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80033ee:	f7ff fde6 	bl	8002fbe <LL_ADC_IsEnabled>
 80033f2:	4603      	mov	r3, r0
 80033f4:	4323      	orrs	r3, r4
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d112      	bne.n	8003420 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003402:	f023 030f 	bic.w	r3, r3, #15
 8003406:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003408:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800340a:	e009      	b.n	8003420 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003410:	f043 0220 	orr.w	r2, r3, #32
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800341e:	e000      	b.n	8003422 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003420:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800342a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800342e:	4618      	mov	r0, r3
 8003430:	3784      	adds	r7, #132	@ 0x84
 8003432:	46bd      	mov	sp, r7
 8003434:	bd90      	pop	{r4, r7, pc}
 8003436:	bf00      	nop
 8003438:	50000100 	.word	0x50000100
 800343c:	50000300 	.word	0x50000300

08003440 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003440:	b480      	push	{r7}
 8003442:	b085      	sub	sp, #20
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f003 0307 	and.w	r3, r3, #7
 800344e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003450:	4b0c      	ldr	r3, [pc, #48]	@ (8003484 <__NVIC_SetPriorityGrouping+0x44>)
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800345c:	4013      	ands	r3, r2
 800345e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003468:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800346c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003470:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003472:	4a04      	ldr	r2, [pc, #16]	@ (8003484 <__NVIC_SetPriorityGrouping+0x44>)
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	60d3      	str	r3, [r2, #12]
}
 8003478:	bf00      	nop
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	e000ed00 	.word	0xe000ed00

08003488 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800348c:	4b04      	ldr	r3, [pc, #16]	@ (80034a0 <__NVIC_GetPriorityGrouping+0x18>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	0a1b      	lsrs	r3, r3, #8
 8003492:	f003 0307 	and.w	r3, r3, #7
}
 8003496:	4618      	mov	r0, r3
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	e000ed00 	.word	0xe000ed00

080034a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	4603      	mov	r3, r0
 80034ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	db0b      	blt.n	80034ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034b6:	79fb      	ldrb	r3, [r7, #7]
 80034b8:	f003 021f 	and.w	r2, r3, #31
 80034bc:	4907      	ldr	r1, [pc, #28]	@ (80034dc <__NVIC_EnableIRQ+0x38>)
 80034be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c2:	095b      	lsrs	r3, r3, #5
 80034c4:	2001      	movs	r0, #1
 80034c6:	fa00 f202 	lsl.w	r2, r0, r2
 80034ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	e000e100 	.word	0xe000e100

080034e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	6039      	str	r1, [r7, #0]
 80034ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	db0a      	blt.n	800350a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	490c      	ldr	r1, [pc, #48]	@ (800352c <__NVIC_SetPriority+0x4c>)
 80034fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fe:	0112      	lsls	r2, r2, #4
 8003500:	b2d2      	uxtb	r2, r2
 8003502:	440b      	add	r3, r1
 8003504:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003508:	e00a      	b.n	8003520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	b2da      	uxtb	r2, r3
 800350e:	4908      	ldr	r1, [pc, #32]	@ (8003530 <__NVIC_SetPriority+0x50>)
 8003510:	79fb      	ldrb	r3, [r7, #7]
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	3b04      	subs	r3, #4
 8003518:	0112      	lsls	r2, r2, #4
 800351a:	b2d2      	uxtb	r2, r2
 800351c:	440b      	add	r3, r1
 800351e:	761a      	strb	r2, [r3, #24]
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	e000e100 	.word	0xe000e100
 8003530:	e000ed00 	.word	0xe000ed00

08003534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003534:	b480      	push	{r7}
 8003536:	b089      	sub	sp, #36	@ 0x24
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f003 0307 	and.w	r3, r3, #7
 8003546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	f1c3 0307 	rsb	r3, r3, #7
 800354e:	2b04      	cmp	r3, #4
 8003550:	bf28      	it	cs
 8003552:	2304      	movcs	r3, #4
 8003554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	3304      	adds	r3, #4
 800355a:	2b06      	cmp	r3, #6
 800355c:	d902      	bls.n	8003564 <NVIC_EncodePriority+0x30>
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	3b03      	subs	r3, #3
 8003562:	e000      	b.n	8003566 <NVIC_EncodePriority+0x32>
 8003564:	2300      	movs	r3, #0
 8003566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003568:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43da      	mvns	r2, r3
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	401a      	ands	r2, r3
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800357c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	fa01 f303 	lsl.w	r3, r1, r3
 8003586:	43d9      	mvns	r1, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800358c:	4313      	orrs	r3, r2
         );
}
 800358e:	4618      	mov	r0, r3
 8003590:	3724      	adds	r7, #36	@ 0x24
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b082      	sub	sp, #8
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7ff ff4c 	bl	8003440 <__NVIC_SetPriorityGrouping>
}
 80035a8:	bf00      	nop
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
 80035bc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035be:	f7ff ff63 	bl	8003488 <__NVIC_GetPriorityGrouping>
 80035c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	68b9      	ldr	r1, [r7, #8]
 80035c8:	6978      	ldr	r0, [r7, #20]
 80035ca:	f7ff ffb3 	bl	8003534 <NVIC_EncodePriority>
 80035ce:	4602      	mov	r2, r0
 80035d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035d4:	4611      	mov	r1, r2
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff ff82 	bl	80034e0 <__NVIC_SetPriority>
}
 80035dc:	bf00      	nop
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7ff ff56 	bl	80034a4 <__NVIC_EnableIRQ>
}
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e08d      	b.n	800372e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	4b47      	ldr	r3, [pc, #284]	@ (8003738 <HAL_DMA_Init+0x138>)
 800361a:	429a      	cmp	r2, r3
 800361c:	d80f      	bhi.n	800363e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	4b45      	ldr	r3, [pc, #276]	@ (800373c <HAL_DMA_Init+0x13c>)
 8003626:	4413      	add	r3, r2
 8003628:	4a45      	ldr	r2, [pc, #276]	@ (8003740 <HAL_DMA_Init+0x140>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	091b      	lsrs	r3, r3, #4
 8003630:	009a      	lsls	r2, r3, #2
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a42      	ldr	r2, [pc, #264]	@ (8003744 <HAL_DMA_Init+0x144>)
 800363a:	641a      	str	r2, [r3, #64]	@ 0x40
 800363c:	e00e      	b.n	800365c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	461a      	mov	r2, r3
 8003644:	4b40      	ldr	r3, [pc, #256]	@ (8003748 <HAL_DMA_Init+0x148>)
 8003646:	4413      	add	r3, r2
 8003648:	4a3d      	ldr	r2, [pc, #244]	@ (8003740 <HAL_DMA_Init+0x140>)
 800364a:	fba2 2303 	umull	r2, r3, r2, r3
 800364e:	091b      	lsrs	r3, r3, #4
 8003650:	009a      	lsls	r2, r3, #2
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a3c      	ldr	r2, [pc, #240]	@ (800374c <HAL_DMA_Init+0x14c>)
 800365a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2202      	movs	r2, #2
 8003660:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003676:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003680:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800368c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003698:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f9b6 	bl	8003a20 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036bc:	d102      	bne.n	80036c4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036d8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d010      	beq.n	8003704 <HAL_DMA_Init+0x104>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d80c      	bhi.n	8003704 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f9d6 	bl	8003a9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003700:	605a      	str	r2, [r3, #4]
 8003702:	e008      	b.n	8003716 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	40020407 	.word	0x40020407
 800373c:	bffdfff8 	.word	0xbffdfff8
 8003740:	cccccccd 	.word	0xcccccccd
 8003744:	40020000 	.word	0x40020000
 8003748:	bffdfbf8 	.word	0xbffdfbf8
 800374c:	40020400 	.word	0x40020400

08003750 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800375e:	2300      	movs	r3, #0
 8003760:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003768:	2b01      	cmp	r3, #1
 800376a:	d101      	bne.n	8003770 <HAL_DMA_Start_IT+0x20>
 800376c:	2302      	movs	r3, #2
 800376e:	e066      	b.n	800383e <HAL_DMA_Start_IT+0xee>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b01      	cmp	r3, #1
 8003782:	d155      	bne.n	8003830 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0201 	bic.w	r2, r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	68b9      	ldr	r1, [r7, #8]
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 f8fb 	bl	80039a4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d008      	beq.n	80037c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f042 020e 	orr.w	r2, r2, #14
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	e00f      	b.n	80037e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0204 	bic.w	r2, r2, #4
 80037d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 020a 	orr.w	r2, r2, #10
 80037e6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d007      	beq.n	8003806 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003800:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003804:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380a:	2b00      	cmp	r3, #0
 800380c:	d007      	beq.n	800381e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003818:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800381c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 0201 	orr.w	r2, r2, #1
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	e005      	b.n	800383c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003838:	2302      	movs	r3, #2
 800383a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800383c:	7dfb      	ldrb	r3, [r7, #23]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	b084      	sub	sp, #16
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003862:	f003 031f 	and.w	r3, r3, #31
 8003866:	2204      	movs	r2, #4
 8003868:	409a      	lsls	r2, r3
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4013      	ands	r3, r2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d026      	beq.n	80038c0 <HAL_DMA_IRQHandler+0x7a>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d021      	beq.n	80038c0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0320 	and.w	r3, r3, #32
 8003886:	2b00      	cmp	r3, #0
 8003888:	d107      	bne.n	800389a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0204 	bic.w	r2, r2, #4
 8003898:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389e:	f003 021f 	and.w	r2, r3, #31
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	2104      	movs	r1, #4
 80038a8:	fa01 f202 	lsl.w	r2, r1, r2
 80038ac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d071      	beq.n	800399a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80038be:	e06c      	b.n	800399a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c4:	f003 031f 	and.w	r3, r3, #31
 80038c8:	2202      	movs	r2, #2
 80038ca:	409a      	lsls	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	4013      	ands	r3, r2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d02e      	beq.n	8003932 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d029      	beq.n	8003932 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0320 	and.w	r3, r3, #32
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 020a 	bic.w	r2, r2, #10
 80038fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003908:	f003 021f 	and.w	r2, r3, #31
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003910:	2102      	movs	r1, #2
 8003912:	fa01 f202 	lsl.w	r2, r1, r2
 8003916:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d038      	beq.n	800399a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003930:	e033      	b.n	800399a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003936:	f003 031f 	and.w	r3, r3, #31
 800393a:	2208      	movs	r2, #8
 800393c:	409a      	lsls	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	4013      	ands	r3, r2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d02a      	beq.n	800399c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	2b00      	cmp	r3, #0
 800394e:	d025      	beq.n	800399c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 020e 	bic.w	r2, r2, #14
 800395e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003964:	f003 021f 	and.w	r2, r3, #31
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	2101      	movs	r1, #1
 800396e:	fa01 f202 	lsl.w	r2, r1, r2
 8003972:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398e:	2b00      	cmp	r3, #0
 8003990:	d004      	beq.n	800399c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800399a:	bf00      	nop
 800399c:	bf00      	nop
}
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039ba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d004      	beq.n	80039ce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80039cc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d2:	f003 021f 	and.w	r2, r3, #31
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039da:	2101      	movs	r1, #1
 80039dc:	fa01 f202 	lsl.w	r2, r1, r2
 80039e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b10      	cmp	r3, #16
 80039f0:	d108      	bne.n	8003a04 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a02:	e007      	b.n	8003a14 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	60da      	str	r2, [r3, #12]
}
 8003a14:	bf00      	nop
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4b16      	ldr	r3, [pc, #88]	@ (8003a88 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d802      	bhi.n	8003a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003a34:	4b15      	ldr	r3, [pc, #84]	@ (8003a8c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	e001      	b.n	8003a3e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003a3a:	4b15      	ldr	r3, [pc, #84]	@ (8003a90 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003a3c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	3b08      	subs	r3, #8
 8003a4a:	4a12      	ldr	r2, [pc, #72]	@ (8003a94 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	091b      	lsrs	r3, r3, #4
 8003a52:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a58:	089b      	lsrs	r3, r3, #2
 8003a5a:	009a      	lsls	r2, r3, #2
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	4413      	add	r3, r2
 8003a60:	461a      	mov	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a0b      	ldr	r2, [pc, #44]	@ (8003a98 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003a6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 031f 	and.w	r3, r3, #31
 8003a72:	2201      	movs	r2, #1
 8003a74:	409a      	lsls	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40020407 	.word	0x40020407
 8003a8c:	40020800 	.word	0x40020800
 8003a90:	40020820 	.word	0x40020820
 8003a94:	cccccccd 	.word	0xcccccccd
 8003a98:	40020880 	.word	0x40020880

08003a9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4b0b      	ldr	r3, [pc, #44]	@ (8003adc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003ab0:	4413      	add	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a08      	ldr	r2, [pc, #32]	@ (8003ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003abe:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	2201      	movs	r2, #1
 8003aca:	409a      	lsls	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003ad0:	bf00      	nop
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	1000823f 	.word	0x1000823f
 8003ae0:	40020940 	.word	0x40020940

08003ae4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003aee:	2300      	movs	r3, #0
 8003af0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003af2:	e15a      	b.n	8003daa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	2101      	movs	r1, #1
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	fa01 f303 	lsl.w	r3, r1, r3
 8003b00:	4013      	ands	r3, r2
 8003b02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f000 814c 	beq.w	8003da4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f003 0303 	and.w	r3, r3, #3
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d005      	beq.n	8003b24 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d130      	bne.n	8003b86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43db      	mvns	r3, r3
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	4013      	ands	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	091b      	lsrs	r3, r3, #4
 8003b70:	f003 0201 	and.w	r2, r3, #1
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f003 0303 	and.w	r3, r3, #3
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	d017      	beq.n	8003bc2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	2203      	movs	r2, #3
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	689a      	ldr	r2, [r3, #8]
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d123      	bne.n	8003c16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	08da      	lsrs	r2, r3, #3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3208      	adds	r2, #8
 8003bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	220f      	movs	r2, #15
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43db      	mvns	r3, r3
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	08da      	lsrs	r2, r3, #3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3208      	adds	r2, #8
 8003c10:	6939      	ldr	r1, [r7, #16]
 8003c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	2203      	movs	r2, #3
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	43db      	mvns	r3, r3
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f003 0203 	and.w	r2, r3, #3
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 80a6 	beq.w	8003da4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c58:	4b5b      	ldr	r3, [pc, #364]	@ (8003dc8 <HAL_GPIO_Init+0x2e4>)
 8003c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5c:	4a5a      	ldr	r2, [pc, #360]	@ (8003dc8 <HAL_GPIO_Init+0x2e4>)
 8003c5e:	f043 0301 	orr.w	r3, r3, #1
 8003c62:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c64:	4b58      	ldr	r3, [pc, #352]	@ (8003dc8 <HAL_GPIO_Init+0x2e4>)
 8003c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	60bb      	str	r3, [r7, #8]
 8003c6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c70:	4a56      	ldr	r2, [pc, #344]	@ (8003dcc <HAL_GPIO_Init+0x2e8>)
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	089b      	lsrs	r3, r3, #2
 8003c76:	3302      	adds	r3, #2
 8003c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f003 0303 	and.w	r3, r3, #3
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	220f      	movs	r2, #15
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	4013      	ands	r3, r2
 8003c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c9a:	d01f      	beq.n	8003cdc <HAL_GPIO_Init+0x1f8>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a4c      	ldr	r2, [pc, #304]	@ (8003dd0 <HAL_GPIO_Init+0x2ec>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d019      	beq.n	8003cd8 <HAL_GPIO_Init+0x1f4>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a4b      	ldr	r2, [pc, #300]	@ (8003dd4 <HAL_GPIO_Init+0x2f0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d013      	beq.n	8003cd4 <HAL_GPIO_Init+0x1f0>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4a4a      	ldr	r2, [pc, #296]	@ (8003dd8 <HAL_GPIO_Init+0x2f4>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d00d      	beq.n	8003cd0 <HAL_GPIO_Init+0x1ec>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a49      	ldr	r2, [pc, #292]	@ (8003ddc <HAL_GPIO_Init+0x2f8>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d007      	beq.n	8003ccc <HAL_GPIO_Init+0x1e8>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a48      	ldr	r2, [pc, #288]	@ (8003de0 <HAL_GPIO_Init+0x2fc>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d101      	bne.n	8003cc8 <HAL_GPIO_Init+0x1e4>
 8003cc4:	2305      	movs	r3, #5
 8003cc6:	e00a      	b.n	8003cde <HAL_GPIO_Init+0x1fa>
 8003cc8:	2306      	movs	r3, #6
 8003cca:	e008      	b.n	8003cde <HAL_GPIO_Init+0x1fa>
 8003ccc:	2304      	movs	r3, #4
 8003cce:	e006      	b.n	8003cde <HAL_GPIO_Init+0x1fa>
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e004      	b.n	8003cde <HAL_GPIO_Init+0x1fa>
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	e002      	b.n	8003cde <HAL_GPIO_Init+0x1fa>
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e000      	b.n	8003cde <HAL_GPIO_Init+0x1fa>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	f002 0203 	and.w	r2, r2, #3
 8003ce4:	0092      	lsls	r2, r2, #2
 8003ce6:	4093      	lsls	r3, r2
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cee:	4937      	ldr	r1, [pc, #220]	@ (8003dcc <HAL_GPIO_Init+0x2e8>)
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	089b      	lsrs	r3, r3, #2
 8003cf4:	3302      	adds	r3, #2
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cfc:	4b39      	ldr	r3, [pc, #228]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	43db      	mvns	r3, r3
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d20:	4a30      	ldr	r2, [pc, #192]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d26:	4b2f      	ldr	r3, [pc, #188]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	4013      	ands	r3, r2
 8003d34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d4a:	4a26      	ldr	r2, [pc, #152]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003d50:	4b24      	ldr	r3, [pc, #144]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d74:	4a1b      	ldr	r2, [pc, #108]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	43db      	mvns	r3, r3
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	4013      	ands	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d9e:	4a11      	ldr	r2, [pc, #68]	@ (8003de4 <HAL_GPIO_Init+0x300>)
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	3301      	adds	r3, #1
 8003da8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f47f ae9d 	bne.w	8003af4 <HAL_GPIO_Init+0x10>
  }
}
 8003dba:	bf00      	nop
 8003dbc:	bf00      	nop
 8003dbe:	371c      	adds	r7, #28
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	40010000 	.word	0x40010000
 8003dd0:	48000400 	.word	0x48000400
 8003dd4:	48000800 	.word	0x48000800
 8003dd8:	48000c00 	.word	0x48000c00
 8003ddc:	48001000 	.word	0x48001000
 8003de0:	48001400 	.word	0x48001400
 8003de4:	40010400 	.word	0x40010400

08003de8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d141      	bne.n	8003e7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003df6:	4b4b      	ldr	r3, [pc, #300]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e02:	d131      	bne.n	8003e68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e04:	4b47      	ldr	r3, [pc, #284]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e0a:	4a46      	ldr	r2, [pc, #280]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e14:	4b43      	ldr	r3, [pc, #268]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e1c:	4a41      	ldr	r2, [pc, #260]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e24:	4b40      	ldr	r3, [pc, #256]	@ (8003f28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2232      	movs	r2, #50	@ 0x32
 8003e2a:	fb02 f303 	mul.w	r3, r2, r3
 8003e2e:	4a3f      	ldr	r2, [pc, #252]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003e30:	fba2 2303 	umull	r2, r3, r2, r3
 8003e34:	0c9b      	lsrs	r3, r3, #18
 8003e36:	3301      	adds	r3, #1
 8003e38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e3a:	e002      	b.n	8003e42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e42:	4b38      	ldr	r3, [pc, #224]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e4e:	d102      	bne.n	8003e56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1f2      	bne.n	8003e3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e56:	4b33      	ldr	r3, [pc, #204]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e62:	d158      	bne.n	8003f16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e057      	b.n	8003f18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e68:	4b2e      	ldr	r3, [pc, #184]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e6e:	4a2d      	ldr	r2, [pc, #180]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e78:	e04d      	b.n	8003f16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e80:	d141      	bne.n	8003f06 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e82:	4b28      	ldr	r3, [pc, #160]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e8e:	d131      	bne.n	8003ef4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e90:	4b24      	ldr	r3, [pc, #144]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e96:	4a23      	ldr	r2, [pc, #140]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ea0:	4b20      	ldr	r3, [pc, #128]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ea8:	4a1e      	ldr	r2, [pc, #120]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eaa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003eae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2232      	movs	r2, #50	@ 0x32
 8003eb6:	fb02 f303 	mul.w	r3, r2, r3
 8003eba:	4a1c      	ldr	r2, [pc, #112]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec0:	0c9b      	lsrs	r3, r3, #18
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ec6:	e002      	b.n	8003ece <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ece:	4b15      	ldr	r3, [pc, #84]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eda:	d102      	bne.n	8003ee2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f2      	bne.n	8003ec8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ee2:	4b10      	ldr	r3, [pc, #64]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eee:	d112      	bne.n	8003f16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e011      	b.n	8003f18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003efa:	4a0a      	ldr	r2, [pc, #40]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f04:	e007      	b.n	8003f16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f06:	4b07      	ldr	r3, [pc, #28]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f0e:	4a05      	ldr	r2, [pc, #20]	@ (8003f24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f14:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3714      	adds	r7, #20
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	40007000 	.word	0x40007000
 8003f28:	20000000 	.word	0x20000000
 8003f2c:	431bde83 	.word	0x431bde83

08003f30 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003f34:	4b05      	ldr	r3, [pc, #20]	@ (8003f4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	4a04      	ldr	r2, [pc, #16]	@ (8003f4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f3e:	6093      	str	r3, [r2, #8]
}
 8003f40:	bf00      	nop
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	40007000 	.word	0x40007000

08003f50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b088      	sub	sp, #32
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e2fe      	b.n	8004560 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d075      	beq.n	800405a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f6e:	4b97      	ldr	r3, [pc, #604]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 030c 	and.w	r3, r3, #12
 8003f76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f78:	4b94      	ldr	r3, [pc, #592]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	f003 0303 	and.w	r3, r3, #3
 8003f80:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	2b0c      	cmp	r3, #12
 8003f86:	d102      	bne.n	8003f8e <HAL_RCC_OscConfig+0x3e>
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	2b03      	cmp	r3, #3
 8003f8c:	d002      	beq.n	8003f94 <HAL_RCC_OscConfig+0x44>
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	d10b      	bne.n	8003fac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f94:	4b8d      	ldr	r3, [pc, #564]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d05b      	beq.n	8004058 <HAL_RCC_OscConfig+0x108>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d157      	bne.n	8004058 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e2d9      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fb4:	d106      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x74>
 8003fb6:	4b85      	ldr	r3, [pc, #532]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a84      	ldr	r2, [pc, #528]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc0:	6013      	str	r3, [r2, #0]
 8003fc2:	e01d      	b.n	8004000 <HAL_RCC_OscConfig+0xb0>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fcc:	d10c      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x98>
 8003fce:	4b7f      	ldr	r3, [pc, #508]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a7e      	ldr	r2, [pc, #504]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fd8:	6013      	str	r3, [r2, #0]
 8003fda:	4b7c      	ldr	r3, [pc, #496]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a7b      	ldr	r2, [pc, #492]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	e00b      	b.n	8004000 <HAL_RCC_OscConfig+0xb0>
 8003fe8:	4b78      	ldr	r3, [pc, #480]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a77      	ldr	r2, [pc, #476]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003fee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff2:	6013      	str	r3, [r2, #0]
 8003ff4:	4b75      	ldr	r3, [pc, #468]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a74      	ldr	r2, [pc, #464]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8003ffa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ffe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d013      	beq.n	8004030 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fd fb86 	bl	8001718 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004010:	f7fd fb82 	bl	8001718 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b64      	cmp	r3, #100	@ 0x64
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e29e      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004022:	4b6a      	ldr	r3, [pc, #424]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f0      	beq.n	8004010 <HAL_RCC_OscConfig+0xc0>
 800402e:	e014      	b.n	800405a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004030:	f7fd fb72 	bl	8001718 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004038:	f7fd fb6e 	bl	8001718 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b64      	cmp	r3, #100	@ 0x64
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e28a      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800404a:	4b60      	ldr	r3, [pc, #384]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1f0      	bne.n	8004038 <HAL_RCC_OscConfig+0xe8>
 8004056:	e000      	b.n	800405a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d075      	beq.n	8004152 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004066:	4b59      	ldr	r3, [pc, #356]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 030c 	and.w	r3, r3, #12
 800406e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004070:	4b56      	ldr	r3, [pc, #344]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	2b0c      	cmp	r3, #12
 800407e:	d102      	bne.n	8004086 <HAL_RCC_OscConfig+0x136>
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d002      	beq.n	800408c <HAL_RCC_OscConfig+0x13c>
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	2b04      	cmp	r3, #4
 800408a:	d11f      	bne.n	80040cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800408c:	4b4f      	ldr	r3, [pc, #316]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <HAL_RCC_OscConfig+0x154>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e25d      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a4:	4b49      	ldr	r3, [pc, #292]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	061b      	lsls	r3, r3, #24
 80040b2:	4946      	ldr	r1, [pc, #280]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80040b8:	4b45      	ldr	r3, [pc, #276]	@ (80041d0 <HAL_RCC_OscConfig+0x280>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4618      	mov	r0, r3
 80040be:	f7fd fa11 	bl	80014e4 <HAL_InitTick>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d043      	beq.n	8004150 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e249      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d023      	beq.n	800411c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040d4:	4b3d      	ldr	r3, [pc, #244]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a3c      	ldr	r2, [pc, #240]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 80040da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e0:	f7fd fb1a 	bl	8001718 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e8:	f7fd fb16 	bl	8001718 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e232      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040fa:	4b34      	ldr	r3, [pc, #208]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0f0      	beq.n	80040e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004106:	4b31      	ldr	r3, [pc, #196]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	061b      	lsls	r3, r3, #24
 8004114:	492d      	ldr	r1, [pc, #180]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004116:	4313      	orrs	r3, r2
 8004118:	604b      	str	r3, [r1, #4]
 800411a:	e01a      	b.n	8004152 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800411c:	4b2b      	ldr	r3, [pc, #172]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a2a      	ldr	r2, [pc, #168]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004122:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004128:	f7fd faf6 	bl	8001718 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004130:	f7fd faf2 	bl	8001718 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e20e      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004142:	4b22      	ldr	r3, [pc, #136]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x1e0>
 800414e:	e000      	b.n	8004152 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004150:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d041      	beq.n	80041e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d01c      	beq.n	80041a0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004166:	4b19      	ldr	r3, [pc, #100]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004168:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800416c:	4a17      	ldr	r2, [pc, #92]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 800416e:	f043 0301 	orr.w	r3, r3, #1
 8004172:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004176:	f7fd facf 	bl	8001718 <HAL_GetTick>
 800417a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800417e:	f7fd facb 	bl	8001718 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e1e7      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004190:	4b0e      	ldr	r3, [pc, #56]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004192:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004196:	f003 0302 	and.w	r3, r3, #2
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0ef      	beq.n	800417e <HAL_RCC_OscConfig+0x22e>
 800419e:	e020      	b.n	80041e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041a0:	4b0a      	ldr	r3, [pc, #40]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 80041a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041a6:	4a09      	ldr	r2, [pc, #36]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 80041a8:	f023 0301 	bic.w	r3, r3, #1
 80041ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b0:	f7fd fab2 	bl	8001718 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041b6:	e00d      	b.n	80041d4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041b8:	f7fd faae 	bl	8001718 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d906      	bls.n	80041d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e1ca      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
 80041ca:	bf00      	nop
 80041cc:	40021000 	.word	0x40021000
 80041d0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041d4:	4b8c      	ldr	r3, [pc, #560]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80041d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1ea      	bne.n	80041b8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0304 	and.w	r3, r3, #4
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f000 80a6 	beq.w	800433c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041f0:	2300      	movs	r3, #0
 80041f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041f4:	4b84      	ldr	r3, [pc, #528]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80041f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_OscConfig+0x2b4>
 8004200:	2301      	movs	r3, #1
 8004202:	e000      	b.n	8004206 <HAL_RCC_OscConfig+0x2b6>
 8004204:	2300      	movs	r3, #0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00d      	beq.n	8004226 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800420a:	4b7f      	ldr	r3, [pc, #508]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 800420c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800420e:	4a7e      	ldr	r2, [pc, #504]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004214:	6593      	str	r3, [r2, #88]	@ 0x58
 8004216:	4b7c      	ldr	r3, [pc, #496]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800421e:	60fb      	str	r3, [r7, #12]
 8004220:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004222:	2301      	movs	r3, #1
 8004224:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004226:	4b79      	ldr	r3, [pc, #484]	@ (800440c <HAL_RCC_OscConfig+0x4bc>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422e:	2b00      	cmp	r3, #0
 8004230:	d118      	bne.n	8004264 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004232:	4b76      	ldr	r3, [pc, #472]	@ (800440c <HAL_RCC_OscConfig+0x4bc>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a75      	ldr	r2, [pc, #468]	@ (800440c <HAL_RCC_OscConfig+0x4bc>)
 8004238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800423c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800423e:	f7fd fa6b 	bl	8001718 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004244:	e008      	b.n	8004258 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004246:	f7fd fa67 	bl	8001718 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d901      	bls.n	8004258 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e183      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004258:	4b6c      	ldr	r3, [pc, #432]	@ (800440c <HAL_RCC_OscConfig+0x4bc>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0f0      	beq.n	8004246 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d108      	bne.n	800427e <HAL_RCC_OscConfig+0x32e>
 800426c:	4b66      	ldr	r3, [pc, #408]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 800426e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004272:	4a65      	ldr	r2, [pc, #404]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004274:	f043 0301 	orr.w	r3, r3, #1
 8004278:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800427c:	e024      	b.n	80042c8 <HAL_RCC_OscConfig+0x378>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	2b05      	cmp	r3, #5
 8004284:	d110      	bne.n	80042a8 <HAL_RCC_OscConfig+0x358>
 8004286:	4b60      	ldr	r3, [pc, #384]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428c:	4a5e      	ldr	r2, [pc, #376]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 800428e:	f043 0304 	orr.w	r3, r3, #4
 8004292:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004296:	4b5c      	ldr	r3, [pc, #368]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800429c:	4a5a      	ldr	r2, [pc, #360]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042a6:	e00f      	b.n	80042c8 <HAL_RCC_OscConfig+0x378>
 80042a8:	4b57      	ldr	r3, [pc, #348]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80042aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ae:	4a56      	ldr	r2, [pc, #344]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042b8:	4b53      	ldr	r3, [pc, #332]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80042ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042be:	4a52      	ldr	r2, [pc, #328]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80042c0:	f023 0304 	bic.w	r3, r3, #4
 80042c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d016      	beq.n	80042fe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d0:	f7fd fa22 	bl	8001718 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042d6:	e00a      	b.n	80042ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d8:	f7fd fa1e 	bl	8001718 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e138      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ee:	4b46      	ldr	r3, [pc, #280]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80042f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0ed      	beq.n	80042d8 <HAL_RCC_OscConfig+0x388>
 80042fc:	e015      	b.n	800432a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042fe:	f7fd fa0b 	bl	8001718 <HAL_GetTick>
 8004302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004304:	e00a      	b.n	800431c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004306:	f7fd fa07 	bl	8001718 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004314:	4293      	cmp	r3, r2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e121      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800431c:	4b3a      	ldr	r3, [pc, #232]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 800431e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1ed      	bne.n	8004306 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800432a:	7ffb      	ldrb	r3, [r7, #31]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d105      	bne.n	800433c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004330:	4b35      	ldr	r3, [pc, #212]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004334:	4a34      	ldr	r2, [pc, #208]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800433a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0320 	and.w	r3, r3, #32
 8004344:	2b00      	cmp	r3, #0
 8004346:	d03c      	beq.n	80043c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d01c      	beq.n	800438a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004350:	4b2d      	ldr	r3, [pc, #180]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004352:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004356:	4a2c      	ldr	r2, [pc, #176]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004358:	f043 0301 	orr.w	r3, r3, #1
 800435c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004360:	f7fd f9da 	bl	8001718 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004368:	f7fd f9d6 	bl	8001718 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e0f2      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800437a:	4b23      	ldr	r3, [pc, #140]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 800437c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0ef      	beq.n	8004368 <HAL_RCC_OscConfig+0x418>
 8004388:	e01b      	b.n	80043c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800438a:	4b1f      	ldr	r3, [pc, #124]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 800438c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004390:	4a1d      	ldr	r2, [pc, #116]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 8004392:	f023 0301 	bic.w	r3, r3, #1
 8004396:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800439a:	f7fd f9bd 	bl	8001718 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043a2:	f7fd f9b9 	bl	8001718 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e0d5      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043b4:	4b14      	ldr	r3, [pc, #80]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80043b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1ef      	bne.n	80043a2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 80c9 	beq.w	800455e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 030c 	and.w	r3, r3, #12
 80043d4:	2b0c      	cmp	r3, #12
 80043d6:	f000 8083 	beq.w	80044e0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d15e      	bne.n	80044a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043e2:	4b09      	ldr	r3, [pc, #36]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a08      	ldr	r2, [pc, #32]	@ (8004408 <HAL_RCC_OscConfig+0x4b8>)
 80043e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ee:	f7fd f993 	bl	8001718 <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043f4:	e00c      	b.n	8004410 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f6:	f7fd f98f 	bl	8001718 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b02      	cmp	r3, #2
 8004402:	d905      	bls.n	8004410 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e0ab      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
 8004408:	40021000 	.word	0x40021000
 800440c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004410:	4b55      	ldr	r3, [pc, #340]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d1ec      	bne.n	80043f6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800441c:	4b52      	ldr	r3, [pc, #328]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 800441e:	68da      	ldr	r2, [r3, #12]
 8004420:	4b52      	ldr	r3, [pc, #328]	@ (800456c <HAL_RCC_OscConfig+0x61c>)
 8004422:	4013      	ands	r3, r2
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6a11      	ldr	r1, [r2, #32]
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800442c:	3a01      	subs	r2, #1
 800442e:	0112      	lsls	r2, r2, #4
 8004430:	4311      	orrs	r1, r2
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004436:	0212      	lsls	r2, r2, #8
 8004438:	4311      	orrs	r1, r2
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800443e:	0852      	lsrs	r2, r2, #1
 8004440:	3a01      	subs	r2, #1
 8004442:	0552      	lsls	r2, r2, #21
 8004444:	4311      	orrs	r1, r2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800444a:	0852      	lsrs	r2, r2, #1
 800444c:	3a01      	subs	r2, #1
 800444e:	0652      	lsls	r2, r2, #25
 8004450:	4311      	orrs	r1, r2
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004456:	06d2      	lsls	r2, r2, #27
 8004458:	430a      	orrs	r2, r1
 800445a:	4943      	ldr	r1, [pc, #268]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 800445c:	4313      	orrs	r3, r2
 800445e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004460:	4b41      	ldr	r3, [pc, #260]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a40      	ldr	r2, [pc, #256]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 8004466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800446a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800446c:	4b3e      	ldr	r3, [pc, #248]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	4a3d      	ldr	r2, [pc, #244]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 8004472:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004476:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004478:	f7fd f94e 	bl	8001718 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004480:	f7fd f94a 	bl	8001718 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e066      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004492:	4b35      	ldr	r3, [pc, #212]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d0f0      	beq.n	8004480 <HAL_RCC_OscConfig+0x530>
 800449e:	e05e      	b.n	800455e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044a0:	4b31      	ldr	r3, [pc, #196]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a30      	ldr	r2, [pc, #192]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 80044a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ac:	f7fd f934 	bl	8001718 <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044b4:	f7fd f930 	bl	8001718 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e04c      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044c6:	4b28      	ldr	r3, [pc, #160]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1f0      	bne.n	80044b4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80044d2:	4b25      	ldr	r3, [pc, #148]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 80044d4:	68da      	ldr	r2, [r3, #12]
 80044d6:	4924      	ldr	r1, [pc, #144]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 80044d8:	4b25      	ldr	r3, [pc, #148]	@ (8004570 <HAL_RCC_OscConfig+0x620>)
 80044da:	4013      	ands	r3, r2
 80044dc:	60cb      	str	r3, [r1, #12]
 80044de:	e03e      	b.n	800455e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d101      	bne.n	80044ec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e039      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80044ec:	4b1e      	ldr	r3, [pc, #120]	@ (8004568 <HAL_RCC_OscConfig+0x618>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f003 0203 	and.w	r2, r3, #3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d12c      	bne.n	800455a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450a:	3b01      	subs	r3, #1
 800450c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800450e:	429a      	cmp	r2, r3
 8004510:	d123      	bne.n	800455a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800451e:	429a      	cmp	r2, r3
 8004520:	d11b      	bne.n	800455a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800452c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800452e:	429a      	cmp	r2, r3
 8004530:	d113      	bne.n	800455a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453c:	085b      	lsrs	r3, r3, #1
 800453e:	3b01      	subs	r3, #1
 8004540:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004542:	429a      	cmp	r2, r3
 8004544:	d109      	bne.n	800455a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004550:	085b      	lsrs	r3, r3, #1
 8004552:	3b01      	subs	r3, #1
 8004554:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004556:	429a      	cmp	r2, r3
 8004558:	d001      	beq.n	800455e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e000      	b.n	8004560 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3720      	adds	r7, #32
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	40021000 	.word	0x40021000
 800456c:	019f800c 	.word	0x019f800c
 8004570:	feeefffc 	.word	0xfeeefffc

08004574 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800457e:	2300      	movs	r3, #0
 8004580:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d101      	bne.n	800458c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e11e      	b.n	80047ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800458c:	4b91      	ldr	r3, [pc, #580]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 030f 	and.w	r3, r3, #15
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	429a      	cmp	r2, r3
 8004598:	d910      	bls.n	80045bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459a:	4b8e      	ldr	r3, [pc, #568]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f023 020f 	bic.w	r2, r3, #15
 80045a2:	498c      	ldr	r1, [pc, #560]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045aa:	4b8a      	ldr	r3, [pc, #552]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 030f 	and.w	r3, r3, #15
 80045b2:	683a      	ldr	r2, [r7, #0]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d001      	beq.n	80045bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e106      	b.n	80047ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d073      	beq.n	80046b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b03      	cmp	r3, #3
 80045ce:	d129      	bne.n	8004624 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045d0:	4b81      	ldr	r3, [pc, #516]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0f4      	b.n	80047ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80045e0:	f000 f9ba 	bl	8004958 <RCC_GetSysClockFreqFromPLLSource>
 80045e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4a7c      	ldr	r2, [pc, #496]	@ (80047dc <HAL_RCC_ClockConfig+0x268>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d93f      	bls.n	800466e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80045ee:	4b7a      	ldr	r3, [pc, #488]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d009      	beq.n	800460e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004602:	2b00      	cmp	r3, #0
 8004604:	d033      	beq.n	800466e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800460a:	2b00      	cmp	r3, #0
 800460c:	d12f      	bne.n	800466e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800460e:	4b72      	ldr	r3, [pc, #456]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004616:	4a70      	ldr	r2, [pc, #448]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 8004618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800461c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800461e:	2380      	movs	r3, #128	@ 0x80
 8004620:	617b      	str	r3, [r7, #20]
 8004622:	e024      	b.n	800466e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	2b02      	cmp	r3, #2
 800462a:	d107      	bne.n	800463c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800462c:	4b6a      	ldr	r3, [pc, #424]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d109      	bne.n	800464c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e0c6      	b.n	80047ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800463c:	4b66      	ldr	r3, [pc, #408]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e0be      	b.n	80047ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800464c:	f000 f8ce 	bl	80047ec <HAL_RCC_GetSysClockFreq>
 8004650:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	4a61      	ldr	r2, [pc, #388]	@ (80047dc <HAL_RCC_ClockConfig+0x268>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d909      	bls.n	800466e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800465a:	4b5f      	ldr	r3, [pc, #380]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004662:	4a5d      	ldr	r2, [pc, #372]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 8004664:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004668:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800466a:	2380      	movs	r3, #128	@ 0x80
 800466c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800466e:	4b5a      	ldr	r3, [pc, #360]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f023 0203 	bic.w	r2, r3, #3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	4957      	ldr	r1, [pc, #348]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800467c:	4313      	orrs	r3, r2
 800467e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004680:	f7fd f84a 	bl	8001718 <HAL_GetTick>
 8004684:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004686:	e00a      	b.n	800469e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004688:	f7fd f846 	bl	8001718 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004696:	4293      	cmp	r3, r2
 8004698:	d901      	bls.n	800469e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e095      	b.n	80047ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469e:	4b4e      	ldr	r3, [pc, #312]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 020c 	and.w	r2, r3, #12
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d1eb      	bne.n	8004688 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d023      	beq.n	8004704 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046c8:	4b43      	ldr	r3, [pc, #268]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	4a42      	ldr	r2, [pc, #264]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80046ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80046d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80046e0:	4b3d      	ldr	r3, [pc, #244]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046e8:	4a3b      	ldr	r2, [pc, #236]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80046ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80046ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046f0:	4b39      	ldr	r3, [pc, #228]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4936      	ldr	r1, [pc, #216]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	608b      	str	r3, [r1, #8]
 8004702:	e008      	b.n	8004716 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	2b80      	cmp	r3, #128	@ 0x80
 8004708:	d105      	bne.n	8004716 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800470a:	4b33      	ldr	r3, [pc, #204]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	4a32      	ldr	r2, [pc, #200]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 8004710:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004714:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004716:	4b2f      	ldr	r3, [pc, #188]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d21d      	bcs.n	8004760 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004724:	4b2b      	ldr	r3, [pc, #172]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f023 020f 	bic.w	r2, r3, #15
 800472c:	4929      	ldr	r1, [pc, #164]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004734:	f7fc fff0 	bl	8001718 <HAL_GetTick>
 8004738:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800473a:	e00a      	b.n	8004752 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800473c:	f7fc ffec 	bl	8001718 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800474a:	4293      	cmp	r3, r2
 800474c:	d901      	bls.n	8004752 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e03b      	b.n	80047ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004752:	4b20      	ldr	r3, [pc, #128]	@ (80047d4 <HAL_RCC_ClockConfig+0x260>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 030f 	and.w	r3, r3, #15
 800475a:	683a      	ldr	r2, [r7, #0]
 800475c:	429a      	cmp	r2, r3
 800475e:	d1ed      	bne.n	800473c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0304 	and.w	r3, r3, #4
 8004768:	2b00      	cmp	r3, #0
 800476a:	d008      	beq.n	800477e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800476c:	4b1a      	ldr	r3, [pc, #104]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	4917      	ldr	r1, [pc, #92]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800477a:	4313      	orrs	r3, r2
 800477c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d009      	beq.n	800479e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800478a:	4b13      	ldr	r3, [pc, #76]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	490f      	ldr	r1, [pc, #60]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 800479a:	4313      	orrs	r3, r2
 800479c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800479e:	f000 f825 	bl	80047ec <HAL_RCC_GetSysClockFreq>
 80047a2:	4602      	mov	r2, r0
 80047a4:	4b0c      	ldr	r3, [pc, #48]	@ (80047d8 <HAL_RCC_ClockConfig+0x264>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	091b      	lsrs	r3, r3, #4
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	490c      	ldr	r1, [pc, #48]	@ (80047e0 <HAL_RCC_ClockConfig+0x26c>)
 80047b0:	5ccb      	ldrb	r3, [r1, r3]
 80047b2:	f003 031f 	and.w	r3, r3, #31
 80047b6:	fa22 f303 	lsr.w	r3, r2, r3
 80047ba:	4a0a      	ldr	r2, [pc, #40]	@ (80047e4 <HAL_RCC_ClockConfig+0x270>)
 80047bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80047be:	4b0a      	ldr	r3, [pc, #40]	@ (80047e8 <HAL_RCC_ClockConfig+0x274>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7fc fe8e 	bl	80014e4 <HAL_InitTick>
 80047c8:	4603      	mov	r3, r0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3718      	adds	r7, #24
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	40022000 	.word	0x40022000
 80047d8:	40021000 	.word	0x40021000
 80047dc:	04c4b400 	.word	0x04c4b400
 80047e0:	08008950 	.word	0x08008950
 80047e4:	20000000 	.word	0x20000000
 80047e8:	20000004 	.word	0x20000004

080047ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80047f2:	4b2c      	ldr	r3, [pc, #176]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f003 030c 	and.w	r3, r3, #12
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	d102      	bne.n	8004804 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047fe:	4b2a      	ldr	r3, [pc, #168]	@ (80048a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	e047      	b.n	8004894 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004804:	4b27      	ldr	r3, [pc, #156]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f003 030c 	and.w	r3, r3, #12
 800480c:	2b08      	cmp	r3, #8
 800480e:	d102      	bne.n	8004816 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004810:	4b26      	ldr	r3, [pc, #152]	@ (80048ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8004812:	613b      	str	r3, [r7, #16]
 8004814:	e03e      	b.n	8004894 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004816:	4b23      	ldr	r3, [pc, #140]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 030c 	and.w	r3, r3, #12
 800481e:	2b0c      	cmp	r3, #12
 8004820:	d136      	bne.n	8004890 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004822:	4b20      	ldr	r3, [pc, #128]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f003 0303 	and.w	r3, r3, #3
 800482a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800482c:	4b1d      	ldr	r3, [pc, #116]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	091b      	lsrs	r3, r3, #4
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	3301      	adds	r3, #1
 8004838:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2b03      	cmp	r3, #3
 800483e:	d10c      	bne.n	800485a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004840:	4a1a      	ldr	r2, [pc, #104]	@ (80048ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	4a16      	ldr	r2, [pc, #88]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800484a:	68d2      	ldr	r2, [r2, #12]
 800484c:	0a12      	lsrs	r2, r2, #8
 800484e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	617b      	str	r3, [r7, #20]
      break;
 8004858:	e00c      	b.n	8004874 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800485a:	4a13      	ldr	r2, [pc, #76]	@ (80048a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004862:	4a10      	ldr	r2, [pc, #64]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004864:	68d2      	ldr	r2, [r2, #12]
 8004866:	0a12      	lsrs	r2, r2, #8
 8004868:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800486c:	fb02 f303 	mul.w	r3, r2, r3
 8004870:	617b      	str	r3, [r7, #20]
      break;
 8004872:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004874:	4b0b      	ldr	r3, [pc, #44]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	0e5b      	lsrs	r3, r3, #25
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	3301      	adds	r3, #1
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	fbb2 f3f3 	udiv	r3, r2, r3
 800488c:	613b      	str	r3, [r7, #16]
 800488e:	e001      	b.n	8004894 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004894:	693b      	ldr	r3, [r7, #16]
}
 8004896:	4618      	mov	r0, r3
 8004898:	371c      	adds	r7, #28
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	40021000 	.word	0x40021000
 80048a8:	00f42400 	.word	0x00f42400
 80048ac:	016e3600 	.word	0x016e3600

080048b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048b0:	b480      	push	{r7}
 80048b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048b4:	4b03      	ldr	r3, [pc, #12]	@ (80048c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80048b6:	681b      	ldr	r3, [r3, #0]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	20000000 	.word	0x20000000

080048c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048cc:	f7ff fff0 	bl	80048b0 <HAL_RCC_GetHCLKFreq>
 80048d0:	4602      	mov	r2, r0
 80048d2:	4b06      	ldr	r3, [pc, #24]	@ (80048ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	0adb      	lsrs	r3, r3, #11
 80048d8:	f003 0307 	and.w	r3, r3, #7
 80048dc:	4904      	ldr	r1, [pc, #16]	@ (80048f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048de:	5ccb      	ldrb	r3, [r1, r3]
 80048e0:	f003 031f 	and.w	r3, r3, #31
 80048e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40021000 	.word	0x40021000
 80048f0:	08008960 	.word	0x08008960

080048f4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	220f      	movs	r2, #15
 8004902:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004904:	4b12      	ldr	r3, [pc, #72]	@ (8004950 <HAL_RCC_GetClockConfig+0x5c>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0203 	and.w	r2, r3, #3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004910:	4b0f      	ldr	r3, [pc, #60]	@ (8004950 <HAL_RCC_GetClockConfig+0x5c>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800491c:	4b0c      	ldr	r3, [pc, #48]	@ (8004950 <HAL_RCC_GetClockConfig+0x5c>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004928:	4b09      	ldr	r3, [pc, #36]	@ (8004950 <HAL_RCC_GetClockConfig+0x5c>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	08db      	lsrs	r3, r3, #3
 800492e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004936:	4b07      	ldr	r3, [pc, #28]	@ (8004954 <HAL_RCC_GetClockConfig+0x60>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 020f 	and.w	r2, r3, #15
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	601a      	str	r2, [r3, #0]
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40021000 	.word	0x40021000
 8004954:	40022000 	.word	0x40022000

08004958 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004958:	b480      	push	{r7}
 800495a:	b087      	sub	sp, #28
 800495c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800495e:	4b1e      	ldr	r3, [pc, #120]	@ (80049d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f003 0303 	and.w	r3, r3, #3
 8004966:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004968:	4b1b      	ldr	r3, [pc, #108]	@ (80049d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	091b      	lsrs	r3, r3, #4
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	3301      	adds	r3, #1
 8004974:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	2b03      	cmp	r3, #3
 800497a:	d10c      	bne.n	8004996 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800497c:	4a17      	ldr	r2, [pc, #92]	@ (80049dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	4a14      	ldr	r2, [pc, #80]	@ (80049d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004986:	68d2      	ldr	r2, [r2, #12]
 8004988:	0a12      	lsrs	r2, r2, #8
 800498a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800498e:	fb02 f303 	mul.w	r3, r2, r3
 8004992:	617b      	str	r3, [r7, #20]
    break;
 8004994:	e00c      	b.n	80049b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004996:	4a12      	ldr	r2, [pc, #72]	@ (80049e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	fbb2 f3f3 	udiv	r3, r2, r3
 800499e:	4a0e      	ldr	r2, [pc, #56]	@ (80049d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049a0:	68d2      	ldr	r2, [r2, #12]
 80049a2:	0a12      	lsrs	r2, r2, #8
 80049a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80049a8:	fb02 f303 	mul.w	r3, r2, r3
 80049ac:	617b      	str	r3, [r7, #20]
    break;
 80049ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049b0:	4b09      	ldr	r3, [pc, #36]	@ (80049d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	0e5b      	lsrs	r3, r3, #25
 80049b6:	f003 0303 	and.w	r3, r3, #3
 80049ba:	3301      	adds	r3, #1
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80049ca:	687b      	ldr	r3, [r7, #4]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	371c      	adds	r7, #28
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr
 80049d8:	40021000 	.word	0x40021000
 80049dc:	016e3600 	.word	0x016e3600
 80049e0:	00f42400 	.word	0x00f42400

080049e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049ec:	2300      	movs	r3, #0
 80049ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049f0:	2300      	movs	r3, #0
 80049f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 8098 	beq.w	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a02:	2300      	movs	r3, #0
 8004a04:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a06:	4b43      	ldr	r3, [pc, #268]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10d      	bne.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a12:	4b40      	ldr	r3, [pc, #256]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a16:	4a3f      	ldr	r2, [pc, #252]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a26:	60bb      	str	r3, [r7, #8]
 8004a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a2e:	4b3a      	ldr	r3, [pc, #232]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a39      	ldr	r2, [pc, #228]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a38:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a3a:	f7fc fe6d 	bl	8001718 <HAL_GetTick>
 8004a3e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a40:	e009      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a42:	f7fc fe69 	bl	8001718 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d902      	bls.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	74fb      	strb	r3, [r7, #19]
        break;
 8004a54:	e005      	b.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a56:	4b30      	ldr	r3, [pc, #192]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d0ef      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004a62:	7cfb      	ldrb	r3, [r7, #19]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d159      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a68:	4b2a      	ldr	r3, [pc, #168]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a72:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d01e      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d019      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a84:	4b23      	ldr	r3, [pc, #140]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a90:	4b20      	ldr	r3, [pc, #128]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a96:	4a1f      	ldr	r2, [pc, #124]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004aa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ab0:	4a18      	ldr	r2, [pc, #96]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d016      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac2:	f7fc fe29 	bl	8001718 <HAL_GetTick>
 8004ac6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac8:	e00b      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aca:	f7fc fe25 	bl	8001718 <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d902      	bls.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	74fb      	strb	r3, [r7, #19]
            break;
 8004ae0:	e006      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0ec      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004af0:	7cfb      	ldrb	r3, [r7, #19]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10b      	bne.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004af6:	4b07      	ldr	r3, [pc, #28]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004afc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b04:	4903      	ldr	r1, [pc, #12]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004b0c:	e008      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b0e:	7cfb      	ldrb	r3, [r7, #19]
 8004b10:	74bb      	strb	r3, [r7, #18]
 8004b12:	e005      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004b14:	40021000 	.word	0x40021000
 8004b18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1c:	7cfb      	ldrb	r3, [r7, #19]
 8004b1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b20:	7c7b      	ldrb	r3, [r7, #17]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d105      	bne.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b26:	4ba6      	ldr	r3, [pc, #664]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b2a:	4aa5      	ldr	r2, [pc, #660]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b30:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00a      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b3e:	4ba0      	ldr	r3, [pc, #640]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b44:	f023 0203 	bic.w	r2, r3, #3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	499c      	ldr	r1, [pc, #624]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00a      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b60:	4b97      	ldr	r3, [pc, #604]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b66:	f023 020c 	bic.w	r2, r3, #12
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	4994      	ldr	r1, [pc, #592]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00a      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b82:	4b8f      	ldr	r3, [pc, #572]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b88:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	498b      	ldr	r1, [pc, #556]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0308 	and.w	r3, r3, #8
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00a      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ba4:	4b86      	ldr	r3, [pc, #536]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004baa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	4983      	ldr	r1, [pc, #524]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0320 	and.w	r3, r3, #32
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00a      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bc6:	4b7e      	ldr	r3, [pc, #504]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bcc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	497a      	ldr	r1, [pc, #488]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00a      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004be8:	4b75      	ldr	r3, [pc, #468]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	4972      	ldr	r1, [pc, #456]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00a      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c10:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	4969      	ldr	r1, [pc, #420]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00a      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c2c:	4b64      	ldr	r3, [pc, #400]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	4961      	ldr	r1, [pc, #388]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00a      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c4e:	4b5c      	ldr	r3, [pc, #368]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c54:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5c:	4958      	ldr	r1, [pc, #352]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d015      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c70:	4b53      	ldr	r3, [pc, #332]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7e:	4950      	ldr	r1, [pc, #320]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c8e:	d105      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c90:	4b4b      	ldr	r3, [pc, #300]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	4a4a      	ldr	r2, [pc, #296]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c9a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d015      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ca8:	4b45      	ldr	r3, [pc, #276]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb6:	4942      	ldr	r1, [pc, #264]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cc6:	d105      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cc8:	4b3d      	ldr	r3, [pc, #244]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	4a3c      	ldr	r2, [pc, #240]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cd2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d015      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ce0:	4b37      	ldr	r3, [pc, #220]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cee:	4934      	ldr	r1, [pc, #208]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cfe:	d105      	bne.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d00:	4b2f      	ldr	r3, [pc, #188]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	4a2e      	ldr	r2, [pc, #184]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d0a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d015      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d18:	4b29      	ldr	r3, [pc, #164]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d26:	4926      	ldr	r1, [pc, #152]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d36:	d105      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d38:	4b21      	ldr	r3, [pc, #132]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	4a20      	ldr	r2, [pc, #128]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d42:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d015      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d50:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d5e:	4918      	ldr	r1, [pc, #96]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d6e:	d105      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d70:	4b13      	ldr	r3, [pc, #76]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	4a12      	ldr	r2, [pc, #72]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d7a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d015      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004d88:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d8e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d96:	490a      	ldr	r1, [pc, #40]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004da6:	d105      	bne.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004da8:	4b05      	ldr	r3, [pc, #20]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	4a04      	ldr	r2, [pc, #16]	@ (8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004db4:	7cbb      	ldrb	r3, [r7, #18]
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40021000 	.word	0x40021000

08004dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e049      	b.n	8004e6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d106      	bne.n	8004df0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f7fc fb56 	bl	800149c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3304      	adds	r3, #4
 8004e00:	4619      	mov	r1, r3
 8004e02:	4610      	mov	r0, r2
 8004e04:	f000 fb74 	bl	80054f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d001      	beq.n	8004e8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e042      	b.n	8004f12 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a21      	ldr	r2, [pc, #132]	@ (8004f20 <HAL_TIM_Base_Start+0xac>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d018      	beq.n	8004ed0 <HAL_TIM_Base_Start+0x5c>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ea6:	d013      	beq.n	8004ed0 <HAL_TIM_Base_Start+0x5c>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a1d      	ldr	r2, [pc, #116]	@ (8004f24 <HAL_TIM_Base_Start+0xb0>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d00e      	beq.n	8004ed0 <HAL_TIM_Base_Start+0x5c>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8004f28 <HAL_TIM_Base_Start+0xb4>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d009      	beq.n	8004ed0 <HAL_TIM_Base_Start+0x5c>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8004f2c <HAL_TIM_Base_Start+0xb8>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d004      	beq.n	8004ed0 <HAL_TIM_Base_Start+0x5c>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a19      	ldr	r2, [pc, #100]	@ (8004f30 <HAL_TIM_Base_Start+0xbc>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d115      	bne.n	8004efc <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	4b17      	ldr	r3, [pc, #92]	@ (8004f34 <HAL_TIM_Base_Start+0xc0>)
 8004ed8:	4013      	ands	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b06      	cmp	r3, #6
 8004ee0:	d015      	beq.n	8004f0e <HAL_TIM_Base_Start+0x9a>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ee8:	d011      	beq.n	8004f0e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f042 0201 	orr.w	r2, r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004efa:	e008      	b.n	8004f0e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	e000      	b.n	8004f10 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	40012c00 	.word	0x40012c00
 8004f24:	40000400 	.word	0x40000400
 8004f28:	40000800 	.word	0x40000800
 8004f2c:	40013400 	.word	0x40013400
 8004f30:	40014000 	.word	0x40014000
 8004f34:	00010007 	.word	0x00010007

08004f38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d001      	beq.n	8004f50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e04a      	b.n	8004fe6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0201 	orr.w	r2, r2, #1
 8004f66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a21      	ldr	r2, [pc, #132]	@ (8004ff4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d018      	beq.n	8004fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f7a:	d013      	beq.n	8004fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a1d      	ldr	r2, [pc, #116]	@ (8004ff8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00e      	beq.n	8004fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ffc <HAL_TIM_Base_Start_IT+0xc4>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d009      	beq.n	8004fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a1a      	ldr	r2, [pc, #104]	@ (8005000 <HAL_TIM_Base_Start_IT+0xc8>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d004      	beq.n	8004fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a19      	ldr	r2, [pc, #100]	@ (8005004 <HAL_TIM_Base_Start_IT+0xcc>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d115      	bne.n	8004fd0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	689a      	ldr	r2, [r3, #8]
 8004faa:	4b17      	ldr	r3, [pc, #92]	@ (8005008 <HAL_TIM_Base_Start_IT+0xd0>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2b06      	cmp	r3, #6
 8004fb4:	d015      	beq.n	8004fe2 <HAL_TIM_Base_Start_IT+0xaa>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fbc:	d011      	beq.n	8004fe2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 0201 	orr.w	r2, r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fce:	e008      	b.n	8004fe2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0201 	orr.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	e000      	b.n	8004fe4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	40012c00 	.word	0x40012c00
 8004ff8:	40000400 	.word	0x40000400
 8004ffc:	40000800 	.word	0x40000800
 8005000:	40013400 	.word	0x40013400
 8005004:	40014000 	.word	0x40014000
 8005008:	00010007 	.word	0x00010007

0800500c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d020      	beq.n	8005070 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d01b      	beq.n	8005070 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f06f 0202 	mvn.w	r2, #2
 8005040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	f003 0303 	and.w	r3, r3, #3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 fa2c 	bl	80054b4 <HAL_TIM_IC_CaptureCallback>
 800505c:	e005      	b.n	800506a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 fa1e 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 fa2f 	bl	80054c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	2b00      	cmp	r3, #0
 8005078:	d020      	beq.n	80050bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f003 0304 	and.w	r3, r3, #4
 8005080:	2b00      	cmp	r3, #0
 8005082:	d01b      	beq.n	80050bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f06f 0204 	mvn.w	r2, #4
 800508c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2202      	movs	r2, #2
 8005092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 fa06 	bl	80054b4 <HAL_TIM_IC_CaptureCallback>
 80050a8:	e005      	b.n	80050b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f9f8 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fa09 	bl	80054c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 0308 	and.w	r3, r3, #8
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d020      	beq.n	8005108 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d01b      	beq.n	8005108 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f06f 0208 	mvn.w	r2, #8
 80050d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2204      	movs	r2, #4
 80050de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	f003 0303 	and.w	r3, r3, #3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f9e0 	bl	80054b4 <HAL_TIM_IC_CaptureCallback>
 80050f4:	e005      	b.n	8005102 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f9d2 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f9e3 	bl	80054c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	f003 0310 	and.w	r3, r3, #16
 800510e:	2b00      	cmp	r3, #0
 8005110:	d020      	beq.n	8005154 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f003 0310 	and.w	r3, r3, #16
 8005118:	2b00      	cmp	r3, #0
 800511a:	d01b      	beq.n	8005154 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f06f 0210 	mvn.w	r2, #16
 8005124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2208      	movs	r2, #8
 800512a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005136:	2b00      	cmp	r3, #0
 8005138:	d003      	beq.n	8005142 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f9ba 	bl	80054b4 <HAL_TIM_IC_CaptureCallback>
 8005140:	e005      	b.n	800514e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f9ac 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 f9bd 	bl	80054c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00c      	beq.n	8005178 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	d007      	beq.n	8005178 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f06f 0201 	mvn.w	r2, #1
 8005170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fc f86c 	bl	8001250 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800517e:	2b00      	cmp	r3, #0
 8005180:	d104      	bne.n	800518c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00c      	beq.n	80051a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005192:	2b00      	cmp	r3, #0
 8005194:	d007      	beq.n	80051a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800519e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 fb69 	bl	8005878 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00c      	beq.n	80051ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d007      	beq.n	80051ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80051c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 fb61 	bl	800588c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00c      	beq.n	80051ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d007      	beq.n	80051ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f977 	bl	80054dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	f003 0320 	and.w	r3, r3, #32
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00c      	beq.n	8005212 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f003 0320 	and.w	r3, r3, #32
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d007      	beq.n	8005212 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f06f 0220 	mvn.w	r2, #32
 800520a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 fb29 	bl	8005864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00c      	beq.n	8005236 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d007      	beq.n	8005236 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800522e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 fb35 	bl	80058a0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00c      	beq.n	800525a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d007      	beq.n	800525a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 fb2d 	bl	80058b4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d00c      	beq.n	800527e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 fb25 	bl	80058c8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00c      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d007      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800529a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 fb1d 	bl	80058dc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052a2:	bf00      	nop
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d101      	bne.n	80052c8 <HAL_TIM_ConfigClockSource+0x1c>
 80052c4:	2302      	movs	r3, #2
 80052c6:	e0de      	b.n	8005486 <HAL_TIM_ConfigClockSource+0x1da>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80052e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80052ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a63      	ldr	r2, [pc, #396]	@ (8005490 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005302:	4293      	cmp	r3, r2
 8005304:	f000 80a9 	beq.w	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 8005308:	4a61      	ldr	r2, [pc, #388]	@ (8005490 <HAL_TIM_ConfigClockSource+0x1e4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	f200 80ae 	bhi.w	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005310:	4a60      	ldr	r2, [pc, #384]	@ (8005494 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005312:	4293      	cmp	r3, r2
 8005314:	f000 80a1 	beq.w	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 8005318:	4a5e      	ldr	r2, [pc, #376]	@ (8005494 <HAL_TIM_ConfigClockSource+0x1e8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	f200 80a6 	bhi.w	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005320:	4a5d      	ldr	r2, [pc, #372]	@ (8005498 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005322:	4293      	cmp	r3, r2
 8005324:	f000 8099 	beq.w	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 8005328:	4a5b      	ldr	r2, [pc, #364]	@ (8005498 <HAL_TIM_ConfigClockSource+0x1ec>)
 800532a:	4293      	cmp	r3, r2
 800532c:	f200 809e 	bhi.w	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005330:	4a5a      	ldr	r2, [pc, #360]	@ (800549c <HAL_TIM_ConfigClockSource+0x1f0>)
 8005332:	4293      	cmp	r3, r2
 8005334:	f000 8091 	beq.w	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 8005338:	4a58      	ldr	r2, [pc, #352]	@ (800549c <HAL_TIM_ConfigClockSource+0x1f0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	f200 8096 	bhi.w	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005340:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005344:	f000 8089 	beq.w	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 8005348:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800534c:	f200 808e 	bhi.w	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005354:	d03e      	beq.n	80053d4 <HAL_TIM_ConfigClockSource+0x128>
 8005356:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800535a:	f200 8087 	bhi.w	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 800535e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005362:	f000 8086 	beq.w	8005472 <HAL_TIM_ConfigClockSource+0x1c6>
 8005366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800536a:	d87f      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 800536c:	2b70      	cmp	r3, #112	@ 0x70
 800536e:	d01a      	beq.n	80053a6 <HAL_TIM_ConfigClockSource+0xfa>
 8005370:	2b70      	cmp	r3, #112	@ 0x70
 8005372:	d87b      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005374:	2b60      	cmp	r3, #96	@ 0x60
 8005376:	d050      	beq.n	800541a <HAL_TIM_ConfigClockSource+0x16e>
 8005378:	2b60      	cmp	r3, #96	@ 0x60
 800537a:	d877      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 800537c:	2b50      	cmp	r3, #80	@ 0x50
 800537e:	d03c      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0x14e>
 8005380:	2b50      	cmp	r3, #80	@ 0x50
 8005382:	d873      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005384:	2b40      	cmp	r3, #64	@ 0x40
 8005386:	d058      	beq.n	800543a <HAL_TIM_ConfigClockSource+0x18e>
 8005388:	2b40      	cmp	r3, #64	@ 0x40
 800538a:	d86f      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 800538c:	2b30      	cmp	r3, #48	@ 0x30
 800538e:	d064      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 8005390:	2b30      	cmp	r3, #48	@ 0x30
 8005392:	d86b      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 8005394:	2b20      	cmp	r3, #32
 8005396:	d060      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 8005398:	2b20      	cmp	r3, #32
 800539a:	d867      	bhi.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
 800539c:	2b00      	cmp	r3, #0
 800539e:	d05c      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 80053a0:	2b10      	cmp	r3, #16
 80053a2:	d05a      	beq.n	800545a <HAL_TIM_ConfigClockSource+0x1ae>
 80053a4:	e062      	b.n	800546c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053b6:	f000 f9b3 	bl	8005720 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	609a      	str	r2, [r3, #8]
      break;
 80053d2:	e04f      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053e4:	f000 f99c 	bl	8005720 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053f6:	609a      	str	r2, [r3, #8]
      break;
 80053f8:	e03c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005406:	461a      	mov	r2, r3
 8005408:	f000 f90e 	bl	8005628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2150      	movs	r1, #80	@ 0x50
 8005412:	4618      	mov	r0, r3
 8005414:	f000 f967 	bl	80056e6 <TIM_ITRx_SetConfig>
      break;
 8005418:	e02c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005426:	461a      	mov	r2, r3
 8005428:	f000 f92d 	bl	8005686 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2160      	movs	r1, #96	@ 0x60
 8005432:	4618      	mov	r0, r3
 8005434:	f000 f957 	bl	80056e6 <TIM_ITRx_SetConfig>
      break;
 8005438:	e01c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005446:	461a      	mov	r2, r3
 8005448:	f000 f8ee 	bl	8005628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2140      	movs	r1, #64	@ 0x40
 8005452:	4618      	mov	r0, r3
 8005454:	f000 f947 	bl	80056e6 <TIM_ITRx_SetConfig>
      break;
 8005458:	e00c      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4619      	mov	r1, r3
 8005464:	4610      	mov	r0, r2
 8005466:	f000 f93e 	bl	80056e6 <TIM_ITRx_SetConfig>
      break;
 800546a:	e003      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	73fb      	strb	r3, [r7, #15]
      break;
 8005470:	e000      	b.n	8005474 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005472:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005484:	7bfb      	ldrb	r3, [r7, #15]
}
 8005486:	4618      	mov	r0, r3
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	00100070 	.word	0x00100070
 8005494:	00100040 	.word	0x00100040
 8005498:	00100030 	.word	0x00100030
 800549c:	00100020 	.word	0x00100020

080054a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a42      	ldr	r2, [pc, #264]	@ (800560c <TIM_Base_SetConfig+0x11c>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d00f      	beq.n	8005528 <TIM_Base_SetConfig+0x38>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800550e:	d00b      	beq.n	8005528 <TIM_Base_SetConfig+0x38>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a3f      	ldr	r2, [pc, #252]	@ (8005610 <TIM_Base_SetConfig+0x120>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d007      	beq.n	8005528 <TIM_Base_SetConfig+0x38>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a3e      	ldr	r2, [pc, #248]	@ (8005614 <TIM_Base_SetConfig+0x124>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d003      	beq.n	8005528 <TIM_Base_SetConfig+0x38>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a3d      	ldr	r2, [pc, #244]	@ (8005618 <TIM_Base_SetConfig+0x128>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d108      	bne.n	800553a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800552e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a33      	ldr	r2, [pc, #204]	@ (800560c <TIM_Base_SetConfig+0x11c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d01b      	beq.n	800557a <TIM_Base_SetConfig+0x8a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005548:	d017      	beq.n	800557a <TIM_Base_SetConfig+0x8a>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a30      	ldr	r2, [pc, #192]	@ (8005610 <TIM_Base_SetConfig+0x120>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d013      	beq.n	800557a <TIM_Base_SetConfig+0x8a>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a2f      	ldr	r2, [pc, #188]	@ (8005614 <TIM_Base_SetConfig+0x124>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d00f      	beq.n	800557a <TIM_Base_SetConfig+0x8a>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a2e      	ldr	r2, [pc, #184]	@ (8005618 <TIM_Base_SetConfig+0x128>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d00b      	beq.n	800557a <TIM_Base_SetConfig+0x8a>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a2d      	ldr	r2, [pc, #180]	@ (800561c <TIM_Base_SetConfig+0x12c>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d007      	beq.n	800557a <TIM_Base_SetConfig+0x8a>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a2c      	ldr	r2, [pc, #176]	@ (8005620 <TIM_Base_SetConfig+0x130>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d003      	beq.n	800557a <TIM_Base_SetConfig+0x8a>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a2b      	ldr	r2, [pc, #172]	@ (8005624 <TIM_Base_SetConfig+0x134>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d108      	bne.n	800558c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	4313      	orrs	r3, r2
 800558a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a16      	ldr	r2, [pc, #88]	@ (800560c <TIM_Base_SetConfig+0x11c>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d00f      	beq.n	80055d8 <TIM_Base_SetConfig+0xe8>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a17      	ldr	r2, [pc, #92]	@ (8005618 <TIM_Base_SetConfig+0x128>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d00b      	beq.n	80055d8 <TIM_Base_SetConfig+0xe8>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a16      	ldr	r2, [pc, #88]	@ (800561c <TIM_Base_SetConfig+0x12c>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d007      	beq.n	80055d8 <TIM_Base_SetConfig+0xe8>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a15      	ldr	r2, [pc, #84]	@ (8005620 <TIM_Base_SetConfig+0x130>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d003      	beq.n	80055d8 <TIM_Base_SetConfig+0xe8>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a14      	ldr	r2, [pc, #80]	@ (8005624 <TIM_Base_SetConfig+0x134>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d103      	bne.n	80055e0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	691a      	ldr	r2, [r3, #16]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d105      	bne.n	80055fe <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f023 0201 	bic.w	r2, r3, #1
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	611a      	str	r2, [r3, #16]
  }
}
 80055fe:	bf00      	nop
 8005600:	3714      	adds	r7, #20
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	40012c00 	.word	0x40012c00
 8005610:	40000400 	.word	0x40000400
 8005614:	40000800 	.word	0x40000800
 8005618:	40013400 	.word	0x40013400
 800561c:	40014000 	.word	0x40014000
 8005620:	40014400 	.word	0x40014400
 8005624:	40014800 	.word	0x40014800

08005628 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005628:	b480      	push	{r7}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	f023 0201 	bic.w	r2, r3, #1
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	699b      	ldr	r3, [r3, #24]
 800564a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005652:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	4313      	orrs	r3, r2
 800565c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	f023 030a 	bic.w	r3, r3, #10
 8005664:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005666:	697a      	ldr	r2, [r7, #20]
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	4313      	orrs	r3, r2
 800566c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	621a      	str	r2, [r3, #32]
}
 800567a:	bf00      	nop
 800567c:	371c      	adds	r7, #28
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr

08005686 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005686:	b480      	push	{r7}
 8005688:	b087      	sub	sp, #28
 800568a:	af00      	add	r7, sp, #0
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	f023 0210 	bic.w	r2, r3, #16
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	031b      	lsls	r3, r3, #12
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	011b      	lsls	r3, r3, #4
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	621a      	str	r2, [r3, #32]
}
 80056da:	bf00      	nop
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr

080056e6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b085      	sub	sp, #20
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
 80056ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80056fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005700:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4313      	orrs	r3, r2
 8005708:	f043 0307 	orr.w	r3, r3, #7
 800570c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	609a      	str	r2, [r3, #8]
}
 8005714:	bf00      	nop
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005720:	b480      	push	{r7}
 8005722:	b087      	sub	sp, #28
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
 800572c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800573a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	021a      	lsls	r2, r3, #8
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	431a      	orrs	r2, r3
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	4313      	orrs	r3, r2
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	4313      	orrs	r3, r2
 800574c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	609a      	str	r2, [r3, #8]
}
 8005754:	bf00      	nop
 8005756:	371c      	adds	r7, #28
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005770:	2b01      	cmp	r3, #1
 8005772:	d101      	bne.n	8005778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005774:	2302      	movs	r3, #2
 8005776:	e065      	b.n	8005844 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2202      	movs	r2, #2
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a2c      	ldr	r2, [pc, #176]	@ (8005850 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d004      	beq.n	80057ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a2b      	ldr	r2, [pc, #172]	@ (8005854 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d108      	bne.n	80057be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80057b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80057c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005850 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d018      	beq.n	8005818 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057ee:	d013      	beq.n	8005818 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a18      	ldr	r2, [pc, #96]	@ (8005858 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d00e      	beq.n	8005818 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a17      	ldr	r2, [pc, #92]	@ (800585c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d009      	beq.n	8005818 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a12      	ldr	r2, [pc, #72]	@ (8005854 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d004      	beq.n	8005818 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a13      	ldr	r2, [pc, #76]	@ (8005860 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d10c      	bne.n	8005832 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800581e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	4313      	orrs	r3, r2
 8005828:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	40012c00 	.word	0x40012c00
 8005854:	40013400 	.word	0x40013400
 8005858:	40000400 	.word	0x40000400
 800585c:	40000800 	.word	0x40000800
 8005860:	40014000 	.word	0x40014000

08005864 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80058a8:	bf00      	nop
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80058fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005902:	2b84      	cmp	r3, #132	@ 0x84
 8005904:	d005      	beq.n	8005912 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005906:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	4413      	add	r3, r2
 800590e:	3303      	adds	r3, #3
 8005910:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005912:	68fb      	ldr	r3, [r7, #12]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005924:	f000 fa74 	bl	8005e10 <vTaskStartScheduler>
  
  return osOK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	bd80      	pop	{r7, pc}

0800592e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800592e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005930:	b087      	sub	sp, #28
 8005932:	af02      	add	r7, sp, #8
 8005934:	6078      	str	r0, [r7, #4]
 8005936:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685c      	ldr	r4, [r3, #4]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005944:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800594c:	4618      	mov	r0, r3
 800594e:	f7ff ffcf 	bl	80058f0 <makeFreeRtosPriority>
 8005952:	4602      	mov	r2, r0
 8005954:	f107 030c 	add.w	r3, r7, #12
 8005958:	9301      	str	r3, [sp, #4]
 800595a:	9200      	str	r2, [sp, #0]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	4632      	mov	r2, r6
 8005960:	4629      	mov	r1, r5
 8005962:	4620      	mov	r0, r4
 8005964:	f000 f8d2 	bl	8005b0c <xTaskCreate>
 8005968:	4603      	mov	r3, r0
 800596a:	2b01      	cmp	r3, #1
 800596c:	d001      	beq.n	8005972 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800596e:	2300      	movs	r3, #0
 8005970:	e000      	b.n	8005974 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8005972:	68fb      	ldr	r3, [r7, #12]
}
 8005974:	4618      	mov	r0, r3
 8005976:	3714      	adds	r7, #20
 8005978:	46bd      	mov	sp, r7
 800597a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800597c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <osDelay+0x16>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	e000      	b.n	8005994 <osDelay+0x18>
 8005992:	2301      	movs	r3, #1
 8005994:	4618      	mov	r0, r3
 8005996:	f000 fa05 	bl	8005da4 <vTaskDelay>
  
  return osOK;
 800599a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f103 0208 	add.w	r2, r3, #8
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80059bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f103 0208 	add.w	r2, r3, #8
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f103 0208 	add.w	r2, r3, #8
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059fe:	b480      	push	{r7}
 8005a00:	b085      	sub	sp, #20
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
 8005a06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	689a      	ldr	r2, [r3, #8]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	683a      	ldr	r2, [r7, #0]
 8005a22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	683a      	ldr	r2, [r7, #0]
 8005a28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	601a      	str	r2, [r3, #0]
}
 8005a3a:	bf00      	nop
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a46:	b480      	push	{r7}
 8005a48:	b085      	sub	sp, #20
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a5c:	d103      	bne.n	8005a66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	e00c      	b.n	8005a80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3308      	adds	r3, #8
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	e002      	b.n	8005a74 <vListInsert+0x2e>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d2f6      	bcs.n	8005a6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	685a      	ldr	r2, [r3, #4]
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	683a      	ldr	r2, [r7, #0]
 8005a8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	1c5a      	adds	r2, r3, #1
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	601a      	str	r2, [r3, #0]
}
 8005aac:	bf00      	nop
 8005aae:	3714      	adds	r7, #20
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	6892      	ldr	r2, [r2, #8]
 8005ace:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	6852      	ldr	r2, [r2, #4]
 8005ad8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d103      	bne.n	8005aec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	1e5a      	subs	r2, r3, #1
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3714      	adds	r7, #20
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b08c      	sub	sp, #48	@ 0x30
 8005b10:	af04      	add	r7, sp, #16
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	603b      	str	r3, [r7, #0]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b1c:	88fb      	ldrh	r3, [r7, #6]
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	4618      	mov	r0, r3
 8005b22:	f000 fec1 	bl	80068a8 <pvPortMalloc>
 8005b26:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00e      	beq.n	8005b4c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b2e:	20a0      	movs	r0, #160	@ 0xa0
 8005b30:	f000 feba 	bl	80068a8 <pvPortMalloc>
 8005b34:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d003      	beq.n	8005b44 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b42:	e005      	b.n	8005b50 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b44:	6978      	ldr	r0, [r7, #20]
 8005b46:	f000 ff7d 	bl	8006a44 <vPortFree>
 8005b4a:	e001      	b.n	8005b50 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d013      	beq.n	8005b7e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b56:	88fa      	ldrh	r2, [r7, #6]
 8005b58:	2300      	movs	r3, #0
 8005b5a:	9303      	str	r3, [sp, #12]
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	9302      	str	r3, [sp, #8]
 8005b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b62:	9301      	str	r3, [sp, #4]
 8005b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b66:	9300      	str	r3, [sp, #0]
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 f80f 	bl	8005b90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b72:	69f8      	ldr	r0, [r7, #28]
 8005b74:	f000 f8ac 	bl	8005cd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	e002      	b.n	8005b84 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b82:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b84:	69bb      	ldr	r3, [r7, #24]
	}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3720      	adds	r7, #32
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
	...

08005b90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b088      	sub	sp, #32
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
 8005b9c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	f023 0307 	bic.w	r3, r3, #7
 8005bb6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00b      	beq.n	8005bda <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc6:	f383 8811 	msr	BASEPRI, r3
 8005bca:	f3bf 8f6f 	isb	sy
 8005bce:	f3bf 8f4f 	dsb	sy
 8005bd2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop
 8005bd8:	e7fd      	b.n	8005bd6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d01f      	beq.n	8005c20 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005be0:	2300      	movs	r3, #0
 8005be2:	61fb      	str	r3, [r7, #28]
 8005be4:	e012      	b.n	8005c0c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	4413      	add	r3, r2
 8005bec:	7819      	ldrb	r1, [r3, #0]
 8005bee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	3334      	adds	r3, #52	@ 0x34
 8005bf6:	460a      	mov	r2, r1
 8005bf8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	4413      	add	r3, r2
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d006      	beq.n	8005c14 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	61fb      	str	r3, [r7, #28]
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	2b0f      	cmp	r3, #15
 8005c10:	d9e9      	bls.n	8005be6 <prvInitialiseNewTask+0x56>
 8005c12:	e000      	b.n	8005c16 <prvInitialiseNewTask+0x86>
			{
				break;
 8005c14:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c1e:	e003      	b.n	8005c28 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2a:	2b06      	cmp	r3, #6
 8005c2c:	d901      	bls.n	8005c32 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c2e:	2306      	movs	r3, #6
 8005c30:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c36:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c3c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c40:	2200      	movs	r2, #0
 8005c42:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c46:	3304      	adds	r3, #4
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7ff fecb 	bl	80059e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c50:	3318      	adds	r3, #24
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7ff fec6 	bl	80059e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c5c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c60:	f1c3 0207 	rsb	r2, r3, #7
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c6c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c70:	2200      	movs	r2, #0
 8005c72:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c80:	334c      	adds	r3, #76	@ 0x4c
 8005c82:	224c      	movs	r2, #76	@ 0x4c
 8005c84:	2100      	movs	r1, #0
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fffc 	bl	8006c84 <memset>
 8005c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8005cc4 <prvInitialiseNewTask+0x134>)
 8005c90:	651a      	str	r2, [r3, #80]	@ 0x50
 8005c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c94:	4a0c      	ldr	r2, [pc, #48]	@ (8005cc8 <prvInitialiseNewTask+0x138>)
 8005c96:	655a      	str	r2, [r3, #84]	@ 0x54
 8005c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8005ccc <prvInitialiseNewTask+0x13c>)
 8005c9c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005c9e:	683a      	ldr	r2, [r7, #0]
 8005ca0:	68f9      	ldr	r1, [r7, #12]
 8005ca2:	69b8      	ldr	r0, [r7, #24]
 8005ca4:	f000 fbf2 	bl	800648c <pxPortInitialiseStack>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d002      	beq.n	8005cba <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cba:	bf00      	nop
 8005cbc:	3720      	adds	r7, #32
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	20001004 	.word	0x20001004
 8005cc8:	2000106c 	.word	0x2000106c
 8005ccc:	200010d4 	.word	0x200010d4

08005cd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005cd8:	f000 fd06 	bl	80066e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8005d88 <prvAddNewTaskToReadyList+0xb8>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	4a29      	ldr	r2, [pc, #164]	@ (8005d88 <prvAddNewTaskToReadyList+0xb8>)
 8005ce4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ce6:	4b29      	ldr	r3, [pc, #164]	@ (8005d8c <prvAddNewTaskToReadyList+0xbc>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d109      	bne.n	8005d02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005cee:	4a27      	ldr	r2, [pc, #156]	@ (8005d8c <prvAddNewTaskToReadyList+0xbc>)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005cf4:	4b24      	ldr	r3, [pc, #144]	@ (8005d88 <prvAddNewTaskToReadyList+0xb8>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d110      	bne.n	8005d1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005cfc:	f000 fabc 	bl	8006278 <prvInitialiseTaskLists>
 8005d00:	e00d      	b.n	8005d1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d02:	4b23      	ldr	r3, [pc, #140]	@ (8005d90 <prvAddNewTaskToReadyList+0xc0>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d109      	bne.n	8005d1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d0a:	4b20      	ldr	r3, [pc, #128]	@ (8005d8c <prvAddNewTaskToReadyList+0xbc>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d802      	bhi.n	8005d1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d18:	4a1c      	ldr	r2, [pc, #112]	@ (8005d8c <prvAddNewTaskToReadyList+0xbc>)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005d94 <prvAddNewTaskToReadyList+0xc4>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	3301      	adds	r3, #1
 8005d24:	4a1b      	ldr	r2, [pc, #108]	@ (8005d94 <prvAddNewTaskToReadyList+0xc4>)
 8005d26:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	409a      	lsls	r2, r3
 8005d30:	4b19      	ldr	r3, [pc, #100]	@ (8005d98 <prvAddNewTaskToReadyList+0xc8>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	4a18      	ldr	r2, [pc, #96]	@ (8005d98 <prvAddNewTaskToReadyList+0xc8>)
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4a15      	ldr	r2, [pc, #84]	@ (8005d9c <prvAddNewTaskToReadyList+0xcc>)
 8005d48:	441a      	add	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	4619      	mov	r1, r3
 8005d50:	4610      	mov	r0, r2
 8005d52:	f7ff fe54 	bl	80059fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d56:	f000 fcf9 	bl	800674c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d90 <prvAddNewTaskToReadyList+0xc0>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00e      	beq.n	8005d80 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d62:	4b0a      	ldr	r3, [pc, #40]	@ (8005d8c <prvAddNewTaskToReadyList+0xbc>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d207      	bcs.n	8005d80 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d70:	4b0b      	ldr	r3, [pc, #44]	@ (8005da0 <prvAddNewTaskToReadyList+0xd0>)
 8005d72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	f3bf 8f4f 	dsb	sy
 8005d7c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d80:	bf00      	nop
 8005d82:	3708      	adds	r7, #8
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	200003b0 	.word	0x200003b0
 8005d8c:	200002b0 	.word	0x200002b0
 8005d90:	200003bc 	.word	0x200003bc
 8005d94:	200003cc 	.word	0x200003cc
 8005d98:	200003b8 	.word	0x200003b8
 8005d9c:	200002b4 	.word	0x200002b4
 8005da0:	e000ed04 	.word	0xe000ed04

08005da4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005dac:	2300      	movs	r3, #0
 8005dae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d018      	beq.n	8005de8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005db6:	4b14      	ldr	r3, [pc, #80]	@ (8005e08 <vTaskDelay+0x64>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00b      	beq.n	8005dd6 <vTaskDelay+0x32>
	__asm volatile
 8005dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc2:	f383 8811 	msr	BASEPRI, r3
 8005dc6:	f3bf 8f6f 	isb	sy
 8005dca:	f3bf 8f4f 	dsb	sy
 8005dce:	60bb      	str	r3, [r7, #8]
}
 8005dd0:	bf00      	nop
 8005dd2:	bf00      	nop
 8005dd4:	e7fd      	b.n	8005dd2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005dd6:	f000 f86d 	bl	8005eb4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005dda:	2100      	movs	r1, #0
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 faef 	bl	80063c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005de2:	f000 f875 	bl	8005ed0 <xTaskResumeAll>
 8005de6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d107      	bne.n	8005dfe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005dee:	4b07      	ldr	r3, [pc, #28]	@ (8005e0c <vTaskDelay+0x68>)
 8005df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005dfe:	bf00      	nop
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	200003d8 	.word	0x200003d8
 8005e0c:	e000ed04 	.word	0xe000ed04

08005e10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b086      	sub	sp, #24
 8005e14:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8005e16:	4b1f      	ldr	r3, [pc, #124]	@ (8005e94 <vTaskStartScheduler+0x84>)
 8005e18:	9301      	str	r3, [sp, #4]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	2300      	movs	r3, #0
 8005e20:	2280      	movs	r2, #128	@ 0x80
 8005e22:	491d      	ldr	r1, [pc, #116]	@ (8005e98 <vTaskStartScheduler+0x88>)
 8005e24:	481d      	ldr	r0, [pc, #116]	@ (8005e9c <vTaskStartScheduler+0x8c>)
 8005e26:	f7ff fe71 	bl	8005b0c <xTaskCreate>
 8005e2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d11b      	bne.n	8005e6a <vTaskStartScheduler+0x5a>
	__asm volatile
 8005e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e36:	f383 8811 	msr	BASEPRI, r3
 8005e3a:	f3bf 8f6f 	isb	sy
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	60bb      	str	r3, [r7, #8]
}
 8005e44:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005e46:	4b16      	ldr	r3, [pc, #88]	@ (8005ea0 <vTaskStartScheduler+0x90>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	334c      	adds	r3, #76	@ 0x4c
 8005e4c:	4a15      	ldr	r2, [pc, #84]	@ (8005ea4 <vTaskStartScheduler+0x94>)
 8005e4e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e50:	4b15      	ldr	r3, [pc, #84]	@ (8005ea8 <vTaskStartScheduler+0x98>)
 8005e52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e56:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e58:	4b14      	ldr	r3, [pc, #80]	@ (8005eac <vTaskStartScheduler+0x9c>)
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e5e:	4b14      	ldr	r3, [pc, #80]	@ (8005eb0 <vTaskStartScheduler+0xa0>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e64:	f000 fb9c 	bl	80065a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e68:	e00f      	b.n	8005e8a <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e70:	d10b      	bne.n	8005e8a <vTaskStartScheduler+0x7a>
	__asm volatile
 8005e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e76:	f383 8811 	msr	BASEPRI, r3
 8005e7a:	f3bf 8f6f 	isb	sy
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	607b      	str	r3, [r7, #4]
}
 8005e84:	bf00      	nop
 8005e86:	bf00      	nop
 8005e88:	e7fd      	b.n	8005e86 <vTaskStartScheduler+0x76>
}
 8005e8a:	bf00      	nop
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	200003d4 	.word	0x200003d4
 8005e98:	08008948 	.word	0x08008948
 8005e9c:	08006249 	.word	0x08006249
 8005ea0:	200002b0 	.word	0x200002b0
 8005ea4:	20000010 	.word	0x20000010
 8005ea8:	200003d0 	.word	0x200003d0
 8005eac:	200003bc 	.word	0x200003bc
 8005eb0:	200003b4 	.word	0x200003b4

08005eb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005eb8:	4b04      	ldr	r3, [pc, #16]	@ (8005ecc <vTaskSuspendAll+0x18>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	4a03      	ldr	r2, [pc, #12]	@ (8005ecc <vTaskSuspendAll+0x18>)
 8005ec0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005ec2:	bf00      	nop
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr
 8005ecc:	200003d8 	.word	0x200003d8

08005ed0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005eda:	2300      	movs	r3, #0
 8005edc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005ede:	4b42      	ldr	r3, [pc, #264]	@ (8005fe8 <xTaskResumeAll+0x118>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d10b      	bne.n	8005efe <xTaskResumeAll+0x2e>
	__asm volatile
 8005ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eea:	f383 8811 	msr	BASEPRI, r3
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	603b      	str	r3, [r7, #0]
}
 8005ef8:	bf00      	nop
 8005efa:	bf00      	nop
 8005efc:	e7fd      	b.n	8005efa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005efe:	f000 fbf3 	bl	80066e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f02:	4b39      	ldr	r3, [pc, #228]	@ (8005fe8 <xTaskResumeAll+0x118>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	3b01      	subs	r3, #1
 8005f08:	4a37      	ldr	r2, [pc, #220]	@ (8005fe8 <xTaskResumeAll+0x118>)
 8005f0a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f0c:	4b36      	ldr	r3, [pc, #216]	@ (8005fe8 <xTaskResumeAll+0x118>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d161      	bne.n	8005fd8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f14:	4b35      	ldr	r3, [pc, #212]	@ (8005fec <xTaskResumeAll+0x11c>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d05d      	beq.n	8005fd8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f1c:	e02e      	b.n	8005f7c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f1e:	4b34      	ldr	r3, [pc, #208]	@ (8005ff0 <xTaskResumeAll+0x120>)
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	3318      	adds	r3, #24
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7ff fdc4 	bl	8005ab8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	3304      	adds	r3, #4
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7ff fdbf 	bl	8005ab8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3e:	2201      	movs	r2, #1
 8005f40:	409a      	lsls	r2, r3
 8005f42:	4b2c      	ldr	r3, [pc, #176]	@ (8005ff4 <xTaskResumeAll+0x124>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	4a2a      	ldr	r2, [pc, #168]	@ (8005ff4 <xTaskResumeAll+0x124>)
 8005f4a:	6013      	str	r3, [r2, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f50:	4613      	mov	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	4a27      	ldr	r2, [pc, #156]	@ (8005ff8 <xTaskResumeAll+0x128>)
 8005f5a:	441a      	add	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	3304      	adds	r3, #4
 8005f60:	4619      	mov	r1, r3
 8005f62:	4610      	mov	r0, r2
 8005f64:	f7ff fd4b 	bl	80059fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f6c:	4b23      	ldr	r3, [pc, #140]	@ (8005ffc <xTaskResumeAll+0x12c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d302      	bcc.n	8005f7c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005f76:	4b22      	ldr	r3, [pc, #136]	@ (8006000 <xTaskResumeAll+0x130>)
 8005f78:	2201      	movs	r2, #1
 8005f7a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8005ff0 <xTaskResumeAll+0x120>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1cc      	bne.n	8005f1e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d001      	beq.n	8005f8e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005f8a:	f000 f9f9 	bl	8006380 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8006004 <xTaskResumeAll+0x134>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d010      	beq.n	8005fbc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005f9a:	f000 f837 	bl	800600c <xTaskIncrementTick>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005fa4:	4b16      	ldr	r3, [pc, #88]	@ (8006000 <xTaskResumeAll+0x130>)
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	3b01      	subs	r3, #1
 8005fae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1f1      	bne.n	8005f9a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005fb6:	4b13      	ldr	r3, [pc, #76]	@ (8006004 <xTaskResumeAll+0x134>)
 8005fb8:	2200      	movs	r2, #0
 8005fba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005fbc:	4b10      	ldr	r3, [pc, #64]	@ (8006000 <xTaskResumeAll+0x130>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d009      	beq.n	8005fd8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8006008 <xTaskResumeAll+0x138>)
 8005fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fd8:	f000 fbb8 	bl	800674c <vPortExitCritical>

	return xAlreadyYielded;
 8005fdc:	68bb      	ldr	r3, [r7, #8]
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3710      	adds	r7, #16
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	200003d8 	.word	0x200003d8
 8005fec:	200003b0 	.word	0x200003b0
 8005ff0:	20000370 	.word	0x20000370
 8005ff4:	200003b8 	.word	0x200003b8
 8005ff8:	200002b4 	.word	0x200002b4
 8005ffc:	200002b0 	.word	0x200002b0
 8006000:	200003c4 	.word	0x200003c4
 8006004:	200003c0 	.word	0x200003c0
 8006008:	e000ed04 	.word	0xe000ed04

0800600c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006012:	2300      	movs	r3, #0
 8006014:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006016:	4b4f      	ldr	r3, [pc, #316]	@ (8006154 <xTaskIncrementTick+0x148>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	f040 808f 	bne.w	800613e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006020:	4b4d      	ldr	r3, [pc, #308]	@ (8006158 <xTaskIncrementTick+0x14c>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	3301      	adds	r3, #1
 8006026:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006028:	4a4b      	ldr	r2, [pc, #300]	@ (8006158 <xTaskIncrementTick+0x14c>)
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d121      	bne.n	8006078 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006034:	4b49      	ldr	r3, [pc, #292]	@ (800615c <xTaskIncrementTick+0x150>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00b      	beq.n	8006056 <xTaskIncrementTick+0x4a>
	__asm volatile
 800603e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006042:	f383 8811 	msr	BASEPRI, r3
 8006046:	f3bf 8f6f 	isb	sy
 800604a:	f3bf 8f4f 	dsb	sy
 800604e:	603b      	str	r3, [r7, #0]
}
 8006050:	bf00      	nop
 8006052:	bf00      	nop
 8006054:	e7fd      	b.n	8006052 <xTaskIncrementTick+0x46>
 8006056:	4b41      	ldr	r3, [pc, #260]	@ (800615c <xTaskIncrementTick+0x150>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	60fb      	str	r3, [r7, #12]
 800605c:	4b40      	ldr	r3, [pc, #256]	@ (8006160 <xTaskIncrementTick+0x154>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a3e      	ldr	r2, [pc, #248]	@ (800615c <xTaskIncrementTick+0x150>)
 8006062:	6013      	str	r3, [r2, #0]
 8006064:	4a3e      	ldr	r2, [pc, #248]	@ (8006160 <xTaskIncrementTick+0x154>)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6013      	str	r3, [r2, #0]
 800606a:	4b3e      	ldr	r3, [pc, #248]	@ (8006164 <xTaskIncrementTick+0x158>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	3301      	adds	r3, #1
 8006070:	4a3c      	ldr	r2, [pc, #240]	@ (8006164 <xTaskIncrementTick+0x158>)
 8006072:	6013      	str	r3, [r2, #0]
 8006074:	f000 f984 	bl	8006380 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006078:	4b3b      	ldr	r3, [pc, #236]	@ (8006168 <xTaskIncrementTick+0x15c>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	693a      	ldr	r2, [r7, #16]
 800607e:	429a      	cmp	r2, r3
 8006080:	d348      	bcc.n	8006114 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006082:	4b36      	ldr	r3, [pc, #216]	@ (800615c <xTaskIncrementTick+0x150>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d104      	bne.n	8006096 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800608c:	4b36      	ldr	r3, [pc, #216]	@ (8006168 <xTaskIncrementTick+0x15c>)
 800608e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006092:	601a      	str	r2, [r3, #0]
					break;
 8006094:	e03e      	b.n	8006114 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006096:	4b31      	ldr	r3, [pc, #196]	@ (800615c <xTaskIncrementTick+0x150>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d203      	bcs.n	80060b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060ae:	4a2e      	ldr	r2, [pc, #184]	@ (8006168 <xTaskIncrementTick+0x15c>)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060b4:	e02e      	b.n	8006114 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	3304      	adds	r3, #4
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7ff fcfc 	bl	8005ab8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d004      	beq.n	80060d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	3318      	adds	r3, #24
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7ff fcf3 	bl	8005ab8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d6:	2201      	movs	r2, #1
 80060d8:	409a      	lsls	r2, r3
 80060da:	4b24      	ldr	r3, [pc, #144]	@ (800616c <xTaskIncrementTick+0x160>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4313      	orrs	r3, r2
 80060e0:	4a22      	ldr	r2, [pc, #136]	@ (800616c <xTaskIncrementTick+0x160>)
 80060e2:	6013      	str	r3, [r2, #0]
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e8:	4613      	mov	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	4413      	add	r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006170 <xTaskIncrementTick+0x164>)
 80060f2:	441a      	add	r2, r3
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	3304      	adds	r3, #4
 80060f8:	4619      	mov	r1, r3
 80060fa:	4610      	mov	r0, r2
 80060fc:	f7ff fc7f 	bl	80059fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006104:	4b1b      	ldr	r3, [pc, #108]	@ (8006174 <xTaskIncrementTick+0x168>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	429a      	cmp	r2, r3
 800610c:	d3b9      	bcc.n	8006082 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800610e:	2301      	movs	r3, #1
 8006110:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006112:	e7b6      	b.n	8006082 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006114:	4b17      	ldr	r3, [pc, #92]	@ (8006174 <xTaskIncrementTick+0x168>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800611a:	4915      	ldr	r1, [pc, #84]	@ (8006170 <xTaskIncrementTick+0x164>)
 800611c:	4613      	mov	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	440b      	add	r3, r1
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2b01      	cmp	r3, #1
 800612a:	d901      	bls.n	8006130 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800612c:	2301      	movs	r3, #1
 800612e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006130:	4b11      	ldr	r3, [pc, #68]	@ (8006178 <xTaskIncrementTick+0x16c>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d007      	beq.n	8006148 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006138:	2301      	movs	r3, #1
 800613a:	617b      	str	r3, [r7, #20]
 800613c:	e004      	b.n	8006148 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800613e:	4b0f      	ldr	r3, [pc, #60]	@ (800617c <xTaskIncrementTick+0x170>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	3301      	adds	r3, #1
 8006144:	4a0d      	ldr	r2, [pc, #52]	@ (800617c <xTaskIncrementTick+0x170>)
 8006146:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006148:	697b      	ldr	r3, [r7, #20]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3718      	adds	r7, #24
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	200003d8 	.word	0x200003d8
 8006158:	200003b4 	.word	0x200003b4
 800615c:	20000368 	.word	0x20000368
 8006160:	2000036c 	.word	0x2000036c
 8006164:	200003c8 	.word	0x200003c8
 8006168:	200003d0 	.word	0x200003d0
 800616c:	200003b8 	.word	0x200003b8
 8006170:	200002b4 	.word	0x200002b4
 8006174:	200002b0 	.word	0x200002b0
 8006178:	200003c4 	.word	0x200003c4
 800617c:	200003c0 	.word	0x200003c0

08006180 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006180:	b480      	push	{r7}
 8006182:	b087      	sub	sp, #28
 8006184:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006186:	4b2a      	ldr	r3, [pc, #168]	@ (8006230 <vTaskSwitchContext+0xb0>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d003      	beq.n	8006196 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800618e:	4b29      	ldr	r3, [pc, #164]	@ (8006234 <vTaskSwitchContext+0xb4>)
 8006190:	2201      	movs	r2, #1
 8006192:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006194:	e045      	b.n	8006222 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006196:	4b27      	ldr	r3, [pc, #156]	@ (8006234 <vTaskSwitchContext+0xb4>)
 8006198:	2200      	movs	r2, #0
 800619a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800619c:	4b26      	ldr	r3, [pc, #152]	@ (8006238 <vTaskSwitchContext+0xb8>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	fab3 f383 	clz	r3, r3
 80061a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80061aa:	7afb      	ldrb	r3, [r7, #11]
 80061ac:	f1c3 031f 	rsb	r3, r3, #31
 80061b0:	617b      	str	r3, [r7, #20]
 80061b2:	4922      	ldr	r1, [pc, #136]	@ (800623c <vTaskSwitchContext+0xbc>)
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4613      	mov	r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	4413      	add	r3, r2
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	440b      	add	r3, r1
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10b      	bne.n	80061de <vTaskSwitchContext+0x5e>
	__asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	607b      	str	r3, [r7, #4]
}
 80061d8:	bf00      	nop
 80061da:	bf00      	nop
 80061dc:	e7fd      	b.n	80061da <vTaskSwitchContext+0x5a>
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	4613      	mov	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4413      	add	r3, r2
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	4a14      	ldr	r2, [pc, #80]	@ (800623c <vTaskSwitchContext+0xbc>)
 80061ea:	4413      	add	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	605a      	str	r2, [r3, #4]
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	3308      	adds	r3, #8
 8006200:	429a      	cmp	r2, r3
 8006202:	d104      	bne.n	800620e <vTaskSwitchContext+0x8e>
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	605a      	str	r2, [r3, #4]
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	4a0a      	ldr	r2, [pc, #40]	@ (8006240 <vTaskSwitchContext+0xc0>)
 8006216:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006218:	4b09      	ldr	r3, [pc, #36]	@ (8006240 <vTaskSwitchContext+0xc0>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	334c      	adds	r3, #76	@ 0x4c
 800621e:	4a09      	ldr	r2, [pc, #36]	@ (8006244 <vTaskSwitchContext+0xc4>)
 8006220:	6013      	str	r3, [r2, #0]
}
 8006222:	bf00      	nop
 8006224:	371c      	adds	r7, #28
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	200003d8 	.word	0x200003d8
 8006234:	200003c4 	.word	0x200003c4
 8006238:	200003b8 	.word	0x200003b8
 800623c:	200002b4 	.word	0x200002b4
 8006240:	200002b0 	.word	0x200002b0
 8006244:	20000010 	.word	0x20000010

08006248 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006250:	f000 f852 	bl	80062f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006254:	4b06      	ldr	r3, [pc, #24]	@ (8006270 <prvIdleTask+0x28>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d9f9      	bls.n	8006250 <prvIdleTask+0x8>
			{
				taskYIELD();
 800625c:	4b05      	ldr	r3, [pc, #20]	@ (8006274 <prvIdleTask+0x2c>)
 800625e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006262:	601a      	str	r2, [r3, #0]
 8006264:	f3bf 8f4f 	dsb	sy
 8006268:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800626c:	e7f0      	b.n	8006250 <prvIdleTask+0x8>
 800626e:	bf00      	nop
 8006270:	200002b4 	.word	0x200002b4
 8006274:	e000ed04 	.word	0xe000ed04

08006278 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800627e:	2300      	movs	r3, #0
 8006280:	607b      	str	r3, [r7, #4]
 8006282:	e00c      	b.n	800629e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	4613      	mov	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4413      	add	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4a12      	ldr	r2, [pc, #72]	@ (80062d8 <prvInitialiseTaskLists+0x60>)
 8006290:	4413      	add	r3, r2
 8006292:	4618      	mov	r0, r3
 8006294:	f7ff fb86 	bl	80059a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3301      	adds	r3, #1
 800629c:	607b      	str	r3, [r7, #4]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2b06      	cmp	r3, #6
 80062a2:	d9ef      	bls.n	8006284 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80062a4:	480d      	ldr	r0, [pc, #52]	@ (80062dc <prvInitialiseTaskLists+0x64>)
 80062a6:	f7ff fb7d 	bl	80059a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80062aa:	480d      	ldr	r0, [pc, #52]	@ (80062e0 <prvInitialiseTaskLists+0x68>)
 80062ac:	f7ff fb7a 	bl	80059a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80062b0:	480c      	ldr	r0, [pc, #48]	@ (80062e4 <prvInitialiseTaskLists+0x6c>)
 80062b2:	f7ff fb77 	bl	80059a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062b6:	480c      	ldr	r0, [pc, #48]	@ (80062e8 <prvInitialiseTaskLists+0x70>)
 80062b8:	f7ff fb74 	bl	80059a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062bc:	480b      	ldr	r0, [pc, #44]	@ (80062ec <prvInitialiseTaskLists+0x74>)
 80062be:	f7ff fb71 	bl	80059a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062c2:	4b0b      	ldr	r3, [pc, #44]	@ (80062f0 <prvInitialiseTaskLists+0x78>)
 80062c4:	4a05      	ldr	r2, [pc, #20]	@ (80062dc <prvInitialiseTaskLists+0x64>)
 80062c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062c8:	4b0a      	ldr	r3, [pc, #40]	@ (80062f4 <prvInitialiseTaskLists+0x7c>)
 80062ca:	4a05      	ldr	r2, [pc, #20]	@ (80062e0 <prvInitialiseTaskLists+0x68>)
 80062cc:	601a      	str	r2, [r3, #0]
}
 80062ce:	bf00      	nop
 80062d0:	3708      	adds	r7, #8
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	200002b4 	.word	0x200002b4
 80062dc:	20000340 	.word	0x20000340
 80062e0:	20000354 	.word	0x20000354
 80062e4:	20000370 	.word	0x20000370
 80062e8:	20000384 	.word	0x20000384
 80062ec:	2000039c 	.word	0x2000039c
 80062f0:	20000368 	.word	0x20000368
 80062f4:	2000036c 	.word	0x2000036c

080062f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062fe:	e019      	b.n	8006334 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006300:	f000 f9f2 	bl	80066e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006304:	4b10      	ldr	r3, [pc, #64]	@ (8006348 <prvCheckTasksWaitingTermination+0x50>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3304      	adds	r3, #4
 8006310:	4618      	mov	r0, r3
 8006312:	f7ff fbd1 	bl	8005ab8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006316:	4b0d      	ldr	r3, [pc, #52]	@ (800634c <prvCheckTasksWaitingTermination+0x54>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3b01      	subs	r3, #1
 800631c:	4a0b      	ldr	r2, [pc, #44]	@ (800634c <prvCheckTasksWaitingTermination+0x54>)
 800631e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006320:	4b0b      	ldr	r3, [pc, #44]	@ (8006350 <prvCheckTasksWaitingTermination+0x58>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3b01      	subs	r3, #1
 8006326:	4a0a      	ldr	r2, [pc, #40]	@ (8006350 <prvCheckTasksWaitingTermination+0x58>)
 8006328:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800632a:	f000 fa0f 	bl	800674c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f810 	bl	8006354 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006334:	4b06      	ldr	r3, [pc, #24]	@ (8006350 <prvCheckTasksWaitingTermination+0x58>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e1      	bne.n	8006300 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800633c:	bf00      	nop
 800633e:	bf00      	nop
 8006340:	3708      	adds	r7, #8
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	20000384 	.word	0x20000384
 800634c:	200003b0 	.word	0x200003b0
 8006350:	20000398 	.word	0x20000398

08006354 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	334c      	adds	r3, #76	@ 0x4c
 8006360:	4618      	mov	r0, r3
 8006362:	f000 fc97 	bl	8006c94 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636a:	4618      	mov	r0, r3
 800636c:	f000 fb6a 	bl	8006a44 <vPortFree>
			vPortFree( pxTCB );
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 fb67 	bl	8006a44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006376:	bf00      	nop
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
	...

08006380 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006386:	4b0c      	ldr	r3, [pc, #48]	@ (80063b8 <prvResetNextTaskUnblockTime+0x38>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d104      	bne.n	800639a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006390:	4b0a      	ldr	r3, [pc, #40]	@ (80063bc <prvResetNextTaskUnblockTime+0x3c>)
 8006392:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006396:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006398:	e008      	b.n	80063ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800639a:	4b07      	ldr	r3, [pc, #28]	@ (80063b8 <prvResetNextTaskUnblockTime+0x38>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	4a04      	ldr	r2, [pc, #16]	@ (80063bc <prvResetNextTaskUnblockTime+0x3c>)
 80063aa:	6013      	str	r3, [r2, #0]
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr
 80063b8:	20000368 	.word	0x20000368
 80063bc:	200003d0 	.word	0x200003d0

080063c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80063ca:	4b29      	ldr	r3, [pc, #164]	@ (8006470 <prvAddCurrentTaskToDelayedList+0xb0>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063d0:	4b28      	ldr	r3, [pc, #160]	@ (8006474 <prvAddCurrentTaskToDelayedList+0xb4>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3304      	adds	r3, #4
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7ff fb6e 	bl	8005ab8 <uxListRemove>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d10b      	bne.n	80063fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80063e2:	4b24      	ldr	r3, [pc, #144]	@ (8006474 <prvAddCurrentTaskToDelayedList+0xb4>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e8:	2201      	movs	r2, #1
 80063ea:	fa02 f303 	lsl.w	r3, r2, r3
 80063ee:	43da      	mvns	r2, r3
 80063f0:	4b21      	ldr	r3, [pc, #132]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xb8>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4013      	ands	r3, r2
 80063f6:	4a20      	ldr	r2, [pc, #128]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xb8>)
 80063f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006400:	d10a      	bne.n	8006418 <prvAddCurrentTaskToDelayedList+0x58>
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d007      	beq.n	8006418 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006408:	4b1a      	ldr	r3, [pc, #104]	@ (8006474 <prvAddCurrentTaskToDelayedList+0xb4>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3304      	adds	r3, #4
 800640e:	4619      	mov	r1, r3
 8006410:	481a      	ldr	r0, [pc, #104]	@ (800647c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006412:	f7ff faf4 	bl	80059fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006416:	e026      	b.n	8006466 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4413      	add	r3, r2
 800641e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006420:	4b14      	ldr	r3, [pc, #80]	@ (8006474 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	429a      	cmp	r2, r3
 800642e:	d209      	bcs.n	8006444 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006430:	4b13      	ldr	r3, [pc, #76]	@ (8006480 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	4b0f      	ldr	r3, [pc, #60]	@ (8006474 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	3304      	adds	r3, #4
 800643a:	4619      	mov	r1, r3
 800643c:	4610      	mov	r0, r2
 800643e:	f7ff fb02 	bl	8005a46 <vListInsert>
}
 8006442:	e010      	b.n	8006466 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006444:	4b0f      	ldr	r3, [pc, #60]	@ (8006484 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	4b0a      	ldr	r3, [pc, #40]	@ (8006474 <prvAddCurrentTaskToDelayedList+0xb4>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3304      	adds	r3, #4
 800644e:	4619      	mov	r1, r3
 8006450:	4610      	mov	r0, r2
 8006452:	f7ff faf8 	bl	8005a46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006456:	4b0c      	ldr	r3, [pc, #48]	@ (8006488 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68ba      	ldr	r2, [r7, #8]
 800645c:	429a      	cmp	r2, r3
 800645e:	d202      	bcs.n	8006466 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006460:	4a09      	ldr	r2, [pc, #36]	@ (8006488 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	6013      	str	r3, [r2, #0]
}
 8006466:	bf00      	nop
 8006468:	3710      	adds	r7, #16
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	200003b4 	.word	0x200003b4
 8006474:	200002b0 	.word	0x200002b0
 8006478:	200003b8 	.word	0x200003b8
 800647c:	2000039c 	.word	0x2000039c
 8006480:	2000036c 	.word	0x2000036c
 8006484:	20000368 	.word	0x20000368
 8006488:	200003d0 	.word	0x200003d0

0800648c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	3b04      	subs	r3, #4
 800649c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80064a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	3b04      	subs	r3, #4
 80064aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	f023 0201 	bic.w	r2, r3, #1
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	3b04      	subs	r3, #4
 80064ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80064bc:	4a0c      	ldr	r2, [pc, #48]	@ (80064f0 <pxPortInitialiseStack+0x64>)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	3b14      	subs	r3, #20
 80064c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	3b04      	subs	r3, #4
 80064d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f06f 0202 	mvn.w	r2, #2
 80064da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	3b20      	subs	r3, #32
 80064e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80064e2:	68fb      	ldr	r3, [r7, #12]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3714      	adds	r7, #20
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr
 80064f0:	080064f5 	.word	0x080064f5

080064f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80064fa:	2300      	movs	r3, #0
 80064fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80064fe:	4b13      	ldr	r3, [pc, #76]	@ (800654c <prvTaskExitError+0x58>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006506:	d00b      	beq.n	8006520 <prvTaskExitError+0x2c>
	__asm volatile
 8006508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800650c:	f383 8811 	msr	BASEPRI, r3
 8006510:	f3bf 8f6f 	isb	sy
 8006514:	f3bf 8f4f 	dsb	sy
 8006518:	60fb      	str	r3, [r7, #12]
}
 800651a:	bf00      	nop
 800651c:	bf00      	nop
 800651e:	e7fd      	b.n	800651c <prvTaskExitError+0x28>
	__asm volatile
 8006520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006524:	f383 8811 	msr	BASEPRI, r3
 8006528:	f3bf 8f6f 	isb	sy
 800652c:	f3bf 8f4f 	dsb	sy
 8006530:	60bb      	str	r3, [r7, #8]
}
 8006532:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006534:	bf00      	nop
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d0fc      	beq.n	8006536 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	2000000c 	.word	0x2000000c

08006550 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006550:	4b07      	ldr	r3, [pc, #28]	@ (8006570 <pxCurrentTCBConst2>)
 8006552:	6819      	ldr	r1, [r3, #0]
 8006554:	6808      	ldr	r0, [r1, #0]
 8006556:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800655a:	f380 8809 	msr	PSP, r0
 800655e:	f3bf 8f6f 	isb	sy
 8006562:	f04f 0000 	mov.w	r0, #0
 8006566:	f380 8811 	msr	BASEPRI, r0
 800656a:	4770      	bx	lr
 800656c:	f3af 8000 	nop.w

08006570 <pxCurrentTCBConst2>:
 8006570:	200002b0 	.word	0x200002b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop

08006578 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006578:	4808      	ldr	r0, [pc, #32]	@ (800659c <prvPortStartFirstTask+0x24>)
 800657a:	6800      	ldr	r0, [r0, #0]
 800657c:	6800      	ldr	r0, [r0, #0]
 800657e:	f380 8808 	msr	MSP, r0
 8006582:	f04f 0000 	mov.w	r0, #0
 8006586:	f380 8814 	msr	CONTROL, r0
 800658a:	b662      	cpsie	i
 800658c:	b661      	cpsie	f
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	f3bf 8f6f 	isb	sy
 8006596:	df00      	svc	0
 8006598:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800659a:	bf00      	nop
 800659c:	e000ed08 	.word	0xe000ed08

080065a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80065a6:	4b47      	ldr	r3, [pc, #284]	@ (80066c4 <xPortStartScheduler+0x124>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a47      	ldr	r2, [pc, #284]	@ (80066c8 <xPortStartScheduler+0x128>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d10b      	bne.n	80065c8 <xPortStartScheduler+0x28>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	60fb      	str	r3, [r7, #12]
}
 80065c2:	bf00      	nop
 80065c4:	bf00      	nop
 80065c6:	e7fd      	b.n	80065c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80065c8:	4b3e      	ldr	r3, [pc, #248]	@ (80066c4 <xPortStartScheduler+0x124>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a3f      	ldr	r2, [pc, #252]	@ (80066cc <xPortStartScheduler+0x12c>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d10b      	bne.n	80065ea <xPortStartScheduler+0x4a>
	__asm volatile
 80065d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d6:	f383 8811 	msr	BASEPRI, r3
 80065da:	f3bf 8f6f 	isb	sy
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	613b      	str	r3, [r7, #16]
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop
 80065e8:	e7fd      	b.n	80065e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80065ea:	4b39      	ldr	r3, [pc, #228]	@ (80066d0 <xPortStartScheduler+0x130>)
 80065ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	22ff      	movs	r2, #255	@ 0xff
 80065fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	b2db      	uxtb	r3, r3
 8006602:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006604:	78fb      	ldrb	r3, [r7, #3]
 8006606:	b2db      	uxtb	r3, r3
 8006608:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800660c:	b2da      	uxtb	r2, r3
 800660e:	4b31      	ldr	r3, [pc, #196]	@ (80066d4 <xPortStartScheduler+0x134>)
 8006610:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006612:	4b31      	ldr	r3, [pc, #196]	@ (80066d8 <xPortStartScheduler+0x138>)
 8006614:	2207      	movs	r2, #7
 8006616:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006618:	e009      	b.n	800662e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800661a:	4b2f      	ldr	r3, [pc, #188]	@ (80066d8 <xPortStartScheduler+0x138>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3b01      	subs	r3, #1
 8006620:	4a2d      	ldr	r2, [pc, #180]	@ (80066d8 <xPortStartScheduler+0x138>)
 8006622:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006624:	78fb      	ldrb	r3, [r7, #3]
 8006626:	b2db      	uxtb	r3, r3
 8006628:	005b      	lsls	r3, r3, #1
 800662a:	b2db      	uxtb	r3, r3
 800662c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800662e:	78fb      	ldrb	r3, [r7, #3]
 8006630:	b2db      	uxtb	r3, r3
 8006632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006636:	2b80      	cmp	r3, #128	@ 0x80
 8006638:	d0ef      	beq.n	800661a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800663a:	4b27      	ldr	r3, [pc, #156]	@ (80066d8 <xPortStartScheduler+0x138>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f1c3 0307 	rsb	r3, r3, #7
 8006642:	2b04      	cmp	r3, #4
 8006644:	d00b      	beq.n	800665e <xPortStartScheduler+0xbe>
	__asm volatile
 8006646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664a:	f383 8811 	msr	BASEPRI, r3
 800664e:	f3bf 8f6f 	isb	sy
 8006652:	f3bf 8f4f 	dsb	sy
 8006656:	60bb      	str	r3, [r7, #8]
}
 8006658:	bf00      	nop
 800665a:	bf00      	nop
 800665c:	e7fd      	b.n	800665a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800665e:	4b1e      	ldr	r3, [pc, #120]	@ (80066d8 <xPortStartScheduler+0x138>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	021b      	lsls	r3, r3, #8
 8006664:	4a1c      	ldr	r2, [pc, #112]	@ (80066d8 <xPortStartScheduler+0x138>)
 8006666:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006668:	4b1b      	ldr	r3, [pc, #108]	@ (80066d8 <xPortStartScheduler+0x138>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006670:	4a19      	ldr	r2, [pc, #100]	@ (80066d8 <xPortStartScheduler+0x138>)
 8006672:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	b2da      	uxtb	r2, r3
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800667c:	4b17      	ldr	r3, [pc, #92]	@ (80066dc <xPortStartScheduler+0x13c>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a16      	ldr	r2, [pc, #88]	@ (80066dc <xPortStartScheduler+0x13c>)
 8006682:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006686:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006688:	4b14      	ldr	r3, [pc, #80]	@ (80066dc <xPortStartScheduler+0x13c>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a13      	ldr	r2, [pc, #76]	@ (80066dc <xPortStartScheduler+0x13c>)
 800668e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006692:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006694:	f000 f8da 	bl	800684c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006698:	4b11      	ldr	r3, [pc, #68]	@ (80066e0 <xPortStartScheduler+0x140>)
 800669a:	2200      	movs	r2, #0
 800669c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800669e:	f000 f8f9 	bl	8006894 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80066a2:	4b10      	ldr	r3, [pc, #64]	@ (80066e4 <xPortStartScheduler+0x144>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a0f      	ldr	r2, [pc, #60]	@ (80066e4 <xPortStartScheduler+0x144>)
 80066a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80066ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80066ae:	f7ff ff63 	bl	8006578 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80066b2:	f7ff fd65 	bl	8006180 <vTaskSwitchContext>
	prvTaskExitError();
 80066b6:	f7ff ff1d 	bl	80064f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3718      	adds	r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	e000ed00 	.word	0xe000ed00
 80066c8:	410fc271 	.word	0x410fc271
 80066cc:	410fc270 	.word	0x410fc270
 80066d0:	e000e400 	.word	0xe000e400
 80066d4:	200003dc 	.word	0x200003dc
 80066d8:	200003e0 	.word	0x200003e0
 80066dc:	e000ed20 	.word	0xe000ed20
 80066e0:	2000000c 	.word	0x2000000c
 80066e4:	e000ef34 	.word	0xe000ef34

080066e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
	__asm volatile
 80066ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f2:	f383 8811 	msr	BASEPRI, r3
 80066f6:	f3bf 8f6f 	isb	sy
 80066fa:	f3bf 8f4f 	dsb	sy
 80066fe:	607b      	str	r3, [r7, #4]
}
 8006700:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006702:	4b10      	ldr	r3, [pc, #64]	@ (8006744 <vPortEnterCritical+0x5c>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	3301      	adds	r3, #1
 8006708:	4a0e      	ldr	r2, [pc, #56]	@ (8006744 <vPortEnterCritical+0x5c>)
 800670a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800670c:	4b0d      	ldr	r3, [pc, #52]	@ (8006744 <vPortEnterCritical+0x5c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d110      	bne.n	8006736 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006714:	4b0c      	ldr	r3, [pc, #48]	@ (8006748 <vPortEnterCritical+0x60>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00b      	beq.n	8006736 <vPortEnterCritical+0x4e>
	__asm volatile
 800671e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	603b      	str	r3, [r7, #0]
}
 8006730:	bf00      	nop
 8006732:	bf00      	nop
 8006734:	e7fd      	b.n	8006732 <vPortEnterCritical+0x4a>
	}
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop
 8006744:	2000000c 	.word	0x2000000c
 8006748:	e000ed04 	.word	0xe000ed04

0800674c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006752:	4b12      	ldr	r3, [pc, #72]	@ (800679c <vPortExitCritical+0x50>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10b      	bne.n	8006772 <vPortExitCritical+0x26>
	__asm volatile
 800675a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	607b      	str	r3, [r7, #4]
}
 800676c:	bf00      	nop
 800676e:	bf00      	nop
 8006770:	e7fd      	b.n	800676e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006772:	4b0a      	ldr	r3, [pc, #40]	@ (800679c <vPortExitCritical+0x50>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3b01      	subs	r3, #1
 8006778:	4a08      	ldr	r2, [pc, #32]	@ (800679c <vPortExitCritical+0x50>)
 800677a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800677c:	4b07      	ldr	r3, [pc, #28]	@ (800679c <vPortExitCritical+0x50>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d105      	bne.n	8006790 <vPortExitCritical+0x44>
 8006784:	2300      	movs	r3, #0
 8006786:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800678e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	2000000c 	.word	0x2000000c

080067a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80067a0:	f3ef 8009 	mrs	r0, PSP
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	4b15      	ldr	r3, [pc, #84]	@ (8006800 <pxCurrentTCBConst>)
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	f01e 0f10 	tst.w	lr, #16
 80067b0:	bf08      	it	eq
 80067b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80067b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ba:	6010      	str	r0, [r2, #0]
 80067bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80067c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80067c4:	f380 8811 	msr	BASEPRI, r0
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	f3bf 8f6f 	isb	sy
 80067d0:	f7ff fcd6 	bl	8006180 <vTaskSwitchContext>
 80067d4:	f04f 0000 	mov.w	r0, #0
 80067d8:	f380 8811 	msr	BASEPRI, r0
 80067dc:	bc09      	pop	{r0, r3}
 80067de:	6819      	ldr	r1, [r3, #0]
 80067e0:	6808      	ldr	r0, [r1, #0]
 80067e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e6:	f01e 0f10 	tst.w	lr, #16
 80067ea:	bf08      	it	eq
 80067ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80067f0:	f380 8809 	msr	PSP, r0
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	f3af 8000 	nop.w

08006800 <pxCurrentTCBConst>:
 8006800:	200002b0 	.word	0x200002b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006804:	bf00      	nop
 8006806:	bf00      	nop

08006808 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
	__asm volatile
 800680e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006812:	f383 8811 	msr	BASEPRI, r3
 8006816:	f3bf 8f6f 	isb	sy
 800681a:	f3bf 8f4f 	dsb	sy
 800681e:	607b      	str	r3, [r7, #4]
}
 8006820:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006822:	f7ff fbf3 	bl	800600c <xTaskIncrementTick>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d003      	beq.n	8006834 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800682c:	4b06      	ldr	r3, [pc, #24]	@ (8006848 <SysTick_Handler+0x40>)
 800682e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006832:	601a      	str	r2, [r3, #0]
 8006834:	2300      	movs	r3, #0
 8006836:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	f383 8811 	msr	BASEPRI, r3
}
 800683e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006840:	bf00      	nop
 8006842:	3708      	adds	r7, #8
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	e000ed04 	.word	0xe000ed04

0800684c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800684c:	b480      	push	{r7}
 800684e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006850:	4b0b      	ldr	r3, [pc, #44]	@ (8006880 <vPortSetupTimerInterrupt+0x34>)
 8006852:	2200      	movs	r2, #0
 8006854:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006856:	4b0b      	ldr	r3, [pc, #44]	@ (8006884 <vPortSetupTimerInterrupt+0x38>)
 8006858:	2200      	movs	r2, #0
 800685a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800685c:	4b0a      	ldr	r3, [pc, #40]	@ (8006888 <vPortSetupTimerInterrupt+0x3c>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a0a      	ldr	r2, [pc, #40]	@ (800688c <vPortSetupTimerInterrupt+0x40>)
 8006862:	fba2 2303 	umull	r2, r3, r2, r3
 8006866:	099b      	lsrs	r3, r3, #6
 8006868:	4a09      	ldr	r2, [pc, #36]	@ (8006890 <vPortSetupTimerInterrupt+0x44>)
 800686a:	3b01      	subs	r3, #1
 800686c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800686e:	4b04      	ldr	r3, [pc, #16]	@ (8006880 <vPortSetupTimerInterrupt+0x34>)
 8006870:	2207      	movs	r2, #7
 8006872:	601a      	str	r2, [r3, #0]
}
 8006874:	bf00      	nop
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	e000e010 	.word	0xe000e010
 8006884:	e000e018 	.word	0xe000e018
 8006888:	20000000 	.word	0x20000000
 800688c:	10624dd3 	.word	0x10624dd3
 8006890:	e000e014 	.word	0xe000e014

08006894 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006894:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80068a4 <vPortEnableVFP+0x10>
 8006898:	6801      	ldr	r1, [r0, #0]
 800689a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800689e:	6001      	str	r1, [r0, #0]
 80068a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80068a2:	bf00      	nop
 80068a4:	e000ed88 	.word	0xe000ed88

080068a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08a      	sub	sp, #40	@ 0x28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80068b0:	2300      	movs	r3, #0
 80068b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80068b4:	f7ff fafe 	bl	8005eb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80068b8:	4b5c      	ldr	r3, [pc, #368]	@ (8006a2c <pvPortMalloc+0x184>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d101      	bne.n	80068c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80068c0:	f000 f924 	bl	8006b0c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068c4:	4b5a      	ldr	r3, [pc, #360]	@ (8006a30 <pvPortMalloc+0x188>)
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4013      	ands	r3, r2
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f040 8095 	bne.w	80069fc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d01e      	beq.n	8006916 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80068d8:	2208      	movs	r2, #8
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4413      	add	r3, r2
 80068de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d015      	beq.n	8006916 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f023 0307 	bic.w	r3, r3, #7
 80068f0:	3308      	adds	r3, #8
 80068f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f003 0307 	and.w	r3, r3, #7
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00b      	beq.n	8006916 <pvPortMalloc+0x6e>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	617b      	str	r3, [r7, #20]
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	e7fd      	b.n	8006912 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d06f      	beq.n	80069fc <pvPortMalloc+0x154>
 800691c:	4b45      	ldr	r3, [pc, #276]	@ (8006a34 <pvPortMalloc+0x18c>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	429a      	cmp	r2, r3
 8006924:	d86a      	bhi.n	80069fc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006926:	4b44      	ldr	r3, [pc, #272]	@ (8006a38 <pvPortMalloc+0x190>)
 8006928:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800692a:	4b43      	ldr	r3, [pc, #268]	@ (8006a38 <pvPortMalloc+0x190>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006930:	e004      	b.n	800693c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006934:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800693c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	429a      	cmp	r2, r3
 8006944:	d903      	bls.n	800694e <pvPortMalloc+0xa6>
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1f1      	bne.n	8006932 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800694e:	4b37      	ldr	r3, [pc, #220]	@ (8006a2c <pvPortMalloc+0x184>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006954:	429a      	cmp	r2, r3
 8006956:	d051      	beq.n	80069fc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2208      	movs	r2, #8
 800695e:	4413      	add	r3, r2
 8006960:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	6a3b      	ldr	r3, [r7, #32]
 8006968:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	685a      	ldr	r2, [r3, #4]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	1ad2      	subs	r2, r2, r3
 8006972:	2308      	movs	r3, #8
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	429a      	cmp	r2, r3
 8006978:	d920      	bls.n	80069bc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800697a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4413      	add	r3, r2
 8006980:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00b      	beq.n	80069a4 <pvPortMalloc+0xfc>
	__asm volatile
 800698c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006990:	f383 8811 	msr	BASEPRI, r3
 8006994:	f3bf 8f6f 	isb	sy
 8006998:	f3bf 8f4f 	dsb	sy
 800699c:	613b      	str	r3, [r7, #16]
}
 800699e:	bf00      	nop
 80069a0:	bf00      	nop
 80069a2:	e7fd      	b.n	80069a0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80069a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	1ad2      	subs	r2, r2, r3
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80069b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069b6:	69b8      	ldr	r0, [r7, #24]
 80069b8:	f000 f90a 	bl	8006bd0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80069bc:	4b1d      	ldr	r3, [pc, #116]	@ (8006a34 <pvPortMalloc+0x18c>)
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	4a1b      	ldr	r2, [pc, #108]	@ (8006a34 <pvPortMalloc+0x18c>)
 80069c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80069ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006a34 <pvPortMalloc+0x18c>)
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	4b1b      	ldr	r3, [pc, #108]	@ (8006a3c <pvPortMalloc+0x194>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d203      	bcs.n	80069de <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80069d6:	4b17      	ldr	r3, [pc, #92]	@ (8006a34 <pvPortMalloc+0x18c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a18      	ldr	r2, [pc, #96]	@ (8006a3c <pvPortMalloc+0x194>)
 80069dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80069de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e0:	685a      	ldr	r2, [r3, #4]
 80069e2:	4b13      	ldr	r3, [pc, #76]	@ (8006a30 <pvPortMalloc+0x188>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	431a      	orrs	r2, r3
 80069e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ee:	2200      	movs	r2, #0
 80069f0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80069f2:	4b13      	ldr	r3, [pc, #76]	@ (8006a40 <pvPortMalloc+0x198>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3301      	adds	r3, #1
 80069f8:	4a11      	ldr	r2, [pc, #68]	@ (8006a40 <pvPortMalloc+0x198>)
 80069fa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80069fc:	f7ff fa68 	bl	8005ed0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	f003 0307 	and.w	r3, r3, #7
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00b      	beq.n	8006a22 <pvPortMalloc+0x17a>
	__asm volatile
 8006a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	60fb      	str	r3, [r7, #12]
}
 8006a1c:	bf00      	nop
 8006a1e:	bf00      	nop
 8006a20:	e7fd      	b.n	8006a1e <pvPortMalloc+0x176>
	return pvReturn;
 8006a22:	69fb      	ldr	r3, [r7, #28]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3728      	adds	r7, #40	@ 0x28
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	20000fec 	.word	0x20000fec
 8006a30:	20001000 	.word	0x20001000
 8006a34:	20000ff0 	.word	0x20000ff0
 8006a38:	20000fe4 	.word	0x20000fe4
 8006a3c:	20000ff4 	.word	0x20000ff4
 8006a40:	20000ff8 	.word	0x20000ff8

08006a44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d04f      	beq.n	8006af6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a56:	2308      	movs	r3, #8
 8006a58:	425b      	negs	r3, r3
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	4b25      	ldr	r3, [pc, #148]	@ (8006b00 <vPortFree+0xbc>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d10b      	bne.n	8006a8a <vPortFree+0x46>
	__asm volatile
 8006a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a76:	f383 8811 	msr	BASEPRI, r3
 8006a7a:	f3bf 8f6f 	isb	sy
 8006a7e:	f3bf 8f4f 	dsb	sy
 8006a82:	60fb      	str	r3, [r7, #12]
}
 8006a84:	bf00      	nop
 8006a86:	bf00      	nop
 8006a88:	e7fd      	b.n	8006a86 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00b      	beq.n	8006aaa <vPortFree+0x66>
	__asm volatile
 8006a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	60bb      	str	r3, [r7, #8]
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop
 8006aa8:	e7fd      	b.n	8006aa6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	4b14      	ldr	r3, [pc, #80]	@ (8006b00 <vPortFree+0xbc>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d01e      	beq.n	8006af6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d11a      	bne.n	8006af6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	4b0e      	ldr	r3, [pc, #56]	@ (8006b00 <vPortFree+0xbc>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	43db      	mvns	r3, r3
 8006aca:	401a      	ands	r2, r3
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ad0:	f7ff f9f0 	bl	8005eb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8006b04 <vPortFree+0xc0>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4413      	add	r3, r2
 8006ade:	4a09      	ldr	r2, [pc, #36]	@ (8006b04 <vPortFree+0xc0>)
 8006ae0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ae2:	6938      	ldr	r0, [r7, #16]
 8006ae4:	f000 f874 	bl	8006bd0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ae8:	4b07      	ldr	r3, [pc, #28]	@ (8006b08 <vPortFree+0xc4>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	3301      	adds	r3, #1
 8006aee:	4a06      	ldr	r2, [pc, #24]	@ (8006b08 <vPortFree+0xc4>)
 8006af0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006af2:	f7ff f9ed 	bl	8005ed0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006af6:	bf00      	nop
 8006af8:	3718      	adds	r7, #24
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	20001000 	.word	0x20001000
 8006b04:	20000ff0 	.word	0x20000ff0
 8006b08:	20000ffc 	.word	0x20000ffc

08006b0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b12:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006b16:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006b18:	4b27      	ldr	r3, [pc, #156]	@ (8006bb8 <prvHeapInit+0xac>)
 8006b1a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f003 0307 	and.w	r3, r3, #7
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00c      	beq.n	8006b40 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	3307      	adds	r3, #7
 8006b2a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0307 	bic.w	r3, r3, #7
 8006b32:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	4a1f      	ldr	r2, [pc, #124]	@ (8006bb8 <prvHeapInit+0xac>)
 8006b3c:	4413      	add	r3, r2
 8006b3e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b44:	4a1d      	ldr	r2, [pc, #116]	@ (8006bbc <prvHeapInit+0xb0>)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8006bbc <prvHeapInit+0xb0>)
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	4413      	add	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b58:	2208      	movs	r2, #8
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	1a9b      	subs	r3, r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0307 	bic.w	r3, r3, #7
 8006b66:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4a15      	ldr	r2, [pc, #84]	@ (8006bc0 <prvHeapInit+0xb4>)
 8006b6c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b6e:	4b14      	ldr	r3, [pc, #80]	@ (8006bc0 <prvHeapInit+0xb4>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2200      	movs	r2, #0
 8006b74:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b76:	4b12      	ldr	r3, [pc, #72]	@ (8006bc0 <prvHeapInit+0xb4>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	1ad2      	subs	r2, r2, r3
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc0 <prvHeapInit+0xb4>)
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	4a0a      	ldr	r2, [pc, #40]	@ (8006bc4 <prvHeapInit+0xb8>)
 8006b9a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	4a09      	ldr	r2, [pc, #36]	@ (8006bc8 <prvHeapInit+0xbc>)
 8006ba2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ba4:	4b09      	ldr	r3, [pc, #36]	@ (8006bcc <prvHeapInit+0xc0>)
 8006ba6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006baa:	601a      	str	r2, [r3, #0]
}
 8006bac:	bf00      	nop
 8006bae:	3714      	adds	r7, #20
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr
 8006bb8:	200003e4 	.word	0x200003e4
 8006bbc:	20000fe4 	.word	0x20000fe4
 8006bc0:	20000fec 	.word	0x20000fec
 8006bc4:	20000ff4 	.word	0x20000ff4
 8006bc8:	20000ff0 	.word	0x20000ff0
 8006bcc:	20001000 	.word	0x20001000

08006bd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b085      	sub	sp, #20
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006bd8:	4b28      	ldr	r3, [pc, #160]	@ (8006c7c <prvInsertBlockIntoFreeList+0xac>)
 8006bda:	60fb      	str	r3, [r7, #12]
 8006bdc:	e002      	b.n	8006be4 <prvInsertBlockIntoFreeList+0x14>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d8f7      	bhi.n	8006bde <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	68ba      	ldr	r2, [r7, #8]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d108      	bne.n	8006c12 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	685a      	ldr	r2, [r3, #4]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	441a      	add	r2, r3
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	68ba      	ldr	r2, [r7, #8]
 8006c1c:	441a      	add	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d118      	bne.n	8006c58 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	4b15      	ldr	r3, [pc, #84]	@ (8006c80 <prvInsertBlockIntoFreeList+0xb0>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d00d      	beq.n	8006c4e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685a      	ldr	r2, [r3, #4]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	441a      	add	r2, r3
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	601a      	str	r2, [r3, #0]
 8006c4c:	e008      	b.n	8006c60 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c80 <prvInsertBlockIntoFreeList+0xb0>)
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	601a      	str	r2, [r3, #0]
 8006c56:	e003      	b.n	8006c60 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d002      	beq.n	8006c6e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c6e:	bf00      	nop
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	20000fe4 	.word	0x20000fe4
 8006c80:	20000fec 	.word	0x20000fec

08006c84 <memset>:
 8006c84:	4402      	add	r2, r0
 8006c86:	4603      	mov	r3, r0
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d100      	bne.n	8006c8e <memset+0xa>
 8006c8c:	4770      	bx	lr
 8006c8e:	f803 1b01 	strb.w	r1, [r3], #1
 8006c92:	e7f9      	b.n	8006c88 <memset+0x4>

08006c94 <_reclaim_reent>:
 8006c94:	4b2d      	ldr	r3, [pc, #180]	@ (8006d4c <_reclaim_reent+0xb8>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4283      	cmp	r3, r0
 8006c9a:	b570      	push	{r4, r5, r6, lr}
 8006c9c:	4604      	mov	r4, r0
 8006c9e:	d053      	beq.n	8006d48 <_reclaim_reent+0xb4>
 8006ca0:	69c3      	ldr	r3, [r0, #28]
 8006ca2:	b31b      	cbz	r3, 8006cec <_reclaim_reent+0x58>
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	b163      	cbz	r3, 8006cc2 <_reclaim_reent+0x2e>
 8006ca8:	2500      	movs	r5, #0
 8006caa:	69e3      	ldr	r3, [r4, #28]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	5959      	ldr	r1, [r3, r5]
 8006cb0:	b9b1      	cbnz	r1, 8006ce0 <_reclaim_reent+0x4c>
 8006cb2:	3504      	adds	r5, #4
 8006cb4:	2d80      	cmp	r5, #128	@ 0x80
 8006cb6:	d1f8      	bne.n	8006caa <_reclaim_reent+0x16>
 8006cb8:	69e3      	ldr	r3, [r4, #28]
 8006cba:	4620      	mov	r0, r4
 8006cbc:	68d9      	ldr	r1, [r3, #12]
 8006cbe:	f000 f873 	bl	8006da8 <_free_r>
 8006cc2:	69e3      	ldr	r3, [r4, #28]
 8006cc4:	6819      	ldr	r1, [r3, #0]
 8006cc6:	b111      	cbz	r1, 8006cce <_reclaim_reent+0x3a>
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f000 f86d 	bl	8006da8 <_free_r>
 8006cce:	69e3      	ldr	r3, [r4, #28]
 8006cd0:	689d      	ldr	r5, [r3, #8]
 8006cd2:	b15d      	cbz	r5, 8006cec <_reclaim_reent+0x58>
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	682d      	ldr	r5, [r5, #0]
 8006cda:	f000 f865 	bl	8006da8 <_free_r>
 8006cde:	e7f8      	b.n	8006cd2 <_reclaim_reent+0x3e>
 8006ce0:	680e      	ldr	r6, [r1, #0]
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f000 f860 	bl	8006da8 <_free_r>
 8006ce8:	4631      	mov	r1, r6
 8006cea:	e7e1      	b.n	8006cb0 <_reclaim_reent+0x1c>
 8006cec:	6961      	ldr	r1, [r4, #20]
 8006cee:	b111      	cbz	r1, 8006cf6 <_reclaim_reent+0x62>
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f000 f859 	bl	8006da8 <_free_r>
 8006cf6:	69e1      	ldr	r1, [r4, #28]
 8006cf8:	b111      	cbz	r1, 8006d00 <_reclaim_reent+0x6c>
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	f000 f854 	bl	8006da8 <_free_r>
 8006d00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006d02:	b111      	cbz	r1, 8006d0a <_reclaim_reent+0x76>
 8006d04:	4620      	mov	r0, r4
 8006d06:	f000 f84f 	bl	8006da8 <_free_r>
 8006d0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d0c:	b111      	cbz	r1, 8006d14 <_reclaim_reent+0x80>
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f000 f84a 	bl	8006da8 <_free_r>
 8006d14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006d16:	b111      	cbz	r1, 8006d1e <_reclaim_reent+0x8a>
 8006d18:	4620      	mov	r0, r4
 8006d1a:	f000 f845 	bl	8006da8 <_free_r>
 8006d1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006d20:	b111      	cbz	r1, 8006d28 <_reclaim_reent+0x94>
 8006d22:	4620      	mov	r0, r4
 8006d24:	f000 f840 	bl	8006da8 <_free_r>
 8006d28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006d2a:	b111      	cbz	r1, 8006d32 <_reclaim_reent+0x9e>
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	f000 f83b 	bl	8006da8 <_free_r>
 8006d32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006d34:	b111      	cbz	r1, 8006d3c <_reclaim_reent+0xa8>
 8006d36:	4620      	mov	r0, r4
 8006d38:	f000 f836 	bl	8006da8 <_free_r>
 8006d3c:	6a23      	ldr	r3, [r4, #32]
 8006d3e:	b11b      	cbz	r3, 8006d48 <_reclaim_reent+0xb4>
 8006d40:	4620      	mov	r0, r4
 8006d42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006d46:	4718      	bx	r3
 8006d48:	bd70      	pop	{r4, r5, r6, pc}
 8006d4a:	bf00      	nop
 8006d4c:	20000010 	.word	0x20000010

08006d50 <__errno>:
 8006d50:	4b01      	ldr	r3, [pc, #4]	@ (8006d58 <__errno+0x8>)
 8006d52:	6818      	ldr	r0, [r3, #0]
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	20000010 	.word	0x20000010

08006d5c <__libc_init_array>:
 8006d5c:	b570      	push	{r4, r5, r6, lr}
 8006d5e:	4d0d      	ldr	r5, [pc, #52]	@ (8006d94 <__libc_init_array+0x38>)
 8006d60:	4c0d      	ldr	r4, [pc, #52]	@ (8006d98 <__libc_init_array+0x3c>)
 8006d62:	1b64      	subs	r4, r4, r5
 8006d64:	10a4      	asrs	r4, r4, #2
 8006d66:	2600      	movs	r6, #0
 8006d68:	42a6      	cmp	r6, r4
 8006d6a:	d109      	bne.n	8006d80 <__libc_init_array+0x24>
 8006d6c:	4d0b      	ldr	r5, [pc, #44]	@ (8006d9c <__libc_init_array+0x40>)
 8006d6e:	4c0c      	ldr	r4, [pc, #48]	@ (8006da0 <__libc_init_array+0x44>)
 8006d70:	f001 fdce 	bl	8008910 <_init>
 8006d74:	1b64      	subs	r4, r4, r5
 8006d76:	10a4      	asrs	r4, r4, #2
 8006d78:	2600      	movs	r6, #0
 8006d7a:	42a6      	cmp	r6, r4
 8006d7c:	d105      	bne.n	8006d8a <__libc_init_array+0x2e>
 8006d7e:	bd70      	pop	{r4, r5, r6, pc}
 8006d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d84:	4798      	blx	r3
 8006d86:	3601      	adds	r6, #1
 8006d88:	e7ee      	b.n	8006d68 <__libc_init_array+0xc>
 8006d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d8e:	4798      	blx	r3
 8006d90:	3601      	adds	r6, #1
 8006d92:	e7f2      	b.n	8006d7a <__libc_init_array+0x1e>
 8006d94:	08008b70 	.word	0x08008b70
 8006d98:	08008b70 	.word	0x08008b70
 8006d9c:	08008b70 	.word	0x08008b70
 8006da0:	08008b74 	.word	0x08008b74

08006da4 <__retarget_lock_acquire_recursive>:
 8006da4:	4770      	bx	lr

08006da6 <__retarget_lock_release_recursive>:
 8006da6:	4770      	bx	lr

08006da8 <_free_r>:
 8006da8:	b538      	push	{r3, r4, r5, lr}
 8006daa:	4605      	mov	r5, r0
 8006dac:	2900      	cmp	r1, #0
 8006dae:	d041      	beq.n	8006e34 <_free_r+0x8c>
 8006db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006db4:	1f0c      	subs	r4, r1, #4
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	bfb8      	it	lt
 8006dba:	18e4      	addlt	r4, r4, r3
 8006dbc:	f000 f83e 	bl	8006e3c <__malloc_lock>
 8006dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8006e38 <_free_r+0x90>)
 8006dc2:	6813      	ldr	r3, [r2, #0]
 8006dc4:	b933      	cbnz	r3, 8006dd4 <_free_r+0x2c>
 8006dc6:	6063      	str	r3, [r4, #4]
 8006dc8:	6014      	str	r4, [r2, #0]
 8006dca:	4628      	mov	r0, r5
 8006dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dd0:	f000 b83a 	b.w	8006e48 <__malloc_unlock>
 8006dd4:	42a3      	cmp	r3, r4
 8006dd6:	d908      	bls.n	8006dea <_free_r+0x42>
 8006dd8:	6820      	ldr	r0, [r4, #0]
 8006dda:	1821      	adds	r1, r4, r0
 8006ddc:	428b      	cmp	r3, r1
 8006dde:	bf01      	itttt	eq
 8006de0:	6819      	ldreq	r1, [r3, #0]
 8006de2:	685b      	ldreq	r3, [r3, #4]
 8006de4:	1809      	addeq	r1, r1, r0
 8006de6:	6021      	streq	r1, [r4, #0]
 8006de8:	e7ed      	b.n	8006dc6 <_free_r+0x1e>
 8006dea:	461a      	mov	r2, r3
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	b10b      	cbz	r3, 8006df4 <_free_r+0x4c>
 8006df0:	42a3      	cmp	r3, r4
 8006df2:	d9fa      	bls.n	8006dea <_free_r+0x42>
 8006df4:	6811      	ldr	r1, [r2, #0]
 8006df6:	1850      	adds	r0, r2, r1
 8006df8:	42a0      	cmp	r0, r4
 8006dfa:	d10b      	bne.n	8006e14 <_free_r+0x6c>
 8006dfc:	6820      	ldr	r0, [r4, #0]
 8006dfe:	4401      	add	r1, r0
 8006e00:	1850      	adds	r0, r2, r1
 8006e02:	4283      	cmp	r3, r0
 8006e04:	6011      	str	r1, [r2, #0]
 8006e06:	d1e0      	bne.n	8006dca <_free_r+0x22>
 8006e08:	6818      	ldr	r0, [r3, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	6053      	str	r3, [r2, #4]
 8006e0e:	4408      	add	r0, r1
 8006e10:	6010      	str	r0, [r2, #0]
 8006e12:	e7da      	b.n	8006dca <_free_r+0x22>
 8006e14:	d902      	bls.n	8006e1c <_free_r+0x74>
 8006e16:	230c      	movs	r3, #12
 8006e18:	602b      	str	r3, [r5, #0]
 8006e1a:	e7d6      	b.n	8006dca <_free_r+0x22>
 8006e1c:	6820      	ldr	r0, [r4, #0]
 8006e1e:	1821      	adds	r1, r4, r0
 8006e20:	428b      	cmp	r3, r1
 8006e22:	bf04      	itt	eq
 8006e24:	6819      	ldreq	r1, [r3, #0]
 8006e26:	685b      	ldreq	r3, [r3, #4]
 8006e28:	6063      	str	r3, [r4, #4]
 8006e2a:	bf04      	itt	eq
 8006e2c:	1809      	addeq	r1, r1, r0
 8006e2e:	6021      	streq	r1, [r4, #0]
 8006e30:	6054      	str	r4, [r2, #4]
 8006e32:	e7ca      	b.n	8006dca <_free_r+0x22>
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
 8006e36:	bf00      	nop
 8006e38:	20001140 	.word	0x20001140

08006e3c <__malloc_lock>:
 8006e3c:	4801      	ldr	r0, [pc, #4]	@ (8006e44 <__malloc_lock+0x8>)
 8006e3e:	f7ff bfb1 	b.w	8006da4 <__retarget_lock_acquire_recursive>
 8006e42:	bf00      	nop
 8006e44:	2000113c 	.word	0x2000113c

08006e48 <__malloc_unlock>:
 8006e48:	4801      	ldr	r0, [pc, #4]	@ (8006e50 <__malloc_unlock+0x8>)
 8006e4a:	f7ff bfac 	b.w	8006da6 <__retarget_lock_release_recursive>
 8006e4e:	bf00      	nop
 8006e50:	2000113c 	.word	0x2000113c
 8006e54:	00000000 	.word	0x00000000

08006e58 <sinh>:
 8006e58:	b508      	push	{r3, lr}
 8006e5a:	ed2d 8b04 	vpush	{d8-d9}
 8006e5e:	eeb0 9a40 	vmov.f32	s18, s0
 8006e62:	eef0 9a60 	vmov.f32	s19, s1
 8006e66:	f000 fc63 	bl	8007730 <__ieee754_sinh>
 8006e6a:	eeb0 8a40 	vmov.f32	s16, s0
 8006e6e:	eef0 8a60 	vmov.f32	s17, s1
 8006e72:	f000 f8d1 	bl	8007018 <finite>
 8006e76:	b998      	cbnz	r0, 8006ea0 <sinh+0x48>
 8006e78:	eeb0 0a49 	vmov.f32	s0, s18
 8006e7c:	eef0 0a69 	vmov.f32	s1, s19
 8006e80:	f000 f8ca 	bl	8007018 <finite>
 8006e84:	b160      	cbz	r0, 8006ea0 <sinh+0x48>
 8006e86:	f7ff ff63 	bl	8006d50 <__errno>
 8006e8a:	2322      	movs	r3, #34	@ 0x22
 8006e8c:	6003      	str	r3, [r0, #0]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	ec51 0b19 	vmov	r0, r1, d9
 8006e94:	2300      	movs	r3, #0
 8006e96:	f7f9 fe0f 	bl	8000ab8 <__aeabi_dcmpgt>
 8006e9a:	b140      	cbz	r0, 8006eae <sinh+0x56>
 8006e9c:	ed9f 8b06 	vldr	d8, [pc, #24]	@ 8006eb8 <sinh+0x60>
 8006ea0:	eeb0 0a48 	vmov.f32	s0, s16
 8006ea4:	eef0 0a68 	vmov.f32	s1, s17
 8006ea8:	ecbd 8b04 	vpop	{d8-d9}
 8006eac:	bd08      	pop	{r3, pc}
 8006eae:	ed9f 8b04 	vldr	d8, [pc, #16]	@ 8006ec0 <sinh+0x68>
 8006eb2:	e7f5      	b.n	8006ea0 <sinh+0x48>
 8006eb4:	f3af 8000 	nop.w
 8006eb8:	00000000 	.word	0x00000000
 8006ebc:	7ff00000 	.word	0x7ff00000
 8006ec0:	00000000 	.word	0x00000000
 8006ec4:	fff00000 	.word	0xfff00000

08006ec8 <cos>:
 8006ec8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006eca:	ec53 2b10 	vmov	r2, r3, d0
 8006ece:	4826      	ldr	r0, [pc, #152]	@ (8006f68 <cos+0xa0>)
 8006ed0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006ed4:	4281      	cmp	r1, r0
 8006ed6:	d806      	bhi.n	8006ee6 <cos+0x1e>
 8006ed8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8006f60 <cos+0x98>
 8006edc:	b005      	add	sp, #20
 8006ede:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ee2:	f000 b8a5 	b.w	8007030 <__kernel_cos>
 8006ee6:	4821      	ldr	r0, [pc, #132]	@ (8006f6c <cos+0xa4>)
 8006ee8:	4281      	cmp	r1, r0
 8006eea:	d908      	bls.n	8006efe <cos+0x36>
 8006eec:	4610      	mov	r0, r2
 8006eee:	4619      	mov	r1, r3
 8006ef0:	f7f9 f99a 	bl	8000228 <__aeabi_dsub>
 8006ef4:	ec41 0b10 	vmov	d0, r0, r1
 8006ef8:	b005      	add	sp, #20
 8006efa:	f85d fb04 	ldr.w	pc, [sp], #4
 8006efe:	4668      	mov	r0, sp
 8006f00:	f000 fa1a 	bl	8007338 <__ieee754_rem_pio2>
 8006f04:	f000 0003 	and.w	r0, r0, #3
 8006f08:	2801      	cmp	r0, #1
 8006f0a:	d00b      	beq.n	8006f24 <cos+0x5c>
 8006f0c:	2802      	cmp	r0, #2
 8006f0e:	d015      	beq.n	8006f3c <cos+0x74>
 8006f10:	b9d8      	cbnz	r0, 8006f4a <cos+0x82>
 8006f12:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f16:	ed9d 0b00 	vldr	d0, [sp]
 8006f1a:	f000 f889 	bl	8007030 <__kernel_cos>
 8006f1e:	ec51 0b10 	vmov	r0, r1, d0
 8006f22:	e7e7      	b.n	8006ef4 <cos+0x2c>
 8006f24:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f28:	ed9d 0b00 	vldr	d0, [sp]
 8006f2c:	f000 f948 	bl	80071c0 <__kernel_sin>
 8006f30:	ec53 2b10 	vmov	r2, r3, d0
 8006f34:	4610      	mov	r0, r2
 8006f36:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8006f3a:	e7db      	b.n	8006ef4 <cos+0x2c>
 8006f3c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f40:	ed9d 0b00 	vldr	d0, [sp]
 8006f44:	f000 f874 	bl	8007030 <__kernel_cos>
 8006f48:	e7f2      	b.n	8006f30 <cos+0x68>
 8006f4a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006f4e:	ed9d 0b00 	vldr	d0, [sp]
 8006f52:	2001      	movs	r0, #1
 8006f54:	f000 f934 	bl	80071c0 <__kernel_sin>
 8006f58:	e7e1      	b.n	8006f1e <cos+0x56>
 8006f5a:	bf00      	nop
 8006f5c:	f3af 8000 	nop.w
	...
 8006f68:	3fe921fb 	.word	0x3fe921fb
 8006f6c:	7fefffff 	.word	0x7fefffff

08006f70 <sin>:
 8006f70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f72:	ec53 2b10 	vmov	r2, r3, d0
 8006f76:	4826      	ldr	r0, [pc, #152]	@ (8007010 <sin+0xa0>)
 8006f78:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006f7c:	4281      	cmp	r1, r0
 8006f7e:	d807      	bhi.n	8006f90 <sin+0x20>
 8006f80:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007008 <sin+0x98>
 8006f84:	2000      	movs	r0, #0
 8006f86:	b005      	add	sp, #20
 8006f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f8c:	f000 b918 	b.w	80071c0 <__kernel_sin>
 8006f90:	4820      	ldr	r0, [pc, #128]	@ (8007014 <sin+0xa4>)
 8006f92:	4281      	cmp	r1, r0
 8006f94:	d908      	bls.n	8006fa8 <sin+0x38>
 8006f96:	4610      	mov	r0, r2
 8006f98:	4619      	mov	r1, r3
 8006f9a:	f7f9 f945 	bl	8000228 <__aeabi_dsub>
 8006f9e:	ec41 0b10 	vmov	d0, r0, r1
 8006fa2:	b005      	add	sp, #20
 8006fa4:	f85d fb04 	ldr.w	pc, [sp], #4
 8006fa8:	4668      	mov	r0, sp
 8006faa:	f000 f9c5 	bl	8007338 <__ieee754_rem_pio2>
 8006fae:	f000 0003 	and.w	r0, r0, #3
 8006fb2:	2801      	cmp	r0, #1
 8006fb4:	d00c      	beq.n	8006fd0 <sin+0x60>
 8006fb6:	2802      	cmp	r0, #2
 8006fb8:	d011      	beq.n	8006fde <sin+0x6e>
 8006fba:	b9e8      	cbnz	r0, 8006ff8 <sin+0x88>
 8006fbc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006fc0:	ed9d 0b00 	vldr	d0, [sp]
 8006fc4:	2001      	movs	r0, #1
 8006fc6:	f000 f8fb 	bl	80071c0 <__kernel_sin>
 8006fca:	ec51 0b10 	vmov	r0, r1, d0
 8006fce:	e7e6      	b.n	8006f9e <sin+0x2e>
 8006fd0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006fd4:	ed9d 0b00 	vldr	d0, [sp]
 8006fd8:	f000 f82a 	bl	8007030 <__kernel_cos>
 8006fdc:	e7f5      	b.n	8006fca <sin+0x5a>
 8006fde:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006fe2:	ed9d 0b00 	vldr	d0, [sp]
 8006fe6:	2001      	movs	r0, #1
 8006fe8:	f000 f8ea 	bl	80071c0 <__kernel_sin>
 8006fec:	ec53 2b10 	vmov	r2, r3, d0
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8006ff6:	e7d2      	b.n	8006f9e <sin+0x2e>
 8006ff8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006ffc:	ed9d 0b00 	vldr	d0, [sp]
 8007000:	f000 f816 	bl	8007030 <__kernel_cos>
 8007004:	e7f2      	b.n	8006fec <sin+0x7c>
 8007006:	bf00      	nop
	...
 8007010:	3fe921fb 	.word	0x3fe921fb
 8007014:	7fefffff 	.word	0x7fefffff

08007018 <finite>:
 8007018:	b082      	sub	sp, #8
 800701a:	ed8d 0b00 	vstr	d0, [sp]
 800701e:	9801      	ldr	r0, [sp, #4]
 8007020:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8007024:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8007028:	0fc0      	lsrs	r0, r0, #31
 800702a:	b002      	add	sp, #8
 800702c:	4770      	bx	lr
	...

08007030 <__kernel_cos>:
 8007030:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007034:	ec57 6b10 	vmov	r6, r7, d0
 8007038:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800703c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007040:	ed8d 1b00 	vstr	d1, [sp]
 8007044:	d206      	bcs.n	8007054 <__kernel_cos+0x24>
 8007046:	4630      	mov	r0, r6
 8007048:	4639      	mov	r1, r7
 800704a:	f7f9 fd3f 	bl	8000acc <__aeabi_d2iz>
 800704e:	2800      	cmp	r0, #0
 8007050:	f000 8088 	beq.w	8007164 <__kernel_cos+0x134>
 8007054:	4632      	mov	r2, r6
 8007056:	463b      	mov	r3, r7
 8007058:	4630      	mov	r0, r6
 800705a:	4639      	mov	r1, r7
 800705c:	f7f9 fa9c 	bl	8000598 <__aeabi_dmul>
 8007060:	4b51      	ldr	r3, [pc, #324]	@ (80071a8 <__kernel_cos+0x178>)
 8007062:	2200      	movs	r2, #0
 8007064:	4604      	mov	r4, r0
 8007066:	460d      	mov	r5, r1
 8007068:	f7f9 fa96 	bl	8000598 <__aeabi_dmul>
 800706c:	a340      	add	r3, pc, #256	@ (adr r3, 8007170 <__kernel_cos+0x140>)
 800706e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007072:	4682      	mov	sl, r0
 8007074:	468b      	mov	fp, r1
 8007076:	4620      	mov	r0, r4
 8007078:	4629      	mov	r1, r5
 800707a:	f7f9 fa8d 	bl	8000598 <__aeabi_dmul>
 800707e:	a33e      	add	r3, pc, #248	@ (adr r3, 8007178 <__kernel_cos+0x148>)
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f7f9 f8d2 	bl	800022c <__adddf3>
 8007088:	4622      	mov	r2, r4
 800708a:	462b      	mov	r3, r5
 800708c:	f7f9 fa84 	bl	8000598 <__aeabi_dmul>
 8007090:	a33b      	add	r3, pc, #236	@ (adr r3, 8007180 <__kernel_cos+0x150>)
 8007092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007096:	f7f9 f8c7 	bl	8000228 <__aeabi_dsub>
 800709a:	4622      	mov	r2, r4
 800709c:	462b      	mov	r3, r5
 800709e:	f7f9 fa7b 	bl	8000598 <__aeabi_dmul>
 80070a2:	a339      	add	r3, pc, #228	@ (adr r3, 8007188 <__kernel_cos+0x158>)
 80070a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a8:	f7f9 f8c0 	bl	800022c <__adddf3>
 80070ac:	4622      	mov	r2, r4
 80070ae:	462b      	mov	r3, r5
 80070b0:	f7f9 fa72 	bl	8000598 <__aeabi_dmul>
 80070b4:	a336      	add	r3, pc, #216	@ (adr r3, 8007190 <__kernel_cos+0x160>)
 80070b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ba:	f7f9 f8b5 	bl	8000228 <__aeabi_dsub>
 80070be:	4622      	mov	r2, r4
 80070c0:	462b      	mov	r3, r5
 80070c2:	f7f9 fa69 	bl	8000598 <__aeabi_dmul>
 80070c6:	a334      	add	r3, pc, #208	@ (adr r3, 8007198 <__kernel_cos+0x168>)
 80070c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070cc:	f7f9 f8ae 	bl	800022c <__adddf3>
 80070d0:	4622      	mov	r2, r4
 80070d2:	462b      	mov	r3, r5
 80070d4:	f7f9 fa60 	bl	8000598 <__aeabi_dmul>
 80070d8:	4622      	mov	r2, r4
 80070da:	462b      	mov	r3, r5
 80070dc:	f7f9 fa5c 	bl	8000598 <__aeabi_dmul>
 80070e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070e4:	4604      	mov	r4, r0
 80070e6:	460d      	mov	r5, r1
 80070e8:	4630      	mov	r0, r6
 80070ea:	4639      	mov	r1, r7
 80070ec:	f7f9 fa54 	bl	8000598 <__aeabi_dmul>
 80070f0:	460b      	mov	r3, r1
 80070f2:	4602      	mov	r2, r0
 80070f4:	4629      	mov	r1, r5
 80070f6:	4620      	mov	r0, r4
 80070f8:	f7f9 f896 	bl	8000228 <__aeabi_dsub>
 80070fc:	4b2b      	ldr	r3, [pc, #172]	@ (80071ac <__kernel_cos+0x17c>)
 80070fe:	4598      	cmp	r8, r3
 8007100:	4606      	mov	r6, r0
 8007102:	460f      	mov	r7, r1
 8007104:	d810      	bhi.n	8007128 <__kernel_cos+0xf8>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	4650      	mov	r0, sl
 800710c:	4659      	mov	r1, fp
 800710e:	f7f9 f88b 	bl	8000228 <__aeabi_dsub>
 8007112:	460b      	mov	r3, r1
 8007114:	4926      	ldr	r1, [pc, #152]	@ (80071b0 <__kernel_cos+0x180>)
 8007116:	4602      	mov	r2, r0
 8007118:	2000      	movs	r0, #0
 800711a:	f7f9 f885 	bl	8000228 <__aeabi_dsub>
 800711e:	ec41 0b10 	vmov	d0, r0, r1
 8007122:	b003      	add	sp, #12
 8007124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007128:	4b22      	ldr	r3, [pc, #136]	@ (80071b4 <__kernel_cos+0x184>)
 800712a:	4921      	ldr	r1, [pc, #132]	@ (80071b0 <__kernel_cos+0x180>)
 800712c:	4598      	cmp	r8, r3
 800712e:	bf8c      	ite	hi
 8007130:	4d21      	ldrhi	r5, [pc, #132]	@ (80071b8 <__kernel_cos+0x188>)
 8007132:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8007136:	2400      	movs	r4, #0
 8007138:	4622      	mov	r2, r4
 800713a:	462b      	mov	r3, r5
 800713c:	2000      	movs	r0, #0
 800713e:	f7f9 f873 	bl	8000228 <__aeabi_dsub>
 8007142:	4622      	mov	r2, r4
 8007144:	4680      	mov	r8, r0
 8007146:	4689      	mov	r9, r1
 8007148:	462b      	mov	r3, r5
 800714a:	4650      	mov	r0, sl
 800714c:	4659      	mov	r1, fp
 800714e:	f7f9 f86b 	bl	8000228 <__aeabi_dsub>
 8007152:	4632      	mov	r2, r6
 8007154:	463b      	mov	r3, r7
 8007156:	f7f9 f867 	bl	8000228 <__aeabi_dsub>
 800715a:	4602      	mov	r2, r0
 800715c:	460b      	mov	r3, r1
 800715e:	4640      	mov	r0, r8
 8007160:	4649      	mov	r1, r9
 8007162:	e7da      	b.n	800711a <__kernel_cos+0xea>
 8007164:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80071a0 <__kernel_cos+0x170>
 8007168:	e7db      	b.n	8007122 <__kernel_cos+0xf2>
 800716a:	bf00      	nop
 800716c:	f3af 8000 	nop.w
 8007170:	be8838d4 	.word	0xbe8838d4
 8007174:	bda8fae9 	.word	0xbda8fae9
 8007178:	bdb4b1c4 	.word	0xbdb4b1c4
 800717c:	3e21ee9e 	.word	0x3e21ee9e
 8007180:	809c52ad 	.word	0x809c52ad
 8007184:	3e927e4f 	.word	0x3e927e4f
 8007188:	19cb1590 	.word	0x19cb1590
 800718c:	3efa01a0 	.word	0x3efa01a0
 8007190:	16c15177 	.word	0x16c15177
 8007194:	3f56c16c 	.word	0x3f56c16c
 8007198:	5555554c 	.word	0x5555554c
 800719c:	3fa55555 	.word	0x3fa55555
 80071a0:	00000000 	.word	0x00000000
 80071a4:	3ff00000 	.word	0x3ff00000
 80071a8:	3fe00000 	.word	0x3fe00000
 80071ac:	3fd33332 	.word	0x3fd33332
 80071b0:	3ff00000 	.word	0x3ff00000
 80071b4:	3fe90000 	.word	0x3fe90000
 80071b8:	3fd20000 	.word	0x3fd20000
 80071bc:	00000000 	.word	0x00000000

080071c0 <__kernel_sin>:
 80071c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c4:	ec55 4b10 	vmov	r4, r5, d0
 80071c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80071cc:	b085      	sub	sp, #20
 80071ce:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80071d2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80071d6:	4680      	mov	r8, r0
 80071d8:	d205      	bcs.n	80071e6 <__kernel_sin+0x26>
 80071da:	4620      	mov	r0, r4
 80071dc:	4629      	mov	r1, r5
 80071de:	f7f9 fc75 	bl	8000acc <__aeabi_d2iz>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	d052      	beq.n	800728c <__kernel_sin+0xcc>
 80071e6:	4622      	mov	r2, r4
 80071e8:	462b      	mov	r3, r5
 80071ea:	4620      	mov	r0, r4
 80071ec:	4629      	mov	r1, r5
 80071ee:	f7f9 f9d3 	bl	8000598 <__aeabi_dmul>
 80071f2:	4682      	mov	sl, r0
 80071f4:	468b      	mov	fp, r1
 80071f6:	4602      	mov	r2, r0
 80071f8:	460b      	mov	r3, r1
 80071fa:	4620      	mov	r0, r4
 80071fc:	4629      	mov	r1, r5
 80071fe:	f7f9 f9cb 	bl	8000598 <__aeabi_dmul>
 8007202:	a342      	add	r3, pc, #264	@ (adr r3, 800730c <__kernel_sin+0x14c>)
 8007204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007208:	e9cd 0100 	strd	r0, r1, [sp]
 800720c:	4650      	mov	r0, sl
 800720e:	4659      	mov	r1, fp
 8007210:	f7f9 f9c2 	bl	8000598 <__aeabi_dmul>
 8007214:	a33f      	add	r3, pc, #252	@ (adr r3, 8007314 <__kernel_sin+0x154>)
 8007216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721a:	f7f9 f805 	bl	8000228 <__aeabi_dsub>
 800721e:	4652      	mov	r2, sl
 8007220:	465b      	mov	r3, fp
 8007222:	f7f9 f9b9 	bl	8000598 <__aeabi_dmul>
 8007226:	a33d      	add	r3, pc, #244	@ (adr r3, 800731c <__kernel_sin+0x15c>)
 8007228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722c:	f7f8 fffe 	bl	800022c <__adddf3>
 8007230:	4652      	mov	r2, sl
 8007232:	465b      	mov	r3, fp
 8007234:	f7f9 f9b0 	bl	8000598 <__aeabi_dmul>
 8007238:	a33a      	add	r3, pc, #232	@ (adr r3, 8007324 <__kernel_sin+0x164>)
 800723a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723e:	f7f8 fff3 	bl	8000228 <__aeabi_dsub>
 8007242:	4652      	mov	r2, sl
 8007244:	465b      	mov	r3, fp
 8007246:	f7f9 f9a7 	bl	8000598 <__aeabi_dmul>
 800724a:	a338      	add	r3, pc, #224	@ (adr r3, 800732c <__kernel_sin+0x16c>)
 800724c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007250:	f7f8 ffec 	bl	800022c <__adddf3>
 8007254:	4606      	mov	r6, r0
 8007256:	460f      	mov	r7, r1
 8007258:	f1b8 0f00 	cmp.w	r8, #0
 800725c:	d11b      	bne.n	8007296 <__kernel_sin+0xd6>
 800725e:	4602      	mov	r2, r0
 8007260:	460b      	mov	r3, r1
 8007262:	4650      	mov	r0, sl
 8007264:	4659      	mov	r1, fp
 8007266:	f7f9 f997 	bl	8000598 <__aeabi_dmul>
 800726a:	a325      	add	r3, pc, #148	@ (adr r3, 8007300 <__kernel_sin+0x140>)
 800726c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007270:	f7f8 ffda 	bl	8000228 <__aeabi_dsub>
 8007274:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007278:	f7f9 f98e 	bl	8000598 <__aeabi_dmul>
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	4620      	mov	r0, r4
 8007282:	4629      	mov	r1, r5
 8007284:	f7f8 ffd2 	bl	800022c <__adddf3>
 8007288:	4604      	mov	r4, r0
 800728a:	460d      	mov	r5, r1
 800728c:	ec45 4b10 	vmov	d0, r4, r5
 8007290:	b005      	add	sp, #20
 8007292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800729a:	4b1b      	ldr	r3, [pc, #108]	@ (8007308 <__kernel_sin+0x148>)
 800729c:	2200      	movs	r2, #0
 800729e:	f7f9 f97b 	bl	8000598 <__aeabi_dmul>
 80072a2:	4632      	mov	r2, r6
 80072a4:	4680      	mov	r8, r0
 80072a6:	4689      	mov	r9, r1
 80072a8:	463b      	mov	r3, r7
 80072aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072ae:	f7f9 f973 	bl	8000598 <__aeabi_dmul>
 80072b2:	4602      	mov	r2, r0
 80072b4:	460b      	mov	r3, r1
 80072b6:	4640      	mov	r0, r8
 80072b8:	4649      	mov	r1, r9
 80072ba:	f7f8 ffb5 	bl	8000228 <__aeabi_dsub>
 80072be:	4652      	mov	r2, sl
 80072c0:	465b      	mov	r3, fp
 80072c2:	f7f9 f969 	bl	8000598 <__aeabi_dmul>
 80072c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072ca:	f7f8 ffad 	bl	8000228 <__aeabi_dsub>
 80072ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8007300 <__kernel_sin+0x140>)
 80072d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d4:	4606      	mov	r6, r0
 80072d6:	460f      	mov	r7, r1
 80072d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072dc:	f7f9 f95c 	bl	8000598 <__aeabi_dmul>
 80072e0:	4602      	mov	r2, r0
 80072e2:	460b      	mov	r3, r1
 80072e4:	4630      	mov	r0, r6
 80072e6:	4639      	mov	r1, r7
 80072e8:	f7f8 ffa0 	bl	800022c <__adddf3>
 80072ec:	4602      	mov	r2, r0
 80072ee:	460b      	mov	r3, r1
 80072f0:	4620      	mov	r0, r4
 80072f2:	4629      	mov	r1, r5
 80072f4:	f7f8 ff98 	bl	8000228 <__aeabi_dsub>
 80072f8:	e7c6      	b.n	8007288 <__kernel_sin+0xc8>
 80072fa:	bf00      	nop
 80072fc:	f3af 8000 	nop.w
 8007300:	55555549 	.word	0x55555549
 8007304:	3fc55555 	.word	0x3fc55555
 8007308:	3fe00000 	.word	0x3fe00000
 800730c:	5acfd57c 	.word	0x5acfd57c
 8007310:	3de5d93a 	.word	0x3de5d93a
 8007314:	8a2b9ceb 	.word	0x8a2b9ceb
 8007318:	3e5ae5e6 	.word	0x3e5ae5e6
 800731c:	57b1fe7d 	.word	0x57b1fe7d
 8007320:	3ec71de3 	.word	0x3ec71de3
 8007324:	19c161d5 	.word	0x19c161d5
 8007328:	3f2a01a0 	.word	0x3f2a01a0
 800732c:	1110f8a6 	.word	0x1110f8a6
 8007330:	3f811111 	.word	0x3f811111
 8007334:	00000000 	.word	0x00000000

08007338 <__ieee754_rem_pio2>:
 8007338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800733c:	ec57 6b10 	vmov	r6, r7, d0
 8007340:	4bc5      	ldr	r3, [pc, #788]	@ (8007658 <__ieee754_rem_pio2+0x320>)
 8007342:	b08d      	sub	sp, #52	@ 0x34
 8007344:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007348:	4598      	cmp	r8, r3
 800734a:	4604      	mov	r4, r0
 800734c:	9704      	str	r7, [sp, #16]
 800734e:	d807      	bhi.n	8007360 <__ieee754_rem_pio2+0x28>
 8007350:	2200      	movs	r2, #0
 8007352:	2300      	movs	r3, #0
 8007354:	ed80 0b00 	vstr	d0, [r0]
 8007358:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800735c:	2500      	movs	r5, #0
 800735e:	e028      	b.n	80073b2 <__ieee754_rem_pio2+0x7a>
 8007360:	4bbe      	ldr	r3, [pc, #760]	@ (800765c <__ieee754_rem_pio2+0x324>)
 8007362:	4598      	cmp	r8, r3
 8007364:	d878      	bhi.n	8007458 <__ieee754_rem_pio2+0x120>
 8007366:	9b04      	ldr	r3, [sp, #16]
 8007368:	4dbd      	ldr	r5, [pc, #756]	@ (8007660 <__ieee754_rem_pio2+0x328>)
 800736a:	2b00      	cmp	r3, #0
 800736c:	4630      	mov	r0, r6
 800736e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8007620 <__ieee754_rem_pio2+0x2e8>)
 8007370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007374:	4639      	mov	r1, r7
 8007376:	dd38      	ble.n	80073ea <__ieee754_rem_pio2+0xb2>
 8007378:	f7f8 ff56 	bl	8000228 <__aeabi_dsub>
 800737c:	45a8      	cmp	r8, r5
 800737e:	4606      	mov	r6, r0
 8007380:	460f      	mov	r7, r1
 8007382:	d01a      	beq.n	80073ba <__ieee754_rem_pio2+0x82>
 8007384:	a3a8      	add	r3, pc, #672	@ (adr r3, 8007628 <__ieee754_rem_pio2+0x2f0>)
 8007386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738a:	f7f8 ff4d 	bl	8000228 <__aeabi_dsub>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	4680      	mov	r8, r0
 8007394:	4689      	mov	r9, r1
 8007396:	4630      	mov	r0, r6
 8007398:	4639      	mov	r1, r7
 800739a:	f7f8 ff45 	bl	8000228 <__aeabi_dsub>
 800739e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8007628 <__ieee754_rem_pio2+0x2f0>)
 80073a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a4:	f7f8 ff40 	bl	8000228 <__aeabi_dsub>
 80073a8:	e9c4 8900 	strd	r8, r9, [r4]
 80073ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80073b0:	2501      	movs	r5, #1
 80073b2:	4628      	mov	r0, r5
 80073b4:	b00d      	add	sp, #52	@ 0x34
 80073b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ba:	a39d      	add	r3, pc, #628	@ (adr r3, 8007630 <__ieee754_rem_pio2+0x2f8>)
 80073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c0:	f7f8 ff32 	bl	8000228 <__aeabi_dsub>
 80073c4:	a39c      	add	r3, pc, #624	@ (adr r3, 8007638 <__ieee754_rem_pio2+0x300>)
 80073c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ca:	4606      	mov	r6, r0
 80073cc:	460f      	mov	r7, r1
 80073ce:	f7f8 ff2b 	bl	8000228 <__aeabi_dsub>
 80073d2:	4602      	mov	r2, r0
 80073d4:	460b      	mov	r3, r1
 80073d6:	4680      	mov	r8, r0
 80073d8:	4689      	mov	r9, r1
 80073da:	4630      	mov	r0, r6
 80073dc:	4639      	mov	r1, r7
 80073de:	f7f8 ff23 	bl	8000228 <__aeabi_dsub>
 80073e2:	a395      	add	r3, pc, #596	@ (adr r3, 8007638 <__ieee754_rem_pio2+0x300>)
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	e7dc      	b.n	80073a4 <__ieee754_rem_pio2+0x6c>
 80073ea:	f7f8 ff1f 	bl	800022c <__adddf3>
 80073ee:	45a8      	cmp	r8, r5
 80073f0:	4606      	mov	r6, r0
 80073f2:	460f      	mov	r7, r1
 80073f4:	d018      	beq.n	8007428 <__ieee754_rem_pio2+0xf0>
 80073f6:	a38c      	add	r3, pc, #560	@ (adr r3, 8007628 <__ieee754_rem_pio2+0x2f0>)
 80073f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fc:	f7f8 ff16 	bl	800022c <__adddf3>
 8007400:	4602      	mov	r2, r0
 8007402:	460b      	mov	r3, r1
 8007404:	4680      	mov	r8, r0
 8007406:	4689      	mov	r9, r1
 8007408:	4630      	mov	r0, r6
 800740a:	4639      	mov	r1, r7
 800740c:	f7f8 ff0c 	bl	8000228 <__aeabi_dsub>
 8007410:	a385      	add	r3, pc, #532	@ (adr r3, 8007628 <__ieee754_rem_pio2+0x2f0>)
 8007412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007416:	f7f8 ff09 	bl	800022c <__adddf3>
 800741a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800741e:	e9c4 8900 	strd	r8, r9, [r4]
 8007422:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007426:	e7c4      	b.n	80073b2 <__ieee754_rem_pio2+0x7a>
 8007428:	a381      	add	r3, pc, #516	@ (adr r3, 8007630 <__ieee754_rem_pio2+0x2f8>)
 800742a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742e:	f7f8 fefd 	bl	800022c <__adddf3>
 8007432:	a381      	add	r3, pc, #516	@ (adr r3, 8007638 <__ieee754_rem_pio2+0x300>)
 8007434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007438:	4606      	mov	r6, r0
 800743a:	460f      	mov	r7, r1
 800743c:	f7f8 fef6 	bl	800022c <__adddf3>
 8007440:	4602      	mov	r2, r0
 8007442:	460b      	mov	r3, r1
 8007444:	4680      	mov	r8, r0
 8007446:	4689      	mov	r9, r1
 8007448:	4630      	mov	r0, r6
 800744a:	4639      	mov	r1, r7
 800744c:	f7f8 feec 	bl	8000228 <__aeabi_dsub>
 8007450:	a379      	add	r3, pc, #484	@ (adr r3, 8007638 <__ieee754_rem_pio2+0x300>)
 8007452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007456:	e7de      	b.n	8007416 <__ieee754_rem_pio2+0xde>
 8007458:	4b82      	ldr	r3, [pc, #520]	@ (8007664 <__ieee754_rem_pio2+0x32c>)
 800745a:	4598      	cmp	r8, r3
 800745c:	f200 80d1 	bhi.w	8007602 <__ieee754_rem_pio2+0x2ca>
 8007460:	f000 fa22 	bl	80078a8 <fabs>
 8007464:	ec57 6b10 	vmov	r6, r7, d0
 8007468:	a375      	add	r3, pc, #468	@ (adr r3, 8007640 <__ieee754_rem_pio2+0x308>)
 800746a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746e:	4630      	mov	r0, r6
 8007470:	4639      	mov	r1, r7
 8007472:	f7f9 f891 	bl	8000598 <__aeabi_dmul>
 8007476:	4b7c      	ldr	r3, [pc, #496]	@ (8007668 <__ieee754_rem_pio2+0x330>)
 8007478:	2200      	movs	r2, #0
 800747a:	f7f8 fed7 	bl	800022c <__adddf3>
 800747e:	f7f9 fb25 	bl	8000acc <__aeabi_d2iz>
 8007482:	4605      	mov	r5, r0
 8007484:	f7f9 f81e 	bl	80004c4 <__aeabi_i2d>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007490:	a363      	add	r3, pc, #396	@ (adr r3, 8007620 <__ieee754_rem_pio2+0x2e8>)
 8007492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007496:	f7f9 f87f 	bl	8000598 <__aeabi_dmul>
 800749a:	4602      	mov	r2, r0
 800749c:	460b      	mov	r3, r1
 800749e:	4630      	mov	r0, r6
 80074a0:	4639      	mov	r1, r7
 80074a2:	f7f8 fec1 	bl	8000228 <__aeabi_dsub>
 80074a6:	a360      	add	r3, pc, #384	@ (adr r3, 8007628 <__ieee754_rem_pio2+0x2f0>)
 80074a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ac:	4682      	mov	sl, r0
 80074ae:	468b      	mov	fp, r1
 80074b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074b4:	f7f9 f870 	bl	8000598 <__aeabi_dmul>
 80074b8:	2d1f      	cmp	r5, #31
 80074ba:	4606      	mov	r6, r0
 80074bc:	460f      	mov	r7, r1
 80074be:	dc0c      	bgt.n	80074da <__ieee754_rem_pio2+0x1a2>
 80074c0:	4b6a      	ldr	r3, [pc, #424]	@ (800766c <__ieee754_rem_pio2+0x334>)
 80074c2:	1e6a      	subs	r2, r5, #1
 80074c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c8:	4543      	cmp	r3, r8
 80074ca:	d006      	beq.n	80074da <__ieee754_rem_pio2+0x1a2>
 80074cc:	4632      	mov	r2, r6
 80074ce:	463b      	mov	r3, r7
 80074d0:	4650      	mov	r0, sl
 80074d2:	4659      	mov	r1, fp
 80074d4:	f7f8 fea8 	bl	8000228 <__aeabi_dsub>
 80074d8:	e00e      	b.n	80074f8 <__ieee754_rem_pio2+0x1c0>
 80074da:	463b      	mov	r3, r7
 80074dc:	4632      	mov	r2, r6
 80074de:	4650      	mov	r0, sl
 80074e0:	4659      	mov	r1, fp
 80074e2:	f7f8 fea1 	bl	8000228 <__aeabi_dsub>
 80074e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80074ea:	9305      	str	r3, [sp, #20]
 80074ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80074f0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80074f4:	2b10      	cmp	r3, #16
 80074f6:	dc02      	bgt.n	80074fe <__ieee754_rem_pio2+0x1c6>
 80074f8:	e9c4 0100 	strd	r0, r1, [r4]
 80074fc:	e039      	b.n	8007572 <__ieee754_rem_pio2+0x23a>
 80074fe:	a34c      	add	r3, pc, #304	@ (adr r3, 8007630 <__ieee754_rem_pio2+0x2f8>)
 8007500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007504:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007508:	f7f9 f846 	bl	8000598 <__aeabi_dmul>
 800750c:	4606      	mov	r6, r0
 800750e:	460f      	mov	r7, r1
 8007510:	4602      	mov	r2, r0
 8007512:	460b      	mov	r3, r1
 8007514:	4650      	mov	r0, sl
 8007516:	4659      	mov	r1, fp
 8007518:	f7f8 fe86 	bl	8000228 <__aeabi_dsub>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4680      	mov	r8, r0
 8007522:	4689      	mov	r9, r1
 8007524:	4650      	mov	r0, sl
 8007526:	4659      	mov	r1, fp
 8007528:	f7f8 fe7e 	bl	8000228 <__aeabi_dsub>
 800752c:	4632      	mov	r2, r6
 800752e:	463b      	mov	r3, r7
 8007530:	f7f8 fe7a 	bl	8000228 <__aeabi_dsub>
 8007534:	a340      	add	r3, pc, #256	@ (adr r3, 8007638 <__ieee754_rem_pio2+0x300>)
 8007536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753a:	4606      	mov	r6, r0
 800753c:	460f      	mov	r7, r1
 800753e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007542:	f7f9 f829 	bl	8000598 <__aeabi_dmul>
 8007546:	4632      	mov	r2, r6
 8007548:	463b      	mov	r3, r7
 800754a:	f7f8 fe6d 	bl	8000228 <__aeabi_dsub>
 800754e:	4602      	mov	r2, r0
 8007550:	460b      	mov	r3, r1
 8007552:	4606      	mov	r6, r0
 8007554:	460f      	mov	r7, r1
 8007556:	4640      	mov	r0, r8
 8007558:	4649      	mov	r1, r9
 800755a:	f7f8 fe65 	bl	8000228 <__aeabi_dsub>
 800755e:	9a05      	ldr	r2, [sp, #20]
 8007560:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007564:	1ad3      	subs	r3, r2, r3
 8007566:	2b31      	cmp	r3, #49	@ 0x31
 8007568:	dc20      	bgt.n	80075ac <__ieee754_rem_pio2+0x274>
 800756a:	e9c4 0100 	strd	r0, r1, [r4]
 800756e:	46c2      	mov	sl, r8
 8007570:	46cb      	mov	fp, r9
 8007572:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007576:	4650      	mov	r0, sl
 8007578:	4642      	mov	r2, r8
 800757a:	464b      	mov	r3, r9
 800757c:	4659      	mov	r1, fp
 800757e:	f7f8 fe53 	bl	8000228 <__aeabi_dsub>
 8007582:	463b      	mov	r3, r7
 8007584:	4632      	mov	r2, r6
 8007586:	f7f8 fe4f 	bl	8000228 <__aeabi_dsub>
 800758a:	9b04      	ldr	r3, [sp, #16]
 800758c:	2b00      	cmp	r3, #0
 800758e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007592:	f6bf af0e 	bge.w	80073b2 <__ieee754_rem_pio2+0x7a>
 8007596:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800759a:	6063      	str	r3, [r4, #4]
 800759c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80075a0:	f8c4 8000 	str.w	r8, [r4]
 80075a4:	60a0      	str	r0, [r4, #8]
 80075a6:	60e3      	str	r3, [r4, #12]
 80075a8:	426d      	negs	r5, r5
 80075aa:	e702      	b.n	80073b2 <__ieee754_rem_pio2+0x7a>
 80075ac:	a326      	add	r3, pc, #152	@ (adr r3, 8007648 <__ieee754_rem_pio2+0x310>)
 80075ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075b6:	f7f8 ffef 	bl	8000598 <__aeabi_dmul>
 80075ba:	4606      	mov	r6, r0
 80075bc:	460f      	mov	r7, r1
 80075be:	4602      	mov	r2, r0
 80075c0:	460b      	mov	r3, r1
 80075c2:	4640      	mov	r0, r8
 80075c4:	4649      	mov	r1, r9
 80075c6:	f7f8 fe2f 	bl	8000228 <__aeabi_dsub>
 80075ca:	4602      	mov	r2, r0
 80075cc:	460b      	mov	r3, r1
 80075ce:	4682      	mov	sl, r0
 80075d0:	468b      	mov	fp, r1
 80075d2:	4640      	mov	r0, r8
 80075d4:	4649      	mov	r1, r9
 80075d6:	f7f8 fe27 	bl	8000228 <__aeabi_dsub>
 80075da:	4632      	mov	r2, r6
 80075dc:	463b      	mov	r3, r7
 80075de:	f7f8 fe23 	bl	8000228 <__aeabi_dsub>
 80075e2:	a31b      	add	r3, pc, #108	@ (adr r3, 8007650 <__ieee754_rem_pio2+0x318>)
 80075e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e8:	4606      	mov	r6, r0
 80075ea:	460f      	mov	r7, r1
 80075ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075f0:	f7f8 ffd2 	bl	8000598 <__aeabi_dmul>
 80075f4:	4632      	mov	r2, r6
 80075f6:	463b      	mov	r3, r7
 80075f8:	f7f8 fe16 	bl	8000228 <__aeabi_dsub>
 80075fc:	4606      	mov	r6, r0
 80075fe:	460f      	mov	r7, r1
 8007600:	e764      	b.n	80074cc <__ieee754_rem_pio2+0x194>
 8007602:	4b1b      	ldr	r3, [pc, #108]	@ (8007670 <__ieee754_rem_pio2+0x338>)
 8007604:	4598      	cmp	r8, r3
 8007606:	d935      	bls.n	8007674 <__ieee754_rem_pio2+0x33c>
 8007608:	4632      	mov	r2, r6
 800760a:	463b      	mov	r3, r7
 800760c:	4630      	mov	r0, r6
 800760e:	4639      	mov	r1, r7
 8007610:	f7f8 fe0a 	bl	8000228 <__aeabi_dsub>
 8007614:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007618:	e9c4 0100 	strd	r0, r1, [r4]
 800761c:	e69e      	b.n	800735c <__ieee754_rem_pio2+0x24>
 800761e:	bf00      	nop
 8007620:	54400000 	.word	0x54400000
 8007624:	3ff921fb 	.word	0x3ff921fb
 8007628:	1a626331 	.word	0x1a626331
 800762c:	3dd0b461 	.word	0x3dd0b461
 8007630:	1a600000 	.word	0x1a600000
 8007634:	3dd0b461 	.word	0x3dd0b461
 8007638:	2e037073 	.word	0x2e037073
 800763c:	3ba3198a 	.word	0x3ba3198a
 8007640:	6dc9c883 	.word	0x6dc9c883
 8007644:	3fe45f30 	.word	0x3fe45f30
 8007648:	2e000000 	.word	0x2e000000
 800764c:	3ba3198a 	.word	0x3ba3198a
 8007650:	252049c1 	.word	0x252049c1
 8007654:	397b839a 	.word	0x397b839a
 8007658:	3fe921fb 	.word	0x3fe921fb
 800765c:	4002d97b 	.word	0x4002d97b
 8007660:	3ff921fb 	.word	0x3ff921fb
 8007664:	413921fb 	.word	0x413921fb
 8007668:	3fe00000 	.word	0x3fe00000
 800766c:	08008968 	.word	0x08008968
 8007670:	7fefffff 	.word	0x7fefffff
 8007674:	ea4f 5528 	mov.w	r5, r8, asr #20
 8007678:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800767c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8007680:	4630      	mov	r0, r6
 8007682:	460f      	mov	r7, r1
 8007684:	f7f9 fa22 	bl	8000acc <__aeabi_d2iz>
 8007688:	f7f8 ff1c 	bl	80004c4 <__aeabi_i2d>
 800768c:	4602      	mov	r2, r0
 800768e:	460b      	mov	r3, r1
 8007690:	4630      	mov	r0, r6
 8007692:	4639      	mov	r1, r7
 8007694:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007698:	f7f8 fdc6 	bl	8000228 <__aeabi_dsub>
 800769c:	4b22      	ldr	r3, [pc, #136]	@ (8007728 <__ieee754_rem_pio2+0x3f0>)
 800769e:	2200      	movs	r2, #0
 80076a0:	f7f8 ff7a 	bl	8000598 <__aeabi_dmul>
 80076a4:	460f      	mov	r7, r1
 80076a6:	4606      	mov	r6, r0
 80076a8:	f7f9 fa10 	bl	8000acc <__aeabi_d2iz>
 80076ac:	f7f8 ff0a 	bl	80004c4 <__aeabi_i2d>
 80076b0:	4602      	mov	r2, r0
 80076b2:	460b      	mov	r3, r1
 80076b4:	4630      	mov	r0, r6
 80076b6:	4639      	mov	r1, r7
 80076b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80076bc:	f7f8 fdb4 	bl	8000228 <__aeabi_dsub>
 80076c0:	4b19      	ldr	r3, [pc, #100]	@ (8007728 <__ieee754_rem_pio2+0x3f0>)
 80076c2:	2200      	movs	r2, #0
 80076c4:	f7f8 ff68 	bl	8000598 <__aeabi_dmul>
 80076c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80076cc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80076d0:	f04f 0803 	mov.w	r8, #3
 80076d4:	2600      	movs	r6, #0
 80076d6:	2700      	movs	r7, #0
 80076d8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80076dc:	4632      	mov	r2, r6
 80076de:	463b      	mov	r3, r7
 80076e0:	46c2      	mov	sl, r8
 80076e2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80076e6:	f7f9 f9bf 	bl	8000a68 <__aeabi_dcmpeq>
 80076ea:	2800      	cmp	r0, #0
 80076ec:	d1f4      	bne.n	80076d8 <__ieee754_rem_pio2+0x3a0>
 80076ee:	4b0f      	ldr	r3, [pc, #60]	@ (800772c <__ieee754_rem_pio2+0x3f4>)
 80076f0:	9301      	str	r3, [sp, #4]
 80076f2:	2302      	movs	r3, #2
 80076f4:	9300      	str	r3, [sp, #0]
 80076f6:	462a      	mov	r2, r5
 80076f8:	4653      	mov	r3, sl
 80076fa:	4621      	mov	r1, r4
 80076fc:	a806      	add	r0, sp, #24
 80076fe:	f000 fb43 	bl	8007d88 <__kernel_rem_pio2>
 8007702:	9b04      	ldr	r3, [sp, #16]
 8007704:	2b00      	cmp	r3, #0
 8007706:	4605      	mov	r5, r0
 8007708:	f6bf ae53 	bge.w	80073b2 <__ieee754_rem_pio2+0x7a>
 800770c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8007710:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007714:	e9c4 2300 	strd	r2, r3, [r4]
 8007718:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800771c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007720:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8007724:	e740      	b.n	80075a8 <__ieee754_rem_pio2+0x270>
 8007726:	bf00      	nop
 8007728:	41700000 	.word	0x41700000
 800772c:	080089e8 	.word	0x080089e8

08007730 <__ieee754_sinh>:
 8007730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007734:	ec55 4b10 	vmov	r4, r5, d0
 8007738:	4a51      	ldr	r2, [pc, #324]	@ (8007880 <__ieee754_sinh+0x150>)
 800773a:	f025 4800 	bic.w	r8, r5, #2147483648	@ 0x80000000
 800773e:	4590      	cmp	r8, r2
 8007740:	462b      	mov	r3, r5
 8007742:	d90a      	bls.n	800775a <__ieee754_sinh+0x2a>
 8007744:	4622      	mov	r2, r4
 8007746:	4620      	mov	r0, r4
 8007748:	4629      	mov	r1, r5
 800774a:	f7f8 fd6f 	bl	800022c <__adddf3>
 800774e:	4604      	mov	r4, r0
 8007750:	460d      	mov	r5, r1
 8007752:	ec45 4b10 	vmov	d0, r4, r5
 8007756:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800775a:	4b4a      	ldr	r3, [pc, #296]	@ (8007884 <__ieee754_sinh+0x154>)
 800775c:	2d00      	cmp	r5, #0
 800775e:	bfac      	ite	ge
 8007760:	4f49      	ldrge	r7, [pc, #292]	@ (8007888 <__ieee754_sinh+0x158>)
 8007762:	4f4a      	ldrlt	r7, [pc, #296]	@ (800788c <__ieee754_sinh+0x15c>)
 8007764:	4598      	cmp	r8, r3
 8007766:	f04f 0600 	mov.w	r6, #0
 800776a:	d852      	bhi.n	8007812 <__ieee754_sinh+0xe2>
 800776c:	4b48      	ldr	r3, [pc, #288]	@ (8007890 <__ieee754_sinh+0x160>)
 800776e:	4598      	cmp	r8, r3
 8007770:	d80c      	bhi.n	800778c <__ieee754_sinh+0x5c>
 8007772:	a341      	add	r3, pc, #260	@ (adr r3, 8007878 <__ieee754_sinh+0x148>)
 8007774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007778:	4620      	mov	r0, r4
 800777a:	4629      	mov	r1, r5
 800777c:	f7f8 fd56 	bl	800022c <__adddf3>
 8007780:	4b44      	ldr	r3, [pc, #272]	@ (8007894 <__ieee754_sinh+0x164>)
 8007782:	2200      	movs	r2, #0
 8007784:	f7f9 f998 	bl	8000ab8 <__aeabi_dcmpgt>
 8007788:	2800      	cmp	r0, #0
 800778a:	d1e2      	bne.n	8007752 <__ieee754_sinh+0x22>
 800778c:	ec45 4b10 	vmov	d0, r4, r5
 8007790:	f000 f88a 	bl	80078a8 <fabs>
 8007794:	f000 f890 	bl	80078b8 <expm1>
 8007798:	4b3f      	ldr	r3, [pc, #252]	@ (8007898 <__ieee754_sinh+0x168>)
 800779a:	4598      	cmp	r8, r3
 800779c:	ec55 4b10 	vmov	r4, r5, d0
 80077a0:	d826      	bhi.n	80077f0 <__ieee754_sinh+0xc0>
 80077a2:	4622      	mov	r2, r4
 80077a4:	462b      	mov	r3, r5
 80077a6:	4620      	mov	r0, r4
 80077a8:	4629      	mov	r1, r5
 80077aa:	f7f8 fd3f 	bl	800022c <__adddf3>
 80077ae:	4622      	mov	r2, r4
 80077b0:	4682      	mov	sl, r0
 80077b2:	468b      	mov	fp, r1
 80077b4:	462b      	mov	r3, r5
 80077b6:	4620      	mov	r0, r4
 80077b8:	4629      	mov	r1, r5
 80077ba:	f7f8 feed 	bl	8000598 <__aeabi_dmul>
 80077be:	4b35      	ldr	r3, [pc, #212]	@ (8007894 <__ieee754_sinh+0x164>)
 80077c0:	4680      	mov	r8, r0
 80077c2:	4689      	mov	r9, r1
 80077c4:	2200      	movs	r2, #0
 80077c6:	4620      	mov	r0, r4
 80077c8:	4629      	mov	r1, r5
 80077ca:	f7f8 fd2f 	bl	800022c <__adddf3>
 80077ce:	4602      	mov	r2, r0
 80077d0:	460b      	mov	r3, r1
 80077d2:	4640      	mov	r0, r8
 80077d4:	4649      	mov	r1, r9
 80077d6:	f7f9 f809 	bl	80007ec <__aeabi_ddiv>
 80077da:	4602      	mov	r2, r0
 80077dc:	460b      	mov	r3, r1
 80077de:	4650      	mov	r0, sl
 80077e0:	4659      	mov	r1, fp
 80077e2:	f7f8 fd21 	bl	8000228 <__aeabi_dsub>
 80077e6:	4632      	mov	r2, r6
 80077e8:	463b      	mov	r3, r7
 80077ea:	f7f8 fed5 	bl	8000598 <__aeabi_dmul>
 80077ee:	e7ae      	b.n	800774e <__ieee754_sinh+0x1e>
 80077f0:	4b28      	ldr	r3, [pc, #160]	@ (8007894 <__ieee754_sinh+0x164>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	4620      	mov	r0, r4
 80077f6:	4629      	mov	r1, r5
 80077f8:	f7f8 fd18 	bl	800022c <__adddf3>
 80077fc:	4602      	mov	r2, r0
 80077fe:	460b      	mov	r3, r1
 8007800:	4620      	mov	r0, r4
 8007802:	4629      	mov	r1, r5
 8007804:	f7f8 fff2 	bl	80007ec <__aeabi_ddiv>
 8007808:	4622      	mov	r2, r4
 800780a:	462b      	mov	r3, r5
 800780c:	f7f8 fd0e 	bl	800022c <__adddf3>
 8007810:	e7e9      	b.n	80077e6 <__ieee754_sinh+0xb6>
 8007812:	4b22      	ldr	r3, [pc, #136]	@ (800789c <__ieee754_sinh+0x16c>)
 8007814:	4598      	cmp	r8, r3
 8007816:	d806      	bhi.n	8007826 <__ieee754_sinh+0xf6>
 8007818:	f000 f846 	bl	80078a8 <fabs>
 800781c:	f000 fe04 	bl	8008428 <__ieee754_exp>
 8007820:	ec51 0b10 	vmov	r0, r1, d0
 8007824:	e7df      	b.n	80077e6 <__ieee754_sinh+0xb6>
 8007826:	4b1e      	ldr	r3, [pc, #120]	@ (80078a0 <__ieee754_sinh+0x170>)
 8007828:	4598      	cmp	r8, r3
 800782a:	d905      	bls.n	8007838 <__ieee754_sinh+0x108>
 800782c:	3301      	adds	r3, #1
 800782e:	4598      	cmp	r8, r3
 8007830:	d11b      	bne.n	800786a <__ieee754_sinh+0x13a>
 8007832:	4b1c      	ldr	r3, [pc, #112]	@ (80078a4 <__ieee754_sinh+0x174>)
 8007834:	429c      	cmp	r4, r3
 8007836:	d818      	bhi.n	800786a <__ieee754_sinh+0x13a>
 8007838:	ec45 4b10 	vmov	d0, r4, r5
 800783c:	f000 f834 	bl	80078a8 <fabs>
 8007840:	4b11      	ldr	r3, [pc, #68]	@ (8007888 <__ieee754_sinh+0x158>)
 8007842:	2200      	movs	r2, #0
 8007844:	ec51 0b10 	vmov	r0, r1, d0
 8007848:	f7f8 fea6 	bl	8000598 <__aeabi_dmul>
 800784c:	ec41 0b10 	vmov	d0, r0, r1
 8007850:	f000 fdea 	bl	8008428 <__ieee754_exp>
 8007854:	ec55 4b10 	vmov	r4, r5, d0
 8007858:	4630      	mov	r0, r6
 800785a:	4622      	mov	r2, r4
 800785c:	462b      	mov	r3, r5
 800785e:	4639      	mov	r1, r7
 8007860:	f7f8 fe9a 	bl	8000598 <__aeabi_dmul>
 8007864:	4622      	mov	r2, r4
 8007866:	462b      	mov	r3, r5
 8007868:	e7bf      	b.n	80077ea <__ieee754_sinh+0xba>
 800786a:	a303      	add	r3, pc, #12	@ (adr r3, 8007878 <__ieee754_sinh+0x148>)
 800786c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007870:	4620      	mov	r0, r4
 8007872:	4629      	mov	r1, r5
 8007874:	e7b9      	b.n	80077ea <__ieee754_sinh+0xba>
 8007876:	bf00      	nop
 8007878:	3cac7433 	.word	0x3cac7433
 800787c:	7fac7b1f 	.word	0x7fac7b1f
 8007880:	7fefffff 	.word	0x7fefffff
 8007884:	4035ffff 	.word	0x4035ffff
 8007888:	3fe00000 	.word	0x3fe00000
 800788c:	bfe00000 	.word	0xbfe00000
 8007890:	3e2fffff 	.word	0x3e2fffff
 8007894:	3ff00000 	.word	0x3ff00000
 8007898:	3fefffff 	.word	0x3fefffff
 800789c:	40862e41 	.word	0x40862e41
 80078a0:	408633cd 	.word	0x408633cd
 80078a4:	8fb9f87d 	.word	0x8fb9f87d

080078a8 <fabs>:
 80078a8:	ec51 0b10 	vmov	r0, r1, d0
 80078ac:	4602      	mov	r2, r0
 80078ae:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80078b2:	ec43 2b10 	vmov	d0, r2, r3
 80078b6:	4770      	bx	lr

080078b8 <expm1>:
 80078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	ec5b ab10 	vmov	sl, fp, d0
 80078c0:	49cf      	ldr	r1, [pc, #828]	@ (8007c00 <expm1+0x348>)
 80078c2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078c6:	428b      	cmp	r3, r1
 80078c8:	b085      	sub	sp, #20
 80078ca:	f00b 4400 	and.w	r4, fp, #2147483648	@ 0x80000000
 80078ce:	d943      	bls.n	8007958 <expm1+0xa0>
 80078d0:	49cc      	ldr	r1, [pc, #816]	@ (8007c04 <expm1+0x34c>)
 80078d2:	428b      	cmp	r3, r1
 80078d4:	d924      	bls.n	8007920 <expm1+0x68>
 80078d6:	49cc      	ldr	r1, [pc, #816]	@ (8007c08 <expm1+0x350>)
 80078d8:	428b      	cmp	r3, r1
 80078da:	d913      	bls.n	8007904 <expm1+0x4c>
 80078dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
 80078e0:	4653      	mov	r3, sl
 80078e2:	431a      	orrs	r2, r3
 80078e4:	d006      	beq.n	80078f4 <expm1+0x3c>
 80078e6:	4652      	mov	r2, sl
 80078e8:	465b      	mov	r3, fp
 80078ea:	4650      	mov	r0, sl
 80078ec:	4659      	mov	r1, fp
 80078ee:	f7f8 fc9d 	bl	800022c <__adddf3>
 80078f2:	e12b      	b.n	8007b4c <expm1+0x294>
 80078f4:	2c00      	cmp	r4, #0
 80078f6:	f000 812b 	beq.w	8007b50 <expm1+0x298>
 80078fa:	f8df b330 	ldr.w	fp, [pc, #816]	@ 8007c2c <expm1+0x374>
 80078fe:	f04f 0a00 	mov.w	sl, #0
 8007902:	e125      	b.n	8007b50 <expm1+0x298>
 8007904:	a3a6      	add	r3, pc, #664	@ (adr r3, 8007ba0 <expm1+0x2e8>)
 8007906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790a:	4650      	mov	r0, sl
 800790c:	4659      	mov	r1, fp
 800790e:	f7f9 f8d3 	bl	8000ab8 <__aeabi_dcmpgt>
 8007912:	b128      	cbz	r0, 8007920 <expm1+0x68>
 8007914:	2000      	movs	r0, #0
 8007916:	b005      	add	sp, #20
 8007918:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800791c:	f000 ba2c 	b.w	8007d78 <__math_oflow>
 8007920:	2c00      	cmp	r4, #0
 8007922:	f000 80c7 	beq.w	8007ab4 <expm1+0x1fc>
 8007926:	a3a0      	add	r3, pc, #640	@ (adr r3, 8007ba8 <expm1+0x2f0>)
 8007928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800792c:	4650      	mov	r0, sl
 800792e:	4659      	mov	r1, fp
 8007930:	f7f8 fc7c 	bl	800022c <__adddf3>
 8007934:	2200      	movs	r2, #0
 8007936:	2300      	movs	r3, #0
 8007938:	f7f9 f8a0 	bl	8000a7c <__aeabi_dcmplt>
 800793c:	2800      	cmp	r0, #0
 800793e:	d1dc      	bne.n	80078fa <expm1+0x42>
 8007940:	a39b      	add	r3, pc, #620	@ (adr r3, 8007bb0 <expm1+0x2f8>)
 8007942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007946:	4650      	mov	r0, sl
 8007948:	4659      	mov	r1, fp
 800794a:	f7f8 fe25 	bl	8000598 <__aeabi_dmul>
 800794e:	4602      	mov	r2, r0
 8007950:	460b      	mov	r3, r1
 8007952:	49ae      	ldr	r1, [pc, #696]	@ (8007c0c <expm1+0x354>)
 8007954:	2000      	movs	r0, #0
 8007956:	e0b8      	b.n	8007aca <expm1+0x212>
 8007958:	4aad      	ldr	r2, [pc, #692]	@ (8007c10 <expm1+0x358>)
 800795a:	4293      	cmp	r3, r2
 800795c:	f240 80e2 	bls.w	8007b24 <expm1+0x26c>
 8007960:	4aac      	ldr	r2, [pc, #688]	@ (8007c14 <expm1+0x35c>)
 8007962:	4293      	cmp	r3, r2
 8007964:	f200 80d1 	bhi.w	8007b0a <expm1+0x252>
 8007968:	a393      	add	r3, pc, #588	@ (adr r3, 8007bb8 <expm1+0x300>)
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	4650      	mov	r0, sl
 8007970:	4659      	mov	r1, fp
 8007972:	2c00      	cmp	r4, #0
 8007974:	f040 8093 	bne.w	8007a9e <expm1+0x1e6>
 8007978:	f7f8 fc56 	bl	8000228 <__aeabi_dsub>
 800797c:	f20f 2940 	addw	r9, pc, #576	@ 0x240
 8007980:	e9d9 8900 	ldrd	r8, r9, [r9]
 8007984:	4606      	mov	r6, r0
 8007986:	460f      	mov	r7, r1
 8007988:	2401      	movs	r4, #1
 800798a:	4642      	mov	r2, r8
 800798c:	464b      	mov	r3, r9
 800798e:	4630      	mov	r0, r6
 8007990:	4639      	mov	r1, r7
 8007992:	f7f8 fc49 	bl	8000228 <__aeabi_dsub>
 8007996:	4602      	mov	r2, r0
 8007998:	460b      	mov	r3, r1
 800799a:	4682      	mov	sl, r0
 800799c:	468b      	mov	fp, r1
 800799e:	4630      	mov	r0, r6
 80079a0:	4639      	mov	r1, r7
 80079a2:	f7f8 fc41 	bl	8000228 <__aeabi_dsub>
 80079a6:	4642      	mov	r2, r8
 80079a8:	464b      	mov	r3, r9
 80079aa:	f7f8 fc3d 	bl	8000228 <__aeabi_dsub>
 80079ae:	e9cd 0100 	strd	r0, r1, [sp]
 80079b2:	4b99      	ldr	r3, [pc, #612]	@ (8007c18 <expm1+0x360>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	4650      	mov	r0, sl
 80079b8:	4659      	mov	r1, fp
 80079ba:	f7f8 fded 	bl	8000598 <__aeabi_dmul>
 80079be:	4606      	mov	r6, r0
 80079c0:	460f      	mov	r7, r1
 80079c2:	4602      	mov	r2, r0
 80079c4:	460b      	mov	r3, r1
 80079c6:	4650      	mov	r0, sl
 80079c8:	4659      	mov	r1, fp
 80079ca:	f7f8 fde5 	bl	8000598 <__aeabi_dmul>
 80079ce:	a37e      	add	r3, pc, #504	@ (adr r3, 8007bc8 <expm1+0x310>)
 80079d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d4:	4680      	mov	r8, r0
 80079d6:	4689      	mov	r9, r1
 80079d8:	f7f8 fdde 	bl	8000598 <__aeabi_dmul>
 80079dc:	a37c      	add	r3, pc, #496	@ (adr r3, 8007bd0 <expm1+0x318>)
 80079de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e2:	f7f8 fc23 	bl	800022c <__adddf3>
 80079e6:	4642      	mov	r2, r8
 80079e8:	464b      	mov	r3, r9
 80079ea:	f7f8 fdd5 	bl	8000598 <__aeabi_dmul>
 80079ee:	a37a      	add	r3, pc, #488	@ (adr r3, 8007bd8 <expm1+0x320>)
 80079f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f4:	f7f8 fc18 	bl	8000228 <__aeabi_dsub>
 80079f8:	4642      	mov	r2, r8
 80079fa:	464b      	mov	r3, r9
 80079fc:	f7f8 fdcc 	bl	8000598 <__aeabi_dmul>
 8007a00:	a377      	add	r3, pc, #476	@ (adr r3, 8007be0 <expm1+0x328>)
 8007a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a06:	f7f8 fc11 	bl	800022c <__adddf3>
 8007a0a:	4642      	mov	r2, r8
 8007a0c:	464b      	mov	r3, r9
 8007a0e:	f7f8 fdc3 	bl	8000598 <__aeabi_dmul>
 8007a12:	a375      	add	r3, pc, #468	@ (adr r3, 8007be8 <expm1+0x330>)
 8007a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a18:	f7f8 fc06 	bl	8000228 <__aeabi_dsub>
 8007a1c:	4642      	mov	r2, r8
 8007a1e:	464b      	mov	r3, r9
 8007a20:	f7f8 fdba 	bl	8000598 <__aeabi_dmul>
 8007a24:	4b7d      	ldr	r3, [pc, #500]	@ (8007c1c <expm1+0x364>)
 8007a26:	2200      	movs	r2, #0
 8007a28:	f7f8 fc00 	bl	800022c <__adddf3>
 8007a2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a30:	4602      	mov	r2, r0
 8007a32:	460b      	mov	r3, r1
 8007a34:	4630      	mov	r0, r6
 8007a36:	4639      	mov	r1, r7
 8007a38:	f7f8 fdae 	bl	8000598 <__aeabi_dmul>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	460b      	mov	r3, r1
 8007a40:	2000      	movs	r0, #0
 8007a42:	4977      	ldr	r1, [pc, #476]	@ (8007c20 <expm1+0x368>)
 8007a44:	f7f8 fbf0 	bl	8000228 <__aeabi_dsub>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	4606      	mov	r6, r0
 8007a4e:	460f      	mov	r7, r1
 8007a50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a54:	f7f8 fbe8 	bl	8000228 <__aeabi_dsub>
 8007a58:	4632      	mov	r2, r6
 8007a5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a5e:	463b      	mov	r3, r7
 8007a60:	4650      	mov	r0, sl
 8007a62:	4659      	mov	r1, fp
 8007a64:	f7f8 fd98 	bl	8000598 <__aeabi_dmul>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	496d      	ldr	r1, [pc, #436]	@ (8007c24 <expm1+0x36c>)
 8007a70:	f7f8 fbda 	bl	8000228 <__aeabi_dsub>
 8007a74:	4602      	mov	r2, r0
 8007a76:	460b      	mov	r3, r1
 8007a78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a7c:	f7f8 feb6 	bl	80007ec <__aeabi_ddiv>
 8007a80:	4642      	mov	r2, r8
 8007a82:	464b      	mov	r3, r9
 8007a84:	f7f8 fd88 	bl	8000598 <__aeabi_dmul>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	2c00      	cmp	r4, #0
 8007a8e:	d166      	bne.n	8007b5e <expm1+0x2a6>
 8007a90:	4650      	mov	r0, sl
 8007a92:	4659      	mov	r1, fp
 8007a94:	f7f8 fd80 	bl	8000598 <__aeabi_dmul>
 8007a98:	4642      	mov	r2, r8
 8007a9a:	464b      	mov	r3, r9
 8007a9c:	e04e      	b.n	8007b3c <expm1+0x284>
 8007a9e:	f7f8 fbc5 	bl	800022c <__adddf3>
 8007aa2:	f20f 194c 	addw	r9, pc, #332	@ 0x14c
 8007aa6:	e9d9 8900 	ldrd	r8, r9, [r9]
 8007aaa:	4606      	mov	r6, r0
 8007aac:	460f      	mov	r7, r1
 8007aae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007ab2:	e76a      	b.n	800798a <expm1+0xd2>
 8007ab4:	a33e      	add	r3, pc, #248	@ (adr r3, 8007bb0 <expm1+0x2f8>)
 8007ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aba:	4650      	mov	r0, sl
 8007abc:	4659      	mov	r1, fp
 8007abe:	f7f8 fd6b 	bl	8000598 <__aeabi_dmul>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	460b      	mov	r3, r1
 8007ac6:	4954      	ldr	r1, [pc, #336]	@ (8007c18 <expm1+0x360>)
 8007ac8:	2000      	movs	r0, #0
 8007aca:	f7f8 fbaf 	bl	800022c <__adddf3>
 8007ace:	f7f8 fffd 	bl	8000acc <__aeabi_d2iz>
 8007ad2:	4604      	mov	r4, r0
 8007ad4:	f7f8 fcf6 	bl	80004c4 <__aeabi_i2d>
 8007ad8:	a337      	add	r3, pc, #220	@ (adr r3, 8007bb8 <expm1+0x300>)
 8007ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ade:	4680      	mov	r8, r0
 8007ae0:	4689      	mov	r9, r1
 8007ae2:	f7f8 fd59 	bl	8000598 <__aeabi_dmul>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4650      	mov	r0, sl
 8007aec:	4659      	mov	r1, fp
 8007aee:	f7f8 fb9b 	bl	8000228 <__aeabi_dsub>
 8007af2:	a333      	add	r3, pc, #204	@ (adr r3, 8007bc0 <expm1+0x308>)
 8007af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af8:	4606      	mov	r6, r0
 8007afa:	460f      	mov	r7, r1
 8007afc:	4640      	mov	r0, r8
 8007afe:	4649      	mov	r1, r9
 8007b00:	f7f8 fd4a 	bl	8000598 <__aeabi_dmul>
 8007b04:	4680      	mov	r8, r0
 8007b06:	4689      	mov	r9, r1
 8007b08:	e73f      	b.n	800798a <expm1+0xd2>
 8007b0a:	a329      	add	r3, pc, #164	@ (adr r3, 8007bb0 <expm1+0x2f8>)
 8007b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b10:	4650      	mov	r0, sl
 8007b12:	4659      	mov	r1, fp
 8007b14:	f7f8 fd40 	bl	8000598 <__aeabi_dmul>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	2c00      	cmp	r4, #0
 8007b1e:	f47f af18 	bne.w	8007952 <expm1+0x9a>
 8007b22:	e7d0      	b.n	8007ac6 <expm1+0x20e>
 8007b24:	4a40      	ldr	r2, [pc, #256]	@ (8007c28 <expm1+0x370>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d817      	bhi.n	8007b5a <expm1+0x2a2>
 8007b2a:	a333      	add	r3, pc, #204	@ (adr r3, 8007bf8 <expm1+0x340>)
 8007b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b30:	4650      	mov	r0, sl
 8007b32:	4659      	mov	r1, fp
 8007b34:	f7f8 fb7a 	bl	800022c <__adddf3>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	f7f8 fb74 	bl	8000228 <__aeabi_dsub>
 8007b40:	4602      	mov	r2, r0
 8007b42:	460b      	mov	r3, r1
 8007b44:	4650      	mov	r0, sl
 8007b46:	4659      	mov	r1, fp
 8007b48:	f7f8 fb6e 	bl	8000228 <__aeabi_dsub>
 8007b4c:	4682      	mov	sl, r0
 8007b4e:	468b      	mov	fp, r1
 8007b50:	ec4b ab10 	vmov	d0, sl, fp
 8007b54:	b005      	add	sp, #20
 8007b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b5a:	2400      	movs	r4, #0
 8007b5c:	e729      	b.n	80079b2 <expm1+0xfa>
 8007b5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b62:	f7f8 fb61 	bl	8000228 <__aeabi_dsub>
 8007b66:	4652      	mov	r2, sl
 8007b68:	465b      	mov	r3, fp
 8007b6a:	f7f8 fd15 	bl	8000598 <__aeabi_dmul>
 8007b6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b72:	f7f8 fb59 	bl	8000228 <__aeabi_dsub>
 8007b76:	464b      	mov	r3, r9
 8007b78:	4642      	mov	r2, r8
 8007b7a:	f7f8 fb55 	bl	8000228 <__aeabi_dsub>
 8007b7e:	1c63      	adds	r3, r4, #1
 8007b80:	4606      	mov	r6, r0
 8007b82:	460f      	mov	r7, r1
 8007b84:	d154      	bne.n	8007c30 <expm1+0x378>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4650      	mov	r0, sl
 8007b8c:	4659      	mov	r1, fp
 8007b8e:	f7f8 fb4b 	bl	8000228 <__aeabi_dsub>
 8007b92:	4b21      	ldr	r3, [pc, #132]	@ (8007c18 <expm1+0x360>)
 8007b94:	2200      	movs	r2, #0
 8007b96:	f7f8 fcff 	bl	8000598 <__aeabi_dmul>
 8007b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8007c18 <expm1+0x360>)
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	e7d3      	b.n	8007b48 <expm1+0x290>
 8007ba0:	fefa39ef 	.word	0xfefa39ef
 8007ba4:	40862e42 	.word	0x40862e42
 8007ba8:	c2f8f359 	.word	0xc2f8f359
 8007bac:	01a56e1f 	.word	0x01a56e1f
 8007bb0:	652b82fe 	.word	0x652b82fe
 8007bb4:	3ff71547 	.word	0x3ff71547
 8007bb8:	fee00000 	.word	0xfee00000
 8007bbc:	3fe62e42 	.word	0x3fe62e42
 8007bc0:	35793c76 	.word	0x35793c76
 8007bc4:	3dea39ef 	.word	0x3dea39ef
 8007bc8:	6e09c32d 	.word	0x6e09c32d
 8007bcc:	be8afdb7 	.word	0xbe8afdb7
 8007bd0:	86e65239 	.word	0x86e65239
 8007bd4:	3ed0cfca 	.word	0x3ed0cfca
 8007bd8:	9eaadbb7 	.word	0x9eaadbb7
 8007bdc:	3f14ce19 	.word	0x3f14ce19
 8007be0:	19fe5585 	.word	0x19fe5585
 8007be4:	3f5a01a0 	.word	0x3f5a01a0
 8007be8:	111110f4 	.word	0x111110f4
 8007bec:	3fa11111 	.word	0x3fa11111
 8007bf0:	35793c76 	.word	0x35793c76
 8007bf4:	bdea39ef 	.word	0xbdea39ef
 8007bf8:	8800759c 	.word	0x8800759c
 8007bfc:	7e37e43c 	.word	0x7e37e43c
 8007c00:	40436879 	.word	0x40436879
 8007c04:	40862e41 	.word	0x40862e41
 8007c08:	7fefffff 	.word	0x7fefffff
 8007c0c:	bfe00000 	.word	0xbfe00000
 8007c10:	3fd62e42 	.word	0x3fd62e42
 8007c14:	3ff0a2b1 	.word	0x3ff0a2b1
 8007c18:	3fe00000 	.word	0x3fe00000
 8007c1c:	3ff00000 	.word	0x3ff00000
 8007c20:	40080000 	.word	0x40080000
 8007c24:	40180000 	.word	0x40180000
 8007c28:	3c8fffff 	.word	0x3c8fffff
 8007c2c:	bff00000 	.word	0xbff00000
 8007c30:	2c01      	cmp	r4, #1
 8007c32:	d125      	bne.n	8007c80 <expm1+0x3c8>
 8007c34:	4b33      	ldr	r3, [pc, #204]	@ (8007d04 <expm1+0x44c>)
 8007c36:	2200      	movs	r2, #0
 8007c38:	4650      	mov	r0, sl
 8007c3a:	4659      	mov	r1, fp
 8007c3c:	f7f8 ff1e 	bl	8000a7c <__aeabi_dcmplt>
 8007c40:	b188      	cbz	r0, 8007c66 <expm1+0x3ae>
 8007c42:	4b31      	ldr	r3, [pc, #196]	@ (8007d08 <expm1+0x450>)
 8007c44:	2200      	movs	r2, #0
 8007c46:	4650      	mov	r0, sl
 8007c48:	4659      	mov	r1, fp
 8007c4a:	f7f8 faef 	bl	800022c <__adddf3>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	4630      	mov	r0, r6
 8007c54:	4639      	mov	r1, r7
 8007c56:	f7f8 fae7 	bl	8000228 <__aeabi_dsub>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8007c60:	f7f8 fc9a 	bl	8000598 <__aeabi_dmul>
 8007c64:	e772      	b.n	8007b4c <expm1+0x294>
 8007c66:	4632      	mov	r2, r6
 8007c68:	463b      	mov	r3, r7
 8007c6a:	4650      	mov	r0, sl
 8007c6c:	4659      	mov	r1, fp
 8007c6e:	f7f8 fadb 	bl	8000228 <__aeabi_dsub>
 8007c72:	4602      	mov	r2, r0
 8007c74:	460b      	mov	r3, r1
 8007c76:	f7f8 fad9 	bl	800022c <__adddf3>
 8007c7a:	4b24      	ldr	r3, [pc, #144]	@ (8007d0c <expm1+0x454>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	e636      	b.n	80078ee <expm1+0x36>
 8007c80:	1c63      	adds	r3, r4, #1
 8007c82:	2b39      	cmp	r3, #57	@ 0x39
 8007c84:	ea4f 5504 	mov.w	r5, r4, lsl #20
 8007c88:	d90e      	bls.n	8007ca8 <expm1+0x3f0>
 8007c8a:	4652      	mov	r2, sl
 8007c8c:	465b      	mov	r3, fp
 8007c8e:	f7f8 facb 	bl	8000228 <__aeabi_dsub>
 8007c92:	4602      	mov	r2, r0
 8007c94:	460b      	mov	r3, r1
 8007c96:	2000      	movs	r0, #0
 8007c98:	491c      	ldr	r1, [pc, #112]	@ (8007d0c <expm1+0x454>)
 8007c9a:	f7f8 fac5 	bl	8000228 <__aeabi_dsub>
 8007c9e:	186b      	adds	r3, r5, r1
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	4b19      	ldr	r3, [pc, #100]	@ (8007d0c <expm1+0x454>)
 8007ca6:	e74f      	b.n	8007b48 <expm1+0x290>
 8007ca8:	2c13      	cmp	r4, #19
 8007caa:	f04f 0200 	mov.w	r2, #0
 8007cae:	dc17      	bgt.n	8007ce0 <expm1+0x428>
 8007cb0:	f44f 1600 	mov.w	r6, #2097152	@ 0x200000
 8007cb4:	fa46 f404 	asr.w	r4, r6, r4
 8007cb8:	f1c4 537f 	rsb	r3, r4, #1069547520	@ 0x3fc00000
 8007cbc:	f503 1340 	add.w	r3, r3, #3145728	@ 0x300000
 8007cc0:	4616      	mov	r6, r2
 8007cc2:	461f      	mov	r7, r3
 8007cc4:	4652      	mov	r2, sl
 8007cc6:	465b      	mov	r3, fp
 8007cc8:	f7f8 faae 	bl	8000228 <__aeabi_dsub>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	460b      	mov	r3, r1
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	4639      	mov	r1, r7
 8007cd4:	f7f8 faa8 	bl	8000228 <__aeabi_dsub>
 8007cd8:	4682      	mov	sl, r0
 8007cda:	eb05 0b01 	add.w	fp, r5, r1
 8007cde:	e737      	b.n	8007b50 <expm1+0x298>
 8007ce0:	f5c4 747f 	rsb	r4, r4, #1020	@ 0x3fc
 8007ce4:	3403      	adds	r4, #3
 8007ce6:	0523      	lsls	r3, r4, #20
 8007ce8:	f7f8 faa0 	bl	800022c <__adddf3>
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4650      	mov	r0, sl
 8007cf2:	4659      	mov	r1, fp
 8007cf4:	f7f8 fa98 	bl	8000228 <__aeabi_dsub>
 8007cf8:	4b04      	ldr	r3, [pc, #16]	@ (8007d0c <expm1+0x454>)
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f7f8 fa96 	bl	800022c <__adddf3>
 8007d00:	e7ea      	b.n	8007cd8 <expm1+0x420>
 8007d02:	bf00      	nop
 8007d04:	bfd00000 	.word	0xbfd00000
 8007d08:	3fe00000 	.word	0x3fe00000
 8007d0c:	3ff00000 	.word	0x3ff00000

08007d10 <with_errno>:
 8007d10:	b510      	push	{r4, lr}
 8007d12:	ed2d 8b02 	vpush	{d8}
 8007d16:	eeb0 8a40 	vmov.f32	s16, s0
 8007d1a:	eef0 8a60 	vmov.f32	s17, s1
 8007d1e:	4604      	mov	r4, r0
 8007d20:	f7ff f816 	bl	8006d50 <__errno>
 8007d24:	eeb0 0a48 	vmov.f32	s0, s16
 8007d28:	eef0 0a68 	vmov.f32	s1, s17
 8007d2c:	ecbd 8b02 	vpop	{d8}
 8007d30:	6004      	str	r4, [r0, #0]
 8007d32:	bd10      	pop	{r4, pc}

08007d34 <xflow>:
 8007d34:	4603      	mov	r3, r0
 8007d36:	b507      	push	{r0, r1, r2, lr}
 8007d38:	ec51 0b10 	vmov	r0, r1, d0
 8007d3c:	b183      	cbz	r3, 8007d60 <xflow+0x2c>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007d44:	e9cd 2300 	strd	r2, r3, [sp]
 8007d48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d4c:	f7f8 fc24 	bl	8000598 <__aeabi_dmul>
 8007d50:	ec41 0b10 	vmov	d0, r0, r1
 8007d54:	2022      	movs	r0, #34	@ 0x22
 8007d56:	b003      	add	sp, #12
 8007d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d5c:	f7ff bfd8 	b.w	8007d10 <with_errno>
 8007d60:	4602      	mov	r2, r0
 8007d62:	460b      	mov	r3, r1
 8007d64:	e7ee      	b.n	8007d44 <xflow+0x10>
	...

08007d68 <__math_uflow>:
 8007d68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007d70 <__math_uflow+0x8>
 8007d6c:	f7ff bfe2 	b.w	8007d34 <xflow>
 8007d70:	00000000 	.word	0x00000000
 8007d74:	10000000 	.word	0x10000000

08007d78 <__math_oflow>:
 8007d78:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007d80 <__math_oflow+0x8>
 8007d7c:	f7ff bfda 	b.w	8007d34 <xflow>
 8007d80:	00000000 	.word	0x00000000
 8007d84:	70000000 	.word	0x70000000

08007d88 <__kernel_rem_pio2>:
 8007d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8c:	ed2d 8b02 	vpush	{d8}
 8007d90:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8007d94:	f112 0f14 	cmn.w	r2, #20
 8007d98:	9306      	str	r3, [sp, #24]
 8007d9a:	9104      	str	r1, [sp, #16]
 8007d9c:	4bc2      	ldr	r3, [pc, #776]	@ (80080a8 <__kernel_rem_pio2+0x320>)
 8007d9e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8007da0:	9008      	str	r0, [sp, #32]
 8007da2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007da6:	9300      	str	r3, [sp, #0]
 8007da8:	9b06      	ldr	r3, [sp, #24]
 8007daa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007dae:	bfa8      	it	ge
 8007db0:	1ed4      	subge	r4, r2, #3
 8007db2:	9305      	str	r3, [sp, #20]
 8007db4:	bfb2      	itee	lt
 8007db6:	2400      	movlt	r4, #0
 8007db8:	2318      	movge	r3, #24
 8007dba:	fb94 f4f3 	sdivge	r4, r4, r3
 8007dbe:	f06f 0317 	mvn.w	r3, #23
 8007dc2:	fb04 3303 	mla	r3, r4, r3, r3
 8007dc6:	eb03 0b02 	add.w	fp, r3, r2
 8007dca:	9b00      	ldr	r3, [sp, #0]
 8007dcc:	9a05      	ldr	r2, [sp, #20]
 8007dce:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8008098 <__kernel_rem_pio2+0x310>
 8007dd2:	eb03 0802 	add.w	r8, r3, r2
 8007dd6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007dd8:	1aa7      	subs	r7, r4, r2
 8007dda:	ae20      	add	r6, sp, #128	@ 0x80
 8007ddc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007de0:	2500      	movs	r5, #0
 8007de2:	4545      	cmp	r5, r8
 8007de4:	dd12      	ble.n	8007e0c <__kernel_rem_pio2+0x84>
 8007de6:	9b06      	ldr	r3, [sp, #24]
 8007de8:	aa20      	add	r2, sp, #128	@ 0x80
 8007dea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007dee:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8007df2:	2700      	movs	r7, #0
 8007df4:	9b00      	ldr	r3, [sp, #0]
 8007df6:	429f      	cmp	r7, r3
 8007df8:	dc2e      	bgt.n	8007e58 <__kernel_rem_pio2+0xd0>
 8007dfa:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8008098 <__kernel_rem_pio2+0x310>
 8007dfe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e02:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e06:	46a8      	mov	r8, r5
 8007e08:	2600      	movs	r6, #0
 8007e0a:	e01b      	b.n	8007e44 <__kernel_rem_pio2+0xbc>
 8007e0c:	42ef      	cmn	r7, r5
 8007e0e:	d407      	bmi.n	8007e20 <__kernel_rem_pio2+0x98>
 8007e10:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007e14:	f7f8 fb56 	bl	80004c4 <__aeabi_i2d>
 8007e18:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007e1c:	3501      	adds	r5, #1
 8007e1e:	e7e0      	b.n	8007de2 <__kernel_rem_pio2+0x5a>
 8007e20:	ec51 0b18 	vmov	r0, r1, d8
 8007e24:	e7f8      	b.n	8007e18 <__kernel_rem_pio2+0x90>
 8007e26:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8007e2a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007e2e:	f7f8 fbb3 	bl	8000598 <__aeabi_dmul>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e3a:	f7f8 f9f7 	bl	800022c <__adddf3>
 8007e3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e42:	3601      	adds	r6, #1
 8007e44:	9b05      	ldr	r3, [sp, #20]
 8007e46:	429e      	cmp	r6, r3
 8007e48:	dded      	ble.n	8007e26 <__kernel_rem_pio2+0x9e>
 8007e4a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e4e:	3701      	adds	r7, #1
 8007e50:	ecaa 7b02 	vstmia	sl!, {d7}
 8007e54:	3508      	adds	r5, #8
 8007e56:	e7cd      	b.n	8007df4 <__kernel_rem_pio2+0x6c>
 8007e58:	9b00      	ldr	r3, [sp, #0]
 8007e5a:	f8dd 8000 	ldr.w	r8, [sp]
 8007e5e:	aa0c      	add	r2, sp, #48	@ 0x30
 8007e60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007e64:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e66:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007e68:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e6e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8007e72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e74:	ab98      	add	r3, sp, #608	@ 0x260
 8007e76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007e7a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8007e7e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e82:	ac0c      	add	r4, sp, #48	@ 0x30
 8007e84:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007e86:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8007e8a:	46a1      	mov	r9, r4
 8007e8c:	46c2      	mov	sl, r8
 8007e8e:	f1ba 0f00 	cmp.w	sl, #0
 8007e92:	dc77      	bgt.n	8007f84 <__kernel_rem_pio2+0x1fc>
 8007e94:	4658      	mov	r0, fp
 8007e96:	ed9d 0b02 	vldr	d0, [sp, #8]
 8007e9a:	f000 fc41 	bl	8008720 <scalbn>
 8007e9e:	ec57 6b10 	vmov	r6, r7, d0
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007ea8:	4630      	mov	r0, r6
 8007eaa:	4639      	mov	r1, r7
 8007eac:	f7f8 fb74 	bl	8000598 <__aeabi_dmul>
 8007eb0:	ec41 0b10 	vmov	d0, r0, r1
 8007eb4:	f000 fcb0 	bl	8008818 <floor>
 8007eb8:	4b7c      	ldr	r3, [pc, #496]	@ (80080ac <__kernel_rem_pio2+0x324>)
 8007eba:	ec51 0b10 	vmov	r0, r1, d0
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f7f8 fb6a 	bl	8000598 <__aeabi_dmul>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	4630      	mov	r0, r6
 8007eca:	4639      	mov	r1, r7
 8007ecc:	f7f8 f9ac 	bl	8000228 <__aeabi_dsub>
 8007ed0:	460f      	mov	r7, r1
 8007ed2:	4606      	mov	r6, r0
 8007ed4:	f7f8 fdfa 	bl	8000acc <__aeabi_d2iz>
 8007ed8:	9002      	str	r0, [sp, #8]
 8007eda:	f7f8 faf3 	bl	80004c4 <__aeabi_i2d>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	4639      	mov	r1, r7
 8007ee6:	f7f8 f99f 	bl	8000228 <__aeabi_dsub>
 8007eea:	f1bb 0f00 	cmp.w	fp, #0
 8007eee:	4606      	mov	r6, r0
 8007ef0:	460f      	mov	r7, r1
 8007ef2:	dd6c      	ble.n	8007fce <__kernel_rem_pio2+0x246>
 8007ef4:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8007ef8:	ab0c      	add	r3, sp, #48	@ 0x30
 8007efa:	9d02      	ldr	r5, [sp, #8]
 8007efc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007f00:	f1cb 0018 	rsb	r0, fp, #24
 8007f04:	fa43 f200 	asr.w	r2, r3, r0
 8007f08:	4415      	add	r5, r2
 8007f0a:	4082      	lsls	r2, r0
 8007f0c:	1a9b      	subs	r3, r3, r2
 8007f0e:	aa0c      	add	r2, sp, #48	@ 0x30
 8007f10:	9502      	str	r5, [sp, #8]
 8007f12:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8007f16:	f1cb 0217 	rsb	r2, fp, #23
 8007f1a:	fa43 f902 	asr.w	r9, r3, r2
 8007f1e:	f1b9 0f00 	cmp.w	r9, #0
 8007f22:	dd64      	ble.n	8007fee <__kernel_rem_pio2+0x266>
 8007f24:	9b02      	ldr	r3, [sp, #8]
 8007f26:	2200      	movs	r2, #0
 8007f28:	3301      	adds	r3, #1
 8007f2a:	9302      	str	r3, [sp, #8]
 8007f2c:	4615      	mov	r5, r2
 8007f2e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8007f32:	4590      	cmp	r8, r2
 8007f34:	f300 80a1 	bgt.w	800807a <__kernel_rem_pio2+0x2f2>
 8007f38:	f1bb 0f00 	cmp.w	fp, #0
 8007f3c:	dd07      	ble.n	8007f4e <__kernel_rem_pio2+0x1c6>
 8007f3e:	f1bb 0f01 	cmp.w	fp, #1
 8007f42:	f000 80c1 	beq.w	80080c8 <__kernel_rem_pio2+0x340>
 8007f46:	f1bb 0f02 	cmp.w	fp, #2
 8007f4a:	f000 80c8 	beq.w	80080de <__kernel_rem_pio2+0x356>
 8007f4e:	f1b9 0f02 	cmp.w	r9, #2
 8007f52:	d14c      	bne.n	8007fee <__kernel_rem_pio2+0x266>
 8007f54:	4632      	mov	r2, r6
 8007f56:	463b      	mov	r3, r7
 8007f58:	4955      	ldr	r1, [pc, #340]	@ (80080b0 <__kernel_rem_pio2+0x328>)
 8007f5a:	2000      	movs	r0, #0
 8007f5c:	f7f8 f964 	bl	8000228 <__aeabi_dsub>
 8007f60:	4606      	mov	r6, r0
 8007f62:	460f      	mov	r7, r1
 8007f64:	2d00      	cmp	r5, #0
 8007f66:	d042      	beq.n	8007fee <__kernel_rem_pio2+0x266>
 8007f68:	4658      	mov	r0, fp
 8007f6a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80080a0 <__kernel_rem_pio2+0x318>
 8007f6e:	f000 fbd7 	bl	8008720 <scalbn>
 8007f72:	4630      	mov	r0, r6
 8007f74:	4639      	mov	r1, r7
 8007f76:	ec53 2b10 	vmov	r2, r3, d0
 8007f7a:	f7f8 f955 	bl	8000228 <__aeabi_dsub>
 8007f7e:	4606      	mov	r6, r0
 8007f80:	460f      	mov	r7, r1
 8007f82:	e034      	b.n	8007fee <__kernel_rem_pio2+0x266>
 8007f84:	4b4b      	ldr	r3, [pc, #300]	@ (80080b4 <__kernel_rem_pio2+0x32c>)
 8007f86:	2200      	movs	r2, #0
 8007f88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f8c:	f7f8 fb04 	bl	8000598 <__aeabi_dmul>
 8007f90:	f7f8 fd9c 	bl	8000acc <__aeabi_d2iz>
 8007f94:	f7f8 fa96 	bl	80004c4 <__aeabi_i2d>
 8007f98:	4b47      	ldr	r3, [pc, #284]	@ (80080b8 <__kernel_rem_pio2+0x330>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	4606      	mov	r6, r0
 8007f9e:	460f      	mov	r7, r1
 8007fa0:	f7f8 fafa 	bl	8000598 <__aeabi_dmul>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fac:	f7f8 f93c 	bl	8000228 <__aeabi_dsub>
 8007fb0:	f7f8 fd8c 	bl	8000acc <__aeabi_d2iz>
 8007fb4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007fb8:	f849 0b04 	str.w	r0, [r9], #4
 8007fbc:	4639      	mov	r1, r7
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	f7f8 f934 	bl	800022c <__adddf3>
 8007fc4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007fc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fcc:	e75f      	b.n	8007e8e <__kernel_rem_pio2+0x106>
 8007fce:	d107      	bne.n	8007fe0 <__kernel_rem_pio2+0x258>
 8007fd0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8007fd4:	aa0c      	add	r2, sp, #48	@ 0x30
 8007fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fda:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8007fde:	e79e      	b.n	8007f1e <__kernel_rem_pio2+0x196>
 8007fe0:	4b36      	ldr	r3, [pc, #216]	@ (80080bc <__kernel_rem_pio2+0x334>)
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f7f8 fd5e 	bl	8000aa4 <__aeabi_dcmpge>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	d143      	bne.n	8008074 <__kernel_rem_pio2+0x2ec>
 8007fec:	4681      	mov	r9, r0
 8007fee:	2200      	movs	r2, #0
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	4630      	mov	r0, r6
 8007ff4:	4639      	mov	r1, r7
 8007ff6:	f7f8 fd37 	bl	8000a68 <__aeabi_dcmpeq>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	f000 80c1 	beq.w	8008182 <__kernel_rem_pio2+0x3fa>
 8008000:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8008004:	2200      	movs	r2, #0
 8008006:	9900      	ldr	r1, [sp, #0]
 8008008:	428b      	cmp	r3, r1
 800800a:	da70      	bge.n	80080ee <__kernel_rem_pio2+0x366>
 800800c:	2a00      	cmp	r2, #0
 800800e:	f000 808b 	beq.w	8008128 <__kernel_rem_pio2+0x3a0>
 8008012:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008016:	ab0c      	add	r3, sp, #48	@ 0x30
 8008018:	f1ab 0b18 	sub.w	fp, fp, #24
 800801c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d0f6      	beq.n	8008012 <__kernel_rem_pio2+0x28a>
 8008024:	4658      	mov	r0, fp
 8008026:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80080a0 <__kernel_rem_pio2+0x318>
 800802a:	f000 fb79 	bl	8008720 <scalbn>
 800802e:	f108 0301 	add.w	r3, r8, #1
 8008032:	00da      	lsls	r2, r3, #3
 8008034:	9205      	str	r2, [sp, #20]
 8008036:	ec55 4b10 	vmov	r4, r5, d0
 800803a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800803c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80080b4 <__kernel_rem_pio2+0x32c>
 8008040:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8008044:	4646      	mov	r6, r8
 8008046:	f04f 0a00 	mov.w	sl, #0
 800804a:	2e00      	cmp	r6, #0
 800804c:	f280 80d1 	bge.w	80081f2 <__kernel_rem_pio2+0x46a>
 8008050:	4644      	mov	r4, r8
 8008052:	2c00      	cmp	r4, #0
 8008054:	f2c0 80ff 	blt.w	8008256 <__kernel_rem_pio2+0x4ce>
 8008058:	4b19      	ldr	r3, [pc, #100]	@ (80080c0 <__kernel_rem_pio2+0x338>)
 800805a:	461f      	mov	r7, r3
 800805c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800805e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008062:	9306      	str	r3, [sp, #24]
 8008064:	f04f 0a00 	mov.w	sl, #0
 8008068:	f04f 0b00 	mov.w	fp, #0
 800806c:	2600      	movs	r6, #0
 800806e:	eba8 0504 	sub.w	r5, r8, r4
 8008072:	e0e4      	b.n	800823e <__kernel_rem_pio2+0x4b6>
 8008074:	f04f 0902 	mov.w	r9, #2
 8008078:	e754      	b.n	8007f24 <__kernel_rem_pio2+0x19c>
 800807a:	f854 3b04 	ldr.w	r3, [r4], #4
 800807e:	bb0d      	cbnz	r5, 80080c4 <__kernel_rem_pio2+0x33c>
 8008080:	b123      	cbz	r3, 800808c <__kernel_rem_pio2+0x304>
 8008082:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8008086:	f844 3c04 	str.w	r3, [r4, #-4]
 800808a:	2301      	movs	r3, #1
 800808c:	3201      	adds	r2, #1
 800808e:	461d      	mov	r5, r3
 8008090:	e74f      	b.n	8007f32 <__kernel_rem_pio2+0x1aa>
 8008092:	bf00      	nop
 8008094:	f3af 8000 	nop.w
	...
 80080a4:	3ff00000 	.word	0x3ff00000
 80080a8:	08008b30 	.word	0x08008b30
 80080ac:	40200000 	.word	0x40200000
 80080b0:	3ff00000 	.word	0x3ff00000
 80080b4:	3e700000 	.word	0x3e700000
 80080b8:	41700000 	.word	0x41700000
 80080bc:	3fe00000 	.word	0x3fe00000
 80080c0:	08008af0 	.word	0x08008af0
 80080c4:	1acb      	subs	r3, r1, r3
 80080c6:	e7de      	b.n	8008086 <__kernel_rem_pio2+0x2fe>
 80080c8:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80080cc:	ab0c      	add	r3, sp, #48	@ 0x30
 80080ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80080d6:	a90c      	add	r1, sp, #48	@ 0x30
 80080d8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80080dc:	e737      	b.n	8007f4e <__kernel_rem_pio2+0x1c6>
 80080de:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80080e2:	ab0c      	add	r3, sp, #48	@ 0x30
 80080e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80080ec:	e7f3      	b.n	80080d6 <__kernel_rem_pio2+0x34e>
 80080ee:	a90c      	add	r1, sp, #48	@ 0x30
 80080f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80080f4:	3b01      	subs	r3, #1
 80080f6:	430a      	orrs	r2, r1
 80080f8:	e785      	b.n	8008006 <__kernel_rem_pio2+0x27e>
 80080fa:	3401      	adds	r4, #1
 80080fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008100:	2a00      	cmp	r2, #0
 8008102:	d0fa      	beq.n	80080fa <__kernel_rem_pio2+0x372>
 8008104:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008106:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800810a:	eb0d 0503 	add.w	r5, sp, r3
 800810e:	9b06      	ldr	r3, [sp, #24]
 8008110:	aa20      	add	r2, sp, #128	@ 0x80
 8008112:	4443      	add	r3, r8
 8008114:	f108 0701 	add.w	r7, r8, #1
 8008118:	3d98      	subs	r5, #152	@ 0x98
 800811a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800811e:	4444      	add	r4, r8
 8008120:	42bc      	cmp	r4, r7
 8008122:	da04      	bge.n	800812e <__kernel_rem_pio2+0x3a6>
 8008124:	46a0      	mov	r8, r4
 8008126:	e6a2      	b.n	8007e6e <__kernel_rem_pio2+0xe6>
 8008128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800812a:	2401      	movs	r4, #1
 800812c:	e7e6      	b.n	80080fc <__kernel_rem_pio2+0x374>
 800812e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008130:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8008134:	f7f8 f9c6 	bl	80004c4 <__aeabi_i2d>
 8008138:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 80083f8 <__kernel_rem_pio2+0x670>
 800813c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008140:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008144:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008148:	46b2      	mov	sl, r6
 800814a:	f04f 0800 	mov.w	r8, #0
 800814e:	9b05      	ldr	r3, [sp, #20]
 8008150:	4598      	cmp	r8, r3
 8008152:	dd05      	ble.n	8008160 <__kernel_rem_pio2+0x3d8>
 8008154:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008158:	3701      	adds	r7, #1
 800815a:	eca5 7b02 	vstmia	r5!, {d7}
 800815e:	e7df      	b.n	8008120 <__kernel_rem_pio2+0x398>
 8008160:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8008164:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008168:	f7f8 fa16 	bl	8000598 <__aeabi_dmul>
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008174:	f7f8 f85a 	bl	800022c <__adddf3>
 8008178:	f108 0801 	add.w	r8, r8, #1
 800817c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008180:	e7e5      	b.n	800814e <__kernel_rem_pio2+0x3c6>
 8008182:	f1cb 0000 	rsb	r0, fp, #0
 8008186:	ec47 6b10 	vmov	d0, r6, r7
 800818a:	f000 fac9 	bl	8008720 <scalbn>
 800818e:	ec55 4b10 	vmov	r4, r5, d0
 8008192:	4b9b      	ldr	r3, [pc, #620]	@ (8008400 <__kernel_rem_pio2+0x678>)
 8008194:	2200      	movs	r2, #0
 8008196:	4620      	mov	r0, r4
 8008198:	4629      	mov	r1, r5
 800819a:	f7f8 fc83 	bl	8000aa4 <__aeabi_dcmpge>
 800819e:	b300      	cbz	r0, 80081e2 <__kernel_rem_pio2+0x45a>
 80081a0:	4b98      	ldr	r3, [pc, #608]	@ (8008404 <__kernel_rem_pio2+0x67c>)
 80081a2:	2200      	movs	r2, #0
 80081a4:	4620      	mov	r0, r4
 80081a6:	4629      	mov	r1, r5
 80081a8:	f7f8 f9f6 	bl	8000598 <__aeabi_dmul>
 80081ac:	f7f8 fc8e 	bl	8000acc <__aeabi_d2iz>
 80081b0:	4606      	mov	r6, r0
 80081b2:	f7f8 f987 	bl	80004c4 <__aeabi_i2d>
 80081b6:	4b92      	ldr	r3, [pc, #584]	@ (8008400 <__kernel_rem_pio2+0x678>)
 80081b8:	2200      	movs	r2, #0
 80081ba:	f7f8 f9ed 	bl	8000598 <__aeabi_dmul>
 80081be:	460b      	mov	r3, r1
 80081c0:	4602      	mov	r2, r0
 80081c2:	4629      	mov	r1, r5
 80081c4:	4620      	mov	r0, r4
 80081c6:	f7f8 f82f 	bl	8000228 <__aeabi_dsub>
 80081ca:	f7f8 fc7f 	bl	8000acc <__aeabi_d2iz>
 80081ce:	ab0c      	add	r3, sp, #48	@ 0x30
 80081d0:	f10b 0b18 	add.w	fp, fp, #24
 80081d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80081d8:	f108 0801 	add.w	r8, r8, #1
 80081dc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80081e0:	e720      	b.n	8008024 <__kernel_rem_pio2+0x29c>
 80081e2:	4620      	mov	r0, r4
 80081e4:	4629      	mov	r1, r5
 80081e6:	f7f8 fc71 	bl	8000acc <__aeabi_d2iz>
 80081ea:	ab0c      	add	r3, sp, #48	@ 0x30
 80081ec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80081f0:	e718      	b.n	8008024 <__kernel_rem_pio2+0x29c>
 80081f2:	ab0c      	add	r3, sp, #48	@ 0x30
 80081f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80081f8:	f7f8 f964 	bl	80004c4 <__aeabi_i2d>
 80081fc:	4622      	mov	r2, r4
 80081fe:	462b      	mov	r3, r5
 8008200:	f7f8 f9ca 	bl	8000598 <__aeabi_dmul>
 8008204:	4652      	mov	r2, sl
 8008206:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800820a:	465b      	mov	r3, fp
 800820c:	4620      	mov	r0, r4
 800820e:	4629      	mov	r1, r5
 8008210:	f7f8 f9c2 	bl	8000598 <__aeabi_dmul>
 8008214:	3e01      	subs	r6, #1
 8008216:	4604      	mov	r4, r0
 8008218:	460d      	mov	r5, r1
 800821a:	e716      	b.n	800804a <__kernel_rem_pio2+0x2c2>
 800821c:	9906      	ldr	r1, [sp, #24]
 800821e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008222:	9106      	str	r1, [sp, #24]
 8008224:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8008228:	f7f8 f9b6 	bl	8000598 <__aeabi_dmul>
 800822c:	4602      	mov	r2, r0
 800822e:	460b      	mov	r3, r1
 8008230:	4650      	mov	r0, sl
 8008232:	4659      	mov	r1, fp
 8008234:	f7f7 fffa 	bl	800022c <__adddf3>
 8008238:	3601      	adds	r6, #1
 800823a:	4682      	mov	sl, r0
 800823c:	468b      	mov	fp, r1
 800823e:	9b00      	ldr	r3, [sp, #0]
 8008240:	429e      	cmp	r6, r3
 8008242:	dc01      	bgt.n	8008248 <__kernel_rem_pio2+0x4c0>
 8008244:	42ae      	cmp	r6, r5
 8008246:	dde9      	ble.n	800821c <__kernel_rem_pio2+0x494>
 8008248:	ab48      	add	r3, sp, #288	@ 0x120
 800824a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800824e:	e9c5 ab00 	strd	sl, fp, [r5]
 8008252:	3c01      	subs	r4, #1
 8008254:	e6fd      	b.n	8008052 <__kernel_rem_pio2+0x2ca>
 8008256:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008258:	2b02      	cmp	r3, #2
 800825a:	dc0b      	bgt.n	8008274 <__kernel_rem_pio2+0x4ec>
 800825c:	2b00      	cmp	r3, #0
 800825e:	dc35      	bgt.n	80082cc <__kernel_rem_pio2+0x544>
 8008260:	d059      	beq.n	8008316 <__kernel_rem_pio2+0x58e>
 8008262:	9b02      	ldr	r3, [sp, #8]
 8008264:	f003 0007 	and.w	r0, r3, #7
 8008268:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800826c:	ecbd 8b02 	vpop	{d8}
 8008270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008274:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008276:	2b03      	cmp	r3, #3
 8008278:	d1f3      	bne.n	8008262 <__kernel_rem_pio2+0x4da>
 800827a:	9b05      	ldr	r3, [sp, #20]
 800827c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008280:	eb0d 0403 	add.w	r4, sp, r3
 8008284:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008288:	4625      	mov	r5, r4
 800828a:	46c2      	mov	sl, r8
 800828c:	f1ba 0f00 	cmp.w	sl, #0
 8008290:	dc69      	bgt.n	8008366 <__kernel_rem_pio2+0x5de>
 8008292:	4645      	mov	r5, r8
 8008294:	2d01      	cmp	r5, #1
 8008296:	f300 8087 	bgt.w	80083a8 <__kernel_rem_pio2+0x620>
 800829a:	9c05      	ldr	r4, [sp, #20]
 800829c:	ab48      	add	r3, sp, #288	@ 0x120
 800829e:	441c      	add	r4, r3
 80082a0:	2000      	movs	r0, #0
 80082a2:	2100      	movs	r1, #0
 80082a4:	f1b8 0f01 	cmp.w	r8, #1
 80082a8:	f300 809c 	bgt.w	80083e4 <__kernel_rem_pio2+0x65c>
 80082ac:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80082b0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80082b4:	f1b9 0f00 	cmp.w	r9, #0
 80082b8:	f040 80a6 	bne.w	8008408 <__kernel_rem_pio2+0x680>
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	e9c3 5600 	strd	r5, r6, [r3]
 80082c2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80082c6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80082ca:	e7ca      	b.n	8008262 <__kernel_rem_pio2+0x4da>
 80082cc:	9d05      	ldr	r5, [sp, #20]
 80082ce:	ab48      	add	r3, sp, #288	@ 0x120
 80082d0:	441d      	add	r5, r3
 80082d2:	4644      	mov	r4, r8
 80082d4:	2000      	movs	r0, #0
 80082d6:	2100      	movs	r1, #0
 80082d8:	2c00      	cmp	r4, #0
 80082da:	da35      	bge.n	8008348 <__kernel_rem_pio2+0x5c0>
 80082dc:	f1b9 0f00 	cmp.w	r9, #0
 80082e0:	d038      	beq.n	8008354 <__kernel_rem_pio2+0x5cc>
 80082e2:	4602      	mov	r2, r0
 80082e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80082e8:	9c04      	ldr	r4, [sp, #16]
 80082ea:	e9c4 2300 	strd	r2, r3, [r4]
 80082ee:	4602      	mov	r2, r0
 80082f0:	460b      	mov	r3, r1
 80082f2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80082f6:	f7f7 ff97 	bl	8000228 <__aeabi_dsub>
 80082fa:	ad4a      	add	r5, sp, #296	@ 0x128
 80082fc:	2401      	movs	r4, #1
 80082fe:	45a0      	cmp	r8, r4
 8008300:	da2b      	bge.n	800835a <__kernel_rem_pio2+0x5d2>
 8008302:	f1b9 0f00 	cmp.w	r9, #0
 8008306:	d002      	beq.n	800830e <__kernel_rem_pio2+0x586>
 8008308:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800830c:	4619      	mov	r1, r3
 800830e:	9b04      	ldr	r3, [sp, #16]
 8008310:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008314:	e7a5      	b.n	8008262 <__kernel_rem_pio2+0x4da>
 8008316:	9c05      	ldr	r4, [sp, #20]
 8008318:	ab48      	add	r3, sp, #288	@ 0x120
 800831a:	441c      	add	r4, r3
 800831c:	2000      	movs	r0, #0
 800831e:	2100      	movs	r1, #0
 8008320:	f1b8 0f00 	cmp.w	r8, #0
 8008324:	da09      	bge.n	800833a <__kernel_rem_pio2+0x5b2>
 8008326:	f1b9 0f00 	cmp.w	r9, #0
 800832a:	d002      	beq.n	8008332 <__kernel_rem_pio2+0x5aa>
 800832c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008330:	4619      	mov	r1, r3
 8008332:	9b04      	ldr	r3, [sp, #16]
 8008334:	e9c3 0100 	strd	r0, r1, [r3]
 8008338:	e793      	b.n	8008262 <__kernel_rem_pio2+0x4da>
 800833a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800833e:	f7f7 ff75 	bl	800022c <__adddf3>
 8008342:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008346:	e7eb      	b.n	8008320 <__kernel_rem_pio2+0x598>
 8008348:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800834c:	f7f7 ff6e 	bl	800022c <__adddf3>
 8008350:	3c01      	subs	r4, #1
 8008352:	e7c1      	b.n	80082d8 <__kernel_rem_pio2+0x550>
 8008354:	4602      	mov	r2, r0
 8008356:	460b      	mov	r3, r1
 8008358:	e7c6      	b.n	80082e8 <__kernel_rem_pio2+0x560>
 800835a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800835e:	f7f7 ff65 	bl	800022c <__adddf3>
 8008362:	3401      	adds	r4, #1
 8008364:	e7cb      	b.n	80082fe <__kernel_rem_pio2+0x576>
 8008366:	ed35 7b02 	vldmdb	r5!, {d7}
 800836a:	ed8d 7b00 	vstr	d7, [sp]
 800836e:	ed95 7b02 	vldr	d7, [r5, #8]
 8008372:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008376:	ec53 2b17 	vmov	r2, r3, d7
 800837a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800837e:	f7f7 ff55 	bl	800022c <__adddf3>
 8008382:	4602      	mov	r2, r0
 8008384:	460b      	mov	r3, r1
 8008386:	4606      	mov	r6, r0
 8008388:	460f      	mov	r7, r1
 800838a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800838e:	f7f7 ff4b 	bl	8000228 <__aeabi_dsub>
 8008392:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008396:	f7f7 ff49 	bl	800022c <__adddf3>
 800839a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800839e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80083a2:	e9c5 6700 	strd	r6, r7, [r5]
 80083a6:	e771      	b.n	800828c <__kernel_rem_pio2+0x504>
 80083a8:	ed34 7b02 	vldmdb	r4!, {d7}
 80083ac:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80083b0:	ec51 0b17 	vmov	r0, r1, d7
 80083b4:	4652      	mov	r2, sl
 80083b6:	465b      	mov	r3, fp
 80083b8:	ed8d 7b00 	vstr	d7, [sp]
 80083bc:	f7f7 ff36 	bl	800022c <__adddf3>
 80083c0:	4602      	mov	r2, r0
 80083c2:	460b      	mov	r3, r1
 80083c4:	4606      	mov	r6, r0
 80083c6:	460f      	mov	r7, r1
 80083c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083cc:	f7f7 ff2c 	bl	8000228 <__aeabi_dsub>
 80083d0:	4652      	mov	r2, sl
 80083d2:	465b      	mov	r3, fp
 80083d4:	f7f7 ff2a 	bl	800022c <__adddf3>
 80083d8:	3d01      	subs	r5, #1
 80083da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80083de:	e9c4 6700 	strd	r6, r7, [r4]
 80083e2:	e757      	b.n	8008294 <__kernel_rem_pio2+0x50c>
 80083e4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80083e8:	f7f7 ff20 	bl	800022c <__adddf3>
 80083ec:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80083f0:	e758      	b.n	80082a4 <__kernel_rem_pio2+0x51c>
 80083f2:	bf00      	nop
 80083f4:	f3af 8000 	nop.w
	...
 8008400:	41700000 	.word	0x41700000
 8008404:	3e700000 	.word	0x3e700000
 8008408:	9b04      	ldr	r3, [sp, #16]
 800840a:	9a04      	ldr	r2, [sp, #16]
 800840c:	601d      	str	r5, [r3, #0]
 800840e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8008412:	605c      	str	r4, [r3, #4]
 8008414:	609f      	str	r7, [r3, #8]
 8008416:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800841a:	60d3      	str	r3, [r2, #12]
 800841c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008420:	6110      	str	r0, [r2, #16]
 8008422:	6153      	str	r3, [r2, #20]
 8008424:	e71d      	b.n	8008262 <__kernel_rem_pio2+0x4da>
 8008426:	bf00      	nop

08008428 <__ieee754_exp>:
 8008428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800842c:	ec55 4b10 	vmov	r4, r5, d0
 8008430:	49b1      	ldr	r1, [pc, #708]	@ (80086f8 <__ieee754_exp+0x2d0>)
 8008432:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8008436:	428a      	cmp	r2, r1
 8008438:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800843c:	d936      	bls.n	80084ac <__ieee754_exp+0x84>
 800843e:	49af      	ldr	r1, [pc, #700]	@ (80086fc <__ieee754_exp+0x2d4>)
 8008440:	428a      	cmp	r2, r1
 8008442:	d914      	bls.n	800846e <__ieee754_exp+0x46>
 8008444:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008448:	4323      	orrs	r3, r4
 800844a:	4622      	mov	r2, r4
 800844c:	d007      	beq.n	800845e <__ieee754_exp+0x36>
 800844e:	462b      	mov	r3, r5
 8008450:	4620      	mov	r0, r4
 8008452:	4629      	mov	r1, r5
 8008454:	f7f7 feea 	bl	800022c <__adddf3>
 8008458:	4604      	mov	r4, r0
 800845a:	460d      	mov	r5, r1
 800845c:	e002      	b.n	8008464 <__ieee754_exp+0x3c>
 800845e:	2e00      	cmp	r6, #0
 8008460:	f040 8118 	bne.w	8008694 <__ieee754_exp+0x26c>
 8008464:	ec45 4b10 	vmov	d0, r4, r5
 8008468:	b004      	add	sp, #16
 800846a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800846e:	a38c      	add	r3, pc, #560	@ (adr r3, 80086a0 <__ieee754_exp+0x278>)
 8008470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008474:	4620      	mov	r0, r4
 8008476:	4629      	mov	r1, r5
 8008478:	f7f8 fb1e 	bl	8000ab8 <__aeabi_dcmpgt>
 800847c:	4607      	mov	r7, r0
 800847e:	b128      	cbz	r0, 800848c <__ieee754_exp+0x64>
 8008480:	2000      	movs	r0, #0
 8008482:	b004      	add	sp, #16
 8008484:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008488:	f7ff bc76 	b.w	8007d78 <__math_oflow>
 800848c:	a386      	add	r3, pc, #536	@ (adr r3, 80086a8 <__ieee754_exp+0x280>)
 800848e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008492:	4620      	mov	r0, r4
 8008494:	4629      	mov	r1, r5
 8008496:	f7f8 faf1 	bl	8000a7c <__aeabi_dcmplt>
 800849a:	2800      	cmp	r0, #0
 800849c:	f000 8087 	beq.w	80085ae <__ieee754_exp+0x186>
 80084a0:	4638      	mov	r0, r7
 80084a2:	b004      	add	sp, #16
 80084a4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084a8:	f7ff bc5e 	b.w	8007d68 <__math_uflow>
 80084ac:	4b94      	ldr	r3, [pc, #592]	@ (8008700 <__ieee754_exp+0x2d8>)
 80084ae:	429a      	cmp	r2, r3
 80084b0:	f240 80a9 	bls.w	8008606 <__ieee754_exp+0x1de>
 80084b4:	4b93      	ldr	r3, [pc, #588]	@ (8008704 <__ieee754_exp+0x2dc>)
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d879      	bhi.n	80085ae <__ieee754_exp+0x186>
 80084ba:	4b93      	ldr	r3, [pc, #588]	@ (8008708 <__ieee754_exp+0x2e0>)
 80084bc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80084c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c4:	4620      	mov	r0, r4
 80084c6:	4629      	mov	r1, r5
 80084c8:	f7f7 feae 	bl	8000228 <__aeabi_dsub>
 80084cc:	4b8f      	ldr	r3, [pc, #572]	@ (800870c <__ieee754_exp+0x2e4>)
 80084ce:	00f7      	lsls	r7, r6, #3
 80084d0:	443b      	add	r3, r7
 80084d2:	ed93 7b00 	vldr	d7, [r3]
 80084d6:	ed8d 7b00 	vstr	d7, [sp]
 80084da:	f086 0a01 	eor.w	sl, r6, #1
 80084de:	4680      	mov	r8, r0
 80084e0:	4689      	mov	r9, r1
 80084e2:	ebaa 0a06 	sub.w	sl, sl, r6
 80084e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084ea:	4640      	mov	r0, r8
 80084ec:	4649      	mov	r1, r9
 80084ee:	f7f7 fe9b 	bl	8000228 <__aeabi_dsub>
 80084f2:	4604      	mov	r4, r0
 80084f4:	460d      	mov	r5, r1
 80084f6:	4622      	mov	r2, r4
 80084f8:	462b      	mov	r3, r5
 80084fa:	4620      	mov	r0, r4
 80084fc:	4629      	mov	r1, r5
 80084fe:	f7f8 f84b 	bl	8000598 <__aeabi_dmul>
 8008502:	a36b      	add	r3, pc, #428	@ (adr r3, 80086b0 <__ieee754_exp+0x288>)
 8008504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008508:	4606      	mov	r6, r0
 800850a:	460f      	mov	r7, r1
 800850c:	f7f8 f844 	bl	8000598 <__aeabi_dmul>
 8008510:	a369      	add	r3, pc, #420	@ (adr r3, 80086b8 <__ieee754_exp+0x290>)
 8008512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008516:	f7f7 fe87 	bl	8000228 <__aeabi_dsub>
 800851a:	4632      	mov	r2, r6
 800851c:	463b      	mov	r3, r7
 800851e:	f7f8 f83b 	bl	8000598 <__aeabi_dmul>
 8008522:	a367      	add	r3, pc, #412	@ (adr r3, 80086c0 <__ieee754_exp+0x298>)
 8008524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008528:	f7f7 fe80 	bl	800022c <__adddf3>
 800852c:	4632      	mov	r2, r6
 800852e:	463b      	mov	r3, r7
 8008530:	f7f8 f832 	bl	8000598 <__aeabi_dmul>
 8008534:	a364      	add	r3, pc, #400	@ (adr r3, 80086c8 <__ieee754_exp+0x2a0>)
 8008536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853a:	f7f7 fe75 	bl	8000228 <__aeabi_dsub>
 800853e:	4632      	mov	r2, r6
 8008540:	463b      	mov	r3, r7
 8008542:	f7f8 f829 	bl	8000598 <__aeabi_dmul>
 8008546:	a362      	add	r3, pc, #392	@ (adr r3, 80086d0 <__ieee754_exp+0x2a8>)
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	f7f7 fe6e 	bl	800022c <__adddf3>
 8008550:	4632      	mov	r2, r6
 8008552:	463b      	mov	r3, r7
 8008554:	f7f8 f820 	bl	8000598 <__aeabi_dmul>
 8008558:	4602      	mov	r2, r0
 800855a:	460b      	mov	r3, r1
 800855c:	4620      	mov	r0, r4
 800855e:	4629      	mov	r1, r5
 8008560:	f7f7 fe62 	bl	8000228 <__aeabi_dsub>
 8008564:	4602      	mov	r2, r0
 8008566:	460b      	mov	r3, r1
 8008568:	4606      	mov	r6, r0
 800856a:	460f      	mov	r7, r1
 800856c:	4620      	mov	r0, r4
 800856e:	4629      	mov	r1, r5
 8008570:	f7f8 f812 	bl	8000598 <__aeabi_dmul>
 8008574:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008578:	f1ba 0f00 	cmp.w	sl, #0
 800857c:	d15c      	bne.n	8008638 <__ieee754_exp+0x210>
 800857e:	2200      	movs	r2, #0
 8008580:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008584:	4630      	mov	r0, r6
 8008586:	4639      	mov	r1, r7
 8008588:	f7f7 fe4e 	bl	8000228 <__aeabi_dsub>
 800858c:	4602      	mov	r2, r0
 800858e:	460b      	mov	r3, r1
 8008590:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008594:	f7f8 f92a 	bl	80007ec <__aeabi_ddiv>
 8008598:	4622      	mov	r2, r4
 800859a:	462b      	mov	r3, r5
 800859c:	f7f7 fe44 	bl	8000228 <__aeabi_dsub>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	2000      	movs	r0, #0
 80085a6:	495a      	ldr	r1, [pc, #360]	@ (8008710 <__ieee754_exp+0x2e8>)
 80085a8:	f7f7 fe3e 	bl	8000228 <__aeabi_dsub>
 80085ac:	e754      	b.n	8008458 <__ieee754_exp+0x30>
 80085ae:	4b59      	ldr	r3, [pc, #356]	@ (8008714 <__ieee754_exp+0x2ec>)
 80085b0:	4620      	mov	r0, r4
 80085b2:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80085b6:	4629      	mov	r1, r5
 80085b8:	a347      	add	r3, pc, #284	@ (adr r3, 80086d8 <__ieee754_exp+0x2b0>)
 80085ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085be:	f7f7 ffeb 	bl	8000598 <__aeabi_dmul>
 80085c2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80085c6:	f7f7 fe31 	bl	800022c <__adddf3>
 80085ca:	f7f8 fa7f 	bl	8000acc <__aeabi_d2iz>
 80085ce:	4682      	mov	sl, r0
 80085d0:	f7f7 ff78 	bl	80004c4 <__aeabi_i2d>
 80085d4:	a342      	add	r3, pc, #264	@ (adr r3, 80086e0 <__ieee754_exp+0x2b8>)
 80085d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085da:	4606      	mov	r6, r0
 80085dc:	460f      	mov	r7, r1
 80085de:	f7f7 ffdb 	bl	8000598 <__aeabi_dmul>
 80085e2:	4602      	mov	r2, r0
 80085e4:	460b      	mov	r3, r1
 80085e6:	4620      	mov	r0, r4
 80085e8:	4629      	mov	r1, r5
 80085ea:	f7f7 fe1d 	bl	8000228 <__aeabi_dsub>
 80085ee:	a33e      	add	r3, pc, #248	@ (adr r3, 80086e8 <__ieee754_exp+0x2c0>)
 80085f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f4:	4680      	mov	r8, r0
 80085f6:	4689      	mov	r9, r1
 80085f8:	4630      	mov	r0, r6
 80085fa:	4639      	mov	r1, r7
 80085fc:	f7f7 ffcc 	bl	8000598 <__aeabi_dmul>
 8008600:	e9cd 0100 	strd	r0, r1, [sp]
 8008604:	e76f      	b.n	80084e6 <__ieee754_exp+0xbe>
 8008606:	4b44      	ldr	r3, [pc, #272]	@ (8008718 <__ieee754_exp+0x2f0>)
 8008608:	429a      	cmp	r2, r3
 800860a:	d810      	bhi.n	800862e <__ieee754_exp+0x206>
 800860c:	a338      	add	r3, pc, #224	@ (adr r3, 80086f0 <__ieee754_exp+0x2c8>)
 800860e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008612:	4620      	mov	r0, r4
 8008614:	4629      	mov	r1, r5
 8008616:	f7f7 fe09 	bl	800022c <__adddf3>
 800861a:	4b3d      	ldr	r3, [pc, #244]	@ (8008710 <__ieee754_exp+0x2e8>)
 800861c:	2200      	movs	r2, #0
 800861e:	f7f8 fa4b 	bl	8000ab8 <__aeabi_dcmpgt>
 8008622:	b138      	cbz	r0, 8008634 <__ieee754_exp+0x20c>
 8008624:	4b3a      	ldr	r3, [pc, #232]	@ (8008710 <__ieee754_exp+0x2e8>)
 8008626:	2200      	movs	r2, #0
 8008628:	4620      	mov	r0, r4
 800862a:	4629      	mov	r1, r5
 800862c:	e712      	b.n	8008454 <__ieee754_exp+0x2c>
 800862e:	f04f 0a00 	mov.w	sl, #0
 8008632:	e760      	b.n	80084f6 <__ieee754_exp+0xce>
 8008634:	4682      	mov	sl, r0
 8008636:	e75e      	b.n	80084f6 <__ieee754_exp+0xce>
 8008638:	4632      	mov	r2, r6
 800863a:	463b      	mov	r3, r7
 800863c:	2000      	movs	r0, #0
 800863e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008642:	f7f7 fdf1 	bl	8000228 <__aeabi_dsub>
 8008646:	4602      	mov	r2, r0
 8008648:	460b      	mov	r3, r1
 800864a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800864e:	f7f8 f8cd 	bl	80007ec <__aeabi_ddiv>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	e9dd 0100 	ldrd	r0, r1, [sp]
 800865a:	f7f7 fde5 	bl	8000228 <__aeabi_dsub>
 800865e:	4642      	mov	r2, r8
 8008660:	464b      	mov	r3, r9
 8008662:	f7f7 fde1 	bl	8000228 <__aeabi_dsub>
 8008666:	4602      	mov	r2, r0
 8008668:	460b      	mov	r3, r1
 800866a:	2000      	movs	r0, #0
 800866c:	4928      	ldr	r1, [pc, #160]	@ (8008710 <__ieee754_exp+0x2e8>)
 800866e:	f7f7 fddb 	bl	8000228 <__aeabi_dsub>
 8008672:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 8008676:	4592      	cmp	sl, r2
 8008678:	db02      	blt.n	8008680 <__ieee754_exp+0x258>
 800867a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800867e:	e6eb      	b.n	8008458 <__ieee754_exp+0x30>
 8008680:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 8008684:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8008688:	2200      	movs	r2, #0
 800868a:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 800868e:	f7f7 ff83 	bl	8000598 <__aeabi_dmul>
 8008692:	e6e1      	b.n	8008458 <__ieee754_exp+0x30>
 8008694:	2400      	movs	r4, #0
 8008696:	2500      	movs	r5, #0
 8008698:	e6e4      	b.n	8008464 <__ieee754_exp+0x3c>
 800869a:	bf00      	nop
 800869c:	f3af 8000 	nop.w
 80086a0:	fefa39ef 	.word	0xfefa39ef
 80086a4:	40862e42 	.word	0x40862e42
 80086a8:	d52d3051 	.word	0xd52d3051
 80086ac:	c0874910 	.word	0xc0874910
 80086b0:	72bea4d0 	.word	0x72bea4d0
 80086b4:	3e663769 	.word	0x3e663769
 80086b8:	c5d26bf1 	.word	0xc5d26bf1
 80086bc:	3ebbbd41 	.word	0x3ebbbd41
 80086c0:	af25de2c 	.word	0xaf25de2c
 80086c4:	3f11566a 	.word	0x3f11566a
 80086c8:	16bebd93 	.word	0x16bebd93
 80086cc:	3f66c16c 	.word	0x3f66c16c
 80086d0:	5555553e 	.word	0x5555553e
 80086d4:	3fc55555 	.word	0x3fc55555
 80086d8:	652b82fe 	.word	0x652b82fe
 80086dc:	3ff71547 	.word	0x3ff71547
 80086e0:	fee00000 	.word	0xfee00000
 80086e4:	3fe62e42 	.word	0x3fe62e42
 80086e8:	35793c76 	.word	0x35793c76
 80086ec:	3dea39ef 	.word	0x3dea39ef
 80086f0:	8800759c 	.word	0x8800759c
 80086f4:	7e37e43c 	.word	0x7e37e43c
 80086f8:	40862e41 	.word	0x40862e41
 80086fc:	7fefffff 	.word	0x7fefffff
 8008700:	3fd62e42 	.word	0x3fd62e42
 8008704:	3ff0a2b1 	.word	0x3ff0a2b1
 8008708:	08008b50 	.word	0x08008b50
 800870c:	08008b40 	.word	0x08008b40
 8008710:	3ff00000 	.word	0x3ff00000
 8008714:	08008b60 	.word	0x08008b60
 8008718:	3defffff 	.word	0x3defffff
 800871c:	00000000 	.word	0x00000000

08008720 <scalbn>:
 8008720:	b570      	push	{r4, r5, r6, lr}
 8008722:	ec55 4b10 	vmov	r4, r5, d0
 8008726:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800872a:	4606      	mov	r6, r0
 800872c:	462b      	mov	r3, r5
 800872e:	b991      	cbnz	r1, 8008756 <scalbn+0x36>
 8008730:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008734:	4323      	orrs	r3, r4
 8008736:	d03b      	beq.n	80087b0 <scalbn+0x90>
 8008738:	4b33      	ldr	r3, [pc, #204]	@ (8008808 <scalbn+0xe8>)
 800873a:	4620      	mov	r0, r4
 800873c:	4629      	mov	r1, r5
 800873e:	2200      	movs	r2, #0
 8008740:	f7f7 ff2a 	bl	8000598 <__aeabi_dmul>
 8008744:	4b31      	ldr	r3, [pc, #196]	@ (800880c <scalbn+0xec>)
 8008746:	429e      	cmp	r6, r3
 8008748:	4604      	mov	r4, r0
 800874a:	460d      	mov	r5, r1
 800874c:	da0f      	bge.n	800876e <scalbn+0x4e>
 800874e:	a326      	add	r3, pc, #152	@ (adr r3, 80087e8 <scalbn+0xc8>)
 8008750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008754:	e01e      	b.n	8008794 <scalbn+0x74>
 8008756:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800875a:	4291      	cmp	r1, r2
 800875c:	d10b      	bne.n	8008776 <scalbn+0x56>
 800875e:	4622      	mov	r2, r4
 8008760:	4620      	mov	r0, r4
 8008762:	4629      	mov	r1, r5
 8008764:	f7f7 fd62 	bl	800022c <__adddf3>
 8008768:	4604      	mov	r4, r0
 800876a:	460d      	mov	r5, r1
 800876c:	e020      	b.n	80087b0 <scalbn+0x90>
 800876e:	460b      	mov	r3, r1
 8008770:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008774:	3936      	subs	r1, #54	@ 0x36
 8008776:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800877a:	4296      	cmp	r6, r2
 800877c:	dd0d      	ble.n	800879a <scalbn+0x7a>
 800877e:	2d00      	cmp	r5, #0
 8008780:	a11b      	add	r1, pc, #108	@ (adr r1, 80087f0 <scalbn+0xd0>)
 8008782:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008786:	da02      	bge.n	800878e <scalbn+0x6e>
 8008788:	a11b      	add	r1, pc, #108	@ (adr r1, 80087f8 <scalbn+0xd8>)
 800878a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800878e:	a318      	add	r3, pc, #96	@ (adr r3, 80087f0 <scalbn+0xd0>)
 8008790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008794:	f7f7 ff00 	bl	8000598 <__aeabi_dmul>
 8008798:	e7e6      	b.n	8008768 <scalbn+0x48>
 800879a:	1872      	adds	r2, r6, r1
 800879c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80087a0:	428a      	cmp	r2, r1
 80087a2:	dcec      	bgt.n	800877e <scalbn+0x5e>
 80087a4:	2a00      	cmp	r2, #0
 80087a6:	dd06      	ble.n	80087b6 <scalbn+0x96>
 80087a8:	f36f 531e 	bfc	r3, #20, #11
 80087ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80087b0:	ec45 4b10 	vmov	d0, r4, r5
 80087b4:	bd70      	pop	{r4, r5, r6, pc}
 80087b6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80087ba:	da08      	bge.n	80087ce <scalbn+0xae>
 80087bc:	2d00      	cmp	r5, #0
 80087be:	a10a      	add	r1, pc, #40	@ (adr r1, 80087e8 <scalbn+0xc8>)
 80087c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087c4:	dac3      	bge.n	800874e <scalbn+0x2e>
 80087c6:	a10e      	add	r1, pc, #56	@ (adr r1, 8008800 <scalbn+0xe0>)
 80087c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087cc:	e7bf      	b.n	800874e <scalbn+0x2e>
 80087ce:	3236      	adds	r2, #54	@ 0x36
 80087d0:	f36f 531e 	bfc	r3, #20, #11
 80087d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80087d8:	4620      	mov	r0, r4
 80087da:	4b0d      	ldr	r3, [pc, #52]	@ (8008810 <scalbn+0xf0>)
 80087dc:	4629      	mov	r1, r5
 80087de:	2200      	movs	r2, #0
 80087e0:	e7d8      	b.n	8008794 <scalbn+0x74>
 80087e2:	bf00      	nop
 80087e4:	f3af 8000 	nop.w
 80087e8:	c2f8f359 	.word	0xc2f8f359
 80087ec:	01a56e1f 	.word	0x01a56e1f
 80087f0:	8800759c 	.word	0x8800759c
 80087f4:	7e37e43c 	.word	0x7e37e43c
 80087f8:	8800759c 	.word	0x8800759c
 80087fc:	fe37e43c 	.word	0xfe37e43c
 8008800:	c2f8f359 	.word	0xc2f8f359
 8008804:	81a56e1f 	.word	0x81a56e1f
 8008808:	43500000 	.word	0x43500000
 800880c:	ffff3cb0 	.word	0xffff3cb0
 8008810:	3c900000 	.word	0x3c900000
 8008814:	00000000 	.word	0x00000000

08008818 <floor>:
 8008818:	ec51 0b10 	vmov	r0, r1, d0
 800881c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008824:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008828:	2e13      	cmp	r6, #19
 800882a:	460c      	mov	r4, r1
 800882c:	4605      	mov	r5, r0
 800882e:	4680      	mov	r8, r0
 8008830:	dc34      	bgt.n	800889c <floor+0x84>
 8008832:	2e00      	cmp	r6, #0
 8008834:	da17      	bge.n	8008866 <floor+0x4e>
 8008836:	a332      	add	r3, pc, #200	@ (adr r3, 8008900 <floor+0xe8>)
 8008838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883c:	f7f7 fcf6 	bl	800022c <__adddf3>
 8008840:	2200      	movs	r2, #0
 8008842:	2300      	movs	r3, #0
 8008844:	f7f8 f938 	bl	8000ab8 <__aeabi_dcmpgt>
 8008848:	b150      	cbz	r0, 8008860 <floor+0x48>
 800884a:	2c00      	cmp	r4, #0
 800884c:	da55      	bge.n	80088fa <floor+0xe2>
 800884e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008852:	432c      	orrs	r4, r5
 8008854:	2500      	movs	r5, #0
 8008856:	42ac      	cmp	r4, r5
 8008858:	4c2b      	ldr	r4, [pc, #172]	@ (8008908 <floor+0xf0>)
 800885a:	bf08      	it	eq
 800885c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008860:	4621      	mov	r1, r4
 8008862:	4628      	mov	r0, r5
 8008864:	e023      	b.n	80088ae <floor+0x96>
 8008866:	4f29      	ldr	r7, [pc, #164]	@ (800890c <floor+0xf4>)
 8008868:	4137      	asrs	r7, r6
 800886a:	ea01 0307 	and.w	r3, r1, r7
 800886e:	4303      	orrs	r3, r0
 8008870:	d01d      	beq.n	80088ae <floor+0x96>
 8008872:	a323      	add	r3, pc, #140	@ (adr r3, 8008900 <floor+0xe8>)
 8008874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008878:	f7f7 fcd8 	bl	800022c <__adddf3>
 800887c:	2200      	movs	r2, #0
 800887e:	2300      	movs	r3, #0
 8008880:	f7f8 f91a 	bl	8000ab8 <__aeabi_dcmpgt>
 8008884:	2800      	cmp	r0, #0
 8008886:	d0eb      	beq.n	8008860 <floor+0x48>
 8008888:	2c00      	cmp	r4, #0
 800888a:	bfbe      	ittt	lt
 800888c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008890:	4133      	asrlt	r3, r6
 8008892:	18e4      	addlt	r4, r4, r3
 8008894:	ea24 0407 	bic.w	r4, r4, r7
 8008898:	2500      	movs	r5, #0
 800889a:	e7e1      	b.n	8008860 <floor+0x48>
 800889c:	2e33      	cmp	r6, #51	@ 0x33
 800889e:	dd0a      	ble.n	80088b6 <floor+0x9e>
 80088a0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80088a4:	d103      	bne.n	80088ae <floor+0x96>
 80088a6:	4602      	mov	r2, r0
 80088a8:	460b      	mov	r3, r1
 80088aa:	f7f7 fcbf 	bl	800022c <__adddf3>
 80088ae:	ec41 0b10 	vmov	d0, r0, r1
 80088b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088b6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80088ba:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80088be:	40df      	lsrs	r7, r3
 80088c0:	4207      	tst	r7, r0
 80088c2:	d0f4      	beq.n	80088ae <floor+0x96>
 80088c4:	a30e      	add	r3, pc, #56	@ (adr r3, 8008900 <floor+0xe8>)
 80088c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ca:	f7f7 fcaf 	bl	800022c <__adddf3>
 80088ce:	2200      	movs	r2, #0
 80088d0:	2300      	movs	r3, #0
 80088d2:	f7f8 f8f1 	bl	8000ab8 <__aeabi_dcmpgt>
 80088d6:	2800      	cmp	r0, #0
 80088d8:	d0c2      	beq.n	8008860 <floor+0x48>
 80088da:	2c00      	cmp	r4, #0
 80088dc:	da0a      	bge.n	80088f4 <floor+0xdc>
 80088de:	2e14      	cmp	r6, #20
 80088e0:	d101      	bne.n	80088e6 <floor+0xce>
 80088e2:	3401      	adds	r4, #1
 80088e4:	e006      	b.n	80088f4 <floor+0xdc>
 80088e6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80088ea:	2301      	movs	r3, #1
 80088ec:	40b3      	lsls	r3, r6
 80088ee:	441d      	add	r5, r3
 80088f0:	4545      	cmp	r5, r8
 80088f2:	d3f6      	bcc.n	80088e2 <floor+0xca>
 80088f4:	ea25 0507 	bic.w	r5, r5, r7
 80088f8:	e7b2      	b.n	8008860 <floor+0x48>
 80088fa:	2500      	movs	r5, #0
 80088fc:	462c      	mov	r4, r5
 80088fe:	e7af      	b.n	8008860 <floor+0x48>
 8008900:	8800759c 	.word	0x8800759c
 8008904:	7e37e43c 	.word	0x7e37e43c
 8008908:	bff00000 	.word	0xbff00000
 800890c:	000fffff 	.word	0x000fffff

08008910 <_init>:
 8008910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008912:	bf00      	nop
 8008914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008916:	bc08      	pop	{r3}
 8008918:	469e      	mov	lr, r3
 800891a:	4770      	bx	lr

0800891c <_fini>:
 800891c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800891e:	bf00      	nop
 8008920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008922:	bc08      	pop	{r3}
 8008924:	469e      	mov	lr, r3
 8008926:	4770      	bx	lr
