$comment
	File created using the following command:
		vcd file Ula.msim.vcd -direction
$end
$date
	Tue Jun 25 16:08:05 2019
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module Ula_vlg_vec_tst $end
$var reg 2 ! aluOp [1:0] $end
$var reg 6 " funct [5:0] $end
$var reg 32 # input1 [31:0] $end
$var reg 32 $ input2 [31:0] $end
$var reg 6 % opCode [5:0] $end
$var reg 5 & shamt [4:0] $end
$var wire 1 ' result [31] $end
$var wire 1 ( result [30] $end
$var wire 1 ) result [29] $end
$var wire 1 * result [28] $end
$var wire 1 + result [27] $end
$var wire 1 , result [26] $end
$var wire 1 - result [25] $end
$var wire 1 . result [24] $end
$var wire 1 / result [23] $end
$var wire 1 0 result [22] $end
$var wire 1 1 result [21] $end
$var wire 1 2 result [20] $end
$var wire 1 3 result [19] $end
$var wire 1 4 result [18] $end
$var wire 1 5 result [17] $end
$var wire 1 6 result [16] $end
$var wire 1 7 result [15] $end
$var wire 1 8 result [14] $end
$var wire 1 9 result [13] $end
$var wire 1 : result [12] $end
$var wire 1 ; result [11] $end
$var wire 1 < result [10] $end
$var wire 1 = result [9] $end
$var wire 1 > result [8] $end
$var wire 1 ? result [7] $end
$var wire 1 @ result [6] $end
$var wire 1 A result [5] $end
$var wire 1 B result [4] $end
$var wire 1 C result [3] $end
$var wire 1 D result [2] $end
$var wire 1 E result [1] $end
$var wire 1 F result [0] $end
$var wire 1 G sampler $end

$scope module i1 $end
$var wire 1 H gnd $end
$var wire 1 I vcc $end
$var wire 1 J unknown $end
$var tri1 1 K devclrn $end
$var tri1 1 L devpor $end
$var tri1 1 M devoe $end
$var wire 1 N funct[0]~input_o $end
$var wire 1 O funct[1]~input_o $end
$var wire 1 P funct[2]~input_o $end
$var wire 1 Q funct[3]~input_o $end
$var wire 1 R funct[4]~input_o $end
$var wire 1 S funct[5]~input_o $end
$var wire 1 T opCode[0]~input_o $end
$var wire 1 U opCode[1]~input_o $end
$var wire 1 V opCode[2]~input_o $end
$var wire 1 W opCode[3]~input_o $end
$var wire 1 X opCode[4]~input_o $end
$var wire 1 Y opCode[5]~input_o $end
$var wire 1 Z result[0]~output_o $end
$var wire 1 [ result[1]~output_o $end
$var wire 1 \ result[2]~output_o $end
$var wire 1 ] result[3]~output_o $end
$var wire 1 ^ result[4]~output_o $end
$var wire 1 _ result[5]~output_o $end
$var wire 1 ` result[6]~output_o $end
$var wire 1 a result[7]~output_o $end
$var wire 1 b result[8]~output_o $end
$var wire 1 c result[9]~output_o $end
$var wire 1 d result[10]~output_o $end
$var wire 1 e result[11]~output_o $end
$var wire 1 f result[12]~output_o $end
$var wire 1 g result[13]~output_o $end
$var wire 1 h result[14]~output_o $end
$var wire 1 i result[15]~output_o $end
$var wire 1 j result[16]~output_o $end
$var wire 1 k result[17]~output_o $end
$var wire 1 l result[18]~output_o $end
$var wire 1 m result[19]~output_o $end
$var wire 1 n result[20]~output_o $end
$var wire 1 o result[21]~output_o $end
$var wire 1 p result[22]~output_o $end
$var wire 1 q result[23]~output_o $end
$var wire 1 r result[24]~output_o $end
$var wire 1 s result[25]~output_o $end
$var wire 1 t result[26]~output_o $end
$var wire 1 u result[27]~output_o $end
$var wire 1 v result[28]~output_o $end
$var wire 1 w result[29]~output_o $end
$var wire 1 x result[30]~output_o $end
$var wire 1 y result[31]~output_o $end
$var wire 1 z aluOp[0]~input_o $end
$var wire 1 { aluOp[1]~input_o $end
$var wire 1 | aluControl|Equal2~0_combout $end
$var wire 1 } aluControl|aluControlOutContrlol[2]~0_combout $end
$var wire 1 ~ aluControl|aluControlOutContrlol[2]~0clkctrl_outclk $end
$var wire 1 !! shamt[4]~input_o $end
$var wire 1 "! aluControl|Equal1~0_combout $end
$var wire 1 #! mainUla|resultUla[0]~41_combout $end
$var wire 1 $! input1[0]~input_o $end
$var wire 1 %! input2[0]~input_o $end
$var wire 1 &! mainUla|Add0~0_combout $end
$var wire 1 '! shamt[3]~input_o $end
$var wire 1 (! mainUla|resultUla[1]~32_combout $end
$var wire 1 )! input1[6]~input_o $end
$var wire 1 *! shamt[1]~input_o $end
$var wire 1 +! input1[7]~input_o $end
$var wire 1 ,! shamt[0]~input_o $end
$var wire 1 -! mainUla|ShiftRight1~10_combout $end
$var wire 1 .! input1[5]~input_o $end
$var wire 1 /! input1[4]~input_o $end
$var wire 1 0! mainUla|ShiftRight1~11_combout $end
$var wire 1 1! mainUla|ShiftRight1~12_combout $end
$var wire 1 2! shamt[2]~input_o $end
$var wire 1 3! mainUla|resultUla[1]~35_combout $end
$var wire 1 4! mainUla|resultUla[1]~36_combout $end
$var wire 1 5! input1[3]~input_o $end
$var wire 1 6! input1[2]~input_o $end
$var wire 1 7! mainUla|ShiftRight1~9_combout $end
$var wire 1 8! mainUla|resultUla[0]~37_combout $end
$var wire 1 9! input1[1]~input_o $end
$var wire 1 :! mainUla|resultUla[0]~38_combout $end
$var wire 1 ;! mainUla|resultUla[1]~34_combout $end
$var wire 1 <! mainUla|resultUla~33_combout $end
$var wire 1 =! mainUla|resultUla[0]~39_combout $end
$var wire 1 >! input1[28]~input_o $end
$var wire 1 ?! input1[30]~input_o $end
$var wire 1 @! mainUla|ShiftRight1~17_combout $end
$var wire 1 A! input1[31]~input_o $end
$var wire 1 B! input1[29]~input_o $end
$var wire 1 C! mainUla|ShiftRight1~16_combout $end
$var wire 1 D! input1[25]~input_o $end
$var wire 1 E! input1[27]~input_o $end
$var wire 1 F! mainUla|ShiftRight1~13_combout $end
$var wire 1 G! input1[26]~input_o $end
$var wire 1 H! input1[24]~input_o $end
$var wire 1 I! mainUla|ShiftRight1~14_combout $end
$var wire 1 J! mainUla|ShiftRight1~15_combout $end
$var wire 1 K! mainUla|ShiftRight1~18_combout $end
$var wire 1 L! input1[21]~input_o $end
$var wire 1 M! input1[23]~input_o $end
$var wire 1 N! mainUla|ShiftRight1~19_combout $end
$var wire 1 O! input1[22]~input_o $end
$var wire 1 P! input1[20]~input_o $end
$var wire 1 Q! mainUla|ShiftRight1~20_combout $end
$var wire 1 R! mainUla|ShiftRight1~21_combout $end
$var wire 1 S! input1[16]~input_o $end
$var wire 1 T! input1[18]~input_o $end
$var wire 1 U! mainUla|ShiftRight1~23_combout $end
$var wire 1 V! input1[19]~input_o $end
$var wire 1 W! input1[17]~input_o $end
$var wire 1 X! mainUla|ShiftRight1~22_combout $end
$var wire 1 Y! mainUla|ShiftRight1~24_combout $end
$var wire 1 Z! mainUla|ShiftRight1~25_combout $end
$var wire 1 [! mainUla|ShiftRight1~26_combout $end
$var wire 1 \! input1[11]~input_o $end
$var wire 1 ]! input1[9]~input_o $end
$var wire 1 ^! mainUla|ShiftRight1~5_combout $end
$var wire 1 _! input1[8]~input_o $end
$var wire 1 `! input1[10]~input_o $end
$var wire 1 a! mainUla|ShiftRight1~6_combout $end
$var wire 1 b! mainUla|ShiftRight1~7_combout $end
$var wire 1 c! input1[15]~input_o $end
$var wire 1 d! input1[13]~input_o $end
$var wire 1 e! mainUla|ShiftRight1~2_combout $end
$var wire 1 f! input1[14]~input_o $end
$var wire 1 g! input1[12]~input_o $end
$var wire 1 h! mainUla|ShiftRight1~3_combout $end
$var wire 1 i! mainUla|ShiftRight1~4_combout $end
$var wire 1 j! mainUla|ShiftRight1~8_combout $end
$var wire 1 k! mainUla|resultUla[0]~40_combout $end
$var wire 1 l! mainUla|resultUla[0]~201_combout $end
$var wire 1 m! mainUla|ShiftLeft0~4_combout $end
$var wire 1 n! mainUla|ShiftLeft0~5_combout $end
$var wire 1 o! mainUla|resultUla[0]~42_combout $end
$var wire 1 p! input2[1]~input_o $end
$var wire 1 q! mainUla|Add0~1 $end
$var wire 1 r! mainUla|Add0~2_combout $end
$var wire 1 s! mainUla|resultUla~43_combout $end
$var wire 1 t! mainUla|ShiftRight1~32_combout $end
$var wire 1 u! mainUla|resultUla[1]~44_combout $end
$var wire 1 v! mainUla|ShiftRight1~34_combout $end
$var wire 1 w! mainUla|ShiftRight1~33_combout $end
$var wire 1 x! mainUla|ShiftRight1~35_combout $end
$var wire 1 y! mainUla|resultUla[1]~45_combout $end
$var wire 1 z! mainUla|resultUla[1]~46_combout $end
$var wire 1 {! mainUla|ShiftRight1~38_combout $end
$var wire 1 |! mainUla|ShiftRight1~39_combout $end
$var wire 1 }! mainUla|ShiftRight1~36_combout $end
$var wire 1 ~! mainUla|ShiftRight1~37_combout $end
$var wire 1 !" mainUla|ShiftRight1~40_combout $end
$var wire 1 "" mainUla|ShiftRight1~43_combout $end
$var wire 1 #" mainUla|ShiftRight1~44_combout $end
$var wire 1 $" mainUla|ShiftRight1~41_combout $end
$var wire 1 %" mainUla|ShiftRight1~42_combout $end
$var wire 1 &" mainUla|ShiftRight1~45_combout $end
$var wire 1 '" mainUla|ShiftRight1~46_combout $end
$var wire 1 (" mainUla|ShiftRight1~29_combout $end
$var wire 1 )" mainUla|ShiftRight1~30_combout $end
$var wire 1 *" mainUla|ShiftRight1~27_combout $end
$var wire 1 +" mainUla|ShiftRight1~28_combout $end
$var wire 1 ," mainUla|ShiftRight1~31_combout $end
$var wire 1 -" mainUla|resultUla[1]~47_combout $end
$var wire 1 ." mainUla|resultUla[1]~202_combout $end
$var wire 1 /" mainUla|ShiftLeft0~6_combout $end
$var wire 1 0" mainUla|ShiftLeft0~108_combout $end
$var wire 1 1" mainUla|resultUla[1]~48_combout $end
$var wire 1 2" input2[2]~input_o $end
$var wire 1 3" mainUla|Add0~3 $end
$var wire 1 4" mainUla|Add0~4_combout $end
$var wire 1 5" mainUla|ShiftRight1~61_combout $end
$var wire 1 6" mainUla|ShiftRight1~62_combout $end
$var wire 1 7" mainUla|ShiftRight1~59_combout $end
$var wire 1 8" mainUla|ShiftRight1~60_combout $end
$var wire 1 9" mainUla|ShiftRight1~63_combout $end
$var wire 1 :" mainUla|ShiftRight1~55_combout $end
$var wire 1 ;" mainUla|ShiftRight1~56_combout $end
$var wire 1 <" mainUla|ShiftRight1~57_combout $end
$var wire 1 =" mainUla|ShiftRight1~58_combout $end
$var wire 1 >" mainUla|ShiftRight1~64_combout $end
$var wire 1 ?" mainUla|resultUla[2]~52_combout $end
$var wire 1 @" mainUla|ShiftRight1~47_combout $end
$var wire 1 A" mainUla|ShiftRight1~48_combout $end
$var wire 1 B" mainUla|ShiftRight1~49_combout $end
$var wire 1 C" mainUla|resultUla[2]~49_combout $end
$var wire 1 D" mainUla|ShiftLeft0~7_combout $end
$var wire 1 E" mainUla|resultUla[2]~50_combout $end
$var wire 1 F" mainUla|ShiftRight1~50_combout $end
$var wire 1 G" mainUla|ShiftRight1~51_combout $end
$var wire 1 H" mainUla|ShiftRight1~52_combout $end
$var wire 1 I" mainUla|ShiftRight1~53_combout $end
$var wire 1 J" mainUla|ShiftRight1~54_combout $end
$var wire 1 K" mainUla|resultUla[2]~51_combout $end
$var wire 1 L" mainUla|resultUla[2]~54_combout $end
$var wire 1 M" mainUla|resultUla~53_combout $end
$var wire 1 N" mainUla|resultUla[2]~55_combout $end
$var wire 1 O" mainUla|ShiftLeft0~8_combout $end
$var wire 1 P" mainUla|ShiftLeft0~9_combout $end
$var wire 1 Q" mainUla|ShiftLeft0~109_combout $end
$var wire 1 R" mainUla|resultUla[2]~56_combout $end
$var wire 1 S" mainUla|resultUla[2]~57_combout $end
$var wire 1 T" mainUla|resultUla[2]~203_combout $end
$var wire 1 U" input2[3]~input_o $end
$var wire 1 V" mainUla|Add0~5 $end
$var wire 1 W" mainUla|Add0~6_combout $end
$var wire 1 X" mainUla|ShiftRight1~73_combout $end
$var wire 1 Y" mainUla|ShiftRight1~72_combout $end
$var wire 1 Z" mainUla|ShiftRight1~74_combout $end
$var wire 1 [" mainUla|ShiftRight1~69_combout $end
$var wire 1 \" mainUla|ShiftRight1~70_combout $end
$var wire 1 ]" mainUla|ShiftRight1~71_combout $end
$var wire 1 ^" mainUla|ShiftRight1~75_combout $end
$var wire 1 _" mainUla|ShiftRight1~67_combout $end
$var wire 1 `" mainUla|ShiftRight1~66_combout $end
$var wire 1 a" mainUla|ShiftRight1~68_combout $end
$var wire 1 b" mainUla|ShiftRight1~65_combout $end
$var wire 1 c" mainUla|resultUla[3]~58_combout $end
$var wire 1 d" mainUla|resultUla[3]~59_combout $end
$var wire 1 e" mainUla|resultUla~60_combout $end
$var wire 1 f" mainUla|ShiftLeft0~10_combout $end
$var wire 1 g" mainUla|ShiftLeft0~11_combout $end
$var wire 1 h" mainUla|resultUla[3]~61_combout $end
$var wire 1 i" mainUla|resultUla[3]~62_combout $end
$var wire 1 j" mainUla|resultUla[3]~204_combout $end
$var wire 1 k" mainUla|resultUla[7]~64_combout $end
$var wire 1 l" mainUla|resultUla[7]~65_combout $end
$var wire 1 m" mainUla|resultUla[4]~66_combout $end
$var wire 1 n" mainUla|ShiftRight1~78_combout $end
$var wire 1 o" mainUla|ShiftRight1~77_combout $end
$var wire 1 p" mainUla|ShiftRight1~79_combout $end
$var wire 1 q" mainUla|ShiftRight1~76_combout $end
$var wire 1 r" mainUla|resultUla[4]~67_combout $end
$var wire 1 s" input2[4]~input_o $end
$var wire 1 t" mainUla|resultUla~63_combout $end
$var wire 1 u" mainUla|ShiftLeft0~13_combout $end
$var wire 1 v" mainUla|ShiftLeft0~14_combout $end
$var wire 1 w" mainUla|ShiftLeft0~15_combout $end
$var wire 1 x" mainUla|ShiftLeft0~12_combout $end
$var wire 1 y" mainUla|ShiftLeft0~16_combout $end
$var wire 1 z" mainUla|resultUla[7]~68_combout $end
$var wire 1 {" mainUla|Add0~7 $end
$var wire 1 |" mainUla|Add0~8_combout $end
$var wire 1 }" mainUla|resultUla[7]~69_combout $end
$var wire 1 ~" mainUla|resultUla[4]~70_combout $end
$var wire 1 !# input2[5]~input_o $end
$var wire 1 "# mainUla|Add0~9 $end
$var wire 1 ## mainUla|Add0~10_combout $end
$var wire 1 $# mainUla|ShiftLeft0~17_combout $end
$var wire 1 %# mainUla|ShiftLeft0~18_combout $end
$var wire 1 &# mainUla|ShiftLeft0~19_combout $end
$var wire 1 '# mainUla|ShiftLeft0~20_combout $end
$var wire 1 (# mainUla|resultUla[5]~74_combout $end
$var wire 1 )# mainUla|resultUla~71_combout $end
$var wire 1 *# mainUla|ShiftRight1~81_combout $end
$var wire 1 +# mainUla|ShiftRight1~82_combout $end
$var wire 1 ,# mainUla|ShiftRight1~83_combout $end
$var wire 1 -# mainUla|ShiftRight1~80_combout $end
$var wire 1 .# mainUla|resultUla[5]~72_combout $end
$var wire 1 /# mainUla|resultUla[5]~73_combout $end
$var wire 1 0# mainUla|resultUla[6]~76_combout $end
$var wire 1 1# mainUla|ShiftRight1~84_combout $end
$var wire 1 2# mainUla|ShiftRight1~86_combout $end
$var wire 1 3# mainUla|ShiftRight1~85_combout $end
$var wire 1 4# mainUla|ShiftRight1~87_combout $end
$var wire 1 5# mainUla|resultUla[6]~77_combout $end
$var wire 1 6# input2[6]~input_o $end
$var wire 1 7# mainUla|resultUla~75_combout $end
$var wire 1 8# mainUla|Add0~11 $end
$var wire 1 9# mainUla|Add0~12_combout $end
$var wire 1 :# mainUla|ShiftLeft0~21_combout $end
$var wire 1 ;# mainUla|ShiftLeft0~22_combout $end
$var wire 1 <# mainUla|ShiftLeft0~23_combout $end
$var wire 1 =# mainUla|resultUla[6]~78_combout $end
$var wire 1 ># input2[7]~input_o $end
$var wire 1 ?# mainUla|Add0~13 $end
$var wire 1 @# mainUla|Add0~14_combout $end
$var wire 1 A# mainUla|ShiftLeft0~25_combout $end
$var wire 1 B# mainUla|ShiftLeft0~26_combout $end
$var wire 1 C# mainUla|ShiftLeft0~24_combout $end
$var wire 1 D# mainUla|ShiftLeft0~27_combout $end
$var wire 1 E# mainUla|resultUla[7]~82_combout $end
$var wire 1 F# mainUla|resultUla~79_combout $end
$var wire 1 G# mainUla|ShiftRight1~89_combout $end
$var wire 1 H# mainUla|ShiftRight1~90_combout $end
$var wire 1 I# mainUla|ShiftRight1~88_combout $end
$var wire 1 J# mainUla|resultUla[7]~80_combout $end
$var wire 1 K# mainUla|resultUla[7]~81_combout $end
$var wire 1 L# input2[8]~input_o $end
$var wire 1 M# mainUla|Add0~15 $end
$var wire 1 N# mainUla|Add0~16_combout $end
$var wire 1 O# mainUla|resultUla~83_combout $end
$var wire 1 P# mainUla|resultUla[8]~84_combout $end
$var wire 1 Q# mainUla|ShiftRight1~91_combout $end
$var wire 1 R# mainUla|resultUla[8]~85_combout $end
$var wire 1 S# mainUla|resultUla[8]~205_combout $end
$var wire 1 T# mainUla|ShiftLeft0~28_combout $end
$var wire 1 U# mainUla|ShiftLeft0~29_combout $end
$var wire 1 V# mainUla|ShiftLeft0~30_combout $end
$var wire 1 W# mainUla|ShiftLeft0~31_combout $end
$var wire 1 X# mainUla|resultUla[8]~86_combout $end
$var wire 1 Y# input2[9]~input_o $end
$var wire 1 Z# mainUla|resultUla~87_combout $end
$var wire 1 [# mainUla|resultUla[9]~88_combout $end
$var wire 1 \# mainUla|ShiftRight1~92_combout $end
$var wire 1 ]# mainUla|resultUla[9]~89_combout $end
$var wire 1 ^# mainUla|Add0~17 $end
$var wire 1 _# mainUla|Add0~18_combout $end
$var wire 1 `# mainUla|resultUla[9]~206_combout $end
$var wire 1 a# mainUla|ShiftLeft0~32_combout $end
$var wire 1 b# mainUla|ShiftLeft0~33_combout $end
$var wire 1 c# mainUla|ShiftLeft0~34_combout $end
$var wire 1 d# mainUla|ShiftLeft0~35_combout $end
$var wire 1 e# mainUla|resultUla[9]~90_combout $end
$var wire 1 f# input2[10]~input_o $end
$var wire 1 g# mainUla|Add0~19 $end
$var wire 1 h# mainUla|Add0~20_combout $end
$var wire 1 i# mainUla|resultUla~91_combout $end
$var wire 1 j# mainUla|resultUla[10]~92_combout $end
$var wire 1 k# mainUla|ShiftRight1~93_combout $end
$var wire 1 l# mainUla|resultUla[10]~93_combout $end
$var wire 1 m# mainUla|resultUla[10]~207_combout $end
$var wire 1 n# mainUla|ShiftLeft0~36_combout $end
$var wire 1 o# mainUla|ShiftLeft0~37_combout $end
$var wire 1 p# mainUla|ShiftLeft0~38_combout $end
$var wire 1 q# mainUla|ShiftLeft0~39_combout $end
$var wire 1 r# mainUla|resultUla[10]~94_combout $end
$var wire 1 s# input2[11]~input_o $end
$var wire 1 t# mainUla|Add0~21 $end
$var wire 1 u# mainUla|Add0~22_combout $end
$var wire 1 v# mainUla|ShiftRight1~98_combout $end
$var wire 1 w# mainUla|resultUla~95_combout $end
$var wire 1 x# mainUla|resultUla[11]~96_combout $end
$var wire 1 y# mainUla|resultUla[11]~97_combout $end
$var wire 1 z# mainUla|resultUla[11]~208_combout $end
$var wire 1 {# mainUla|ShiftLeft0~40_combout $end
$var wire 1 |# mainUla|ShiftLeft0~41_combout $end
$var wire 1 }# mainUla|ShiftLeft0~42_combout $end
$var wire 1 ~# mainUla|ShiftLeft0~43_combout $end
$var wire 1 !$ mainUla|resultUla[11]~98_combout $end
$var wire 1 "$ input2[12]~input_o $end
$var wire 1 #$ mainUla|Add0~23 $end
$var wire 1 $$ mainUla|Add0~24_combout $end
$var wire 1 %$ mainUla|ShiftRight1~94_combout $end
$var wire 1 &$ mainUla|resultUla~99_combout $end
$var wire 1 '$ mainUla|resultUla[12]~100_combout $end
$var wire 1 ($ mainUla|resultUla[12]~101_combout $end
$var wire 1 )$ mainUla|ShiftLeft0~44_combout $end
$var wire 1 *$ mainUla|ShiftLeft0~45_combout $end
$var wire 1 +$ mainUla|ShiftLeft0~46_combout $end
$var wire 1 ,$ mainUla|ShiftLeft0~47_combout $end
$var wire 1 -$ mainUla|resultUla[12]~102_combout $end
$var wire 1 .$ mainUla|resultUla[12]~103_combout $end
$var wire 1 /$ mainUla|resultUla[12]~209_combout $end
$var wire 1 0$ input2[13]~input_o $end
$var wire 1 1$ mainUla|Add0~25 $end
$var wire 1 2$ mainUla|Add0~26_combout $end
$var wire 1 3$ mainUla|ShiftRight1~95_combout $end
$var wire 1 4$ mainUla|resultUla~104_combout $end
$var wire 1 5$ mainUla|resultUla[13]~105_combout $end
$var wire 1 6$ mainUla|resultUla[13]~106_combout $end
$var wire 1 7$ mainUla|resultUla[13]~210_combout $end
$var wire 1 8$ mainUla|ShiftLeft0~48_combout $end
$var wire 1 9$ mainUla|ShiftLeft0~49_combout $end
$var wire 1 :$ mainUla|ShiftLeft0~50_combout $end
$var wire 1 ;$ mainUla|ShiftLeft0~51_combout $end
$var wire 1 <$ mainUla|ShiftLeft0~52_combout $end
$var wire 1 =$ mainUla|resultUla[13]~107_combout $end
$var wire 1 >$ mainUla|ShiftLeft0~53_combout $end
$var wire 1 ?$ mainUla|ShiftLeft0~54_combout $end
$var wire 1 @$ mainUla|ShiftLeft0~55_combout $end
$var wire 1 A$ mainUla|ShiftLeft0~56_combout $end
$var wire 1 B$ mainUla|ShiftLeft0~57_combout $end
$var wire 1 C$ input2[14]~input_o $end
$var wire 1 D$ mainUla|resultUla~108_combout $end
$var wire 1 E$ mainUla|resultUla[14]~109_combout $end
$var wire 1 F$ mainUla|ShiftRight1~96_combout $end
$var wire 1 G$ mainUla|resultUla[14]~110_combout $end
$var wire 1 H$ mainUla|Add0~27 $end
$var wire 1 I$ mainUla|Add0~28_combout $end
$var wire 1 J$ mainUla|resultUla[14]~211_combout $end
$var wire 1 K$ mainUla|resultUla[14]~111_combout $end
$var wire 1 L$ input2[15]~input_o $end
$var wire 1 M$ mainUla|Add0~29 $end
$var wire 1 N$ mainUla|Add0~30_combout $end
$var wire 1 O$ mainUla|resultUla~112_combout $end
$var wire 1 P$ mainUla|resultUla[15]~113_combout $end
$var wire 1 Q$ mainUla|resultUla[15]~114_combout $end
$var wire 1 R$ mainUla|resultUla[15]~212_combout $end
$var wire 1 S$ mainUla|ShiftLeft0~58_combout $end
$var wire 1 T$ mainUla|ShiftLeft0~59_combout $end
$var wire 1 U$ mainUla|ShiftLeft0~60_combout $end
$var wire 1 V$ mainUla|ShiftLeft0~61_combout $end
$var wire 1 W$ mainUla|ShiftLeft0~62_combout $end
$var wire 1 X$ mainUla|resultUla[15]~115_combout $end
$var wire 1 Y$ mainUla|ShiftLeft0~63_combout $end
$var wire 1 Z$ mainUla|ShiftLeft0~64_combout $end
$var wire 1 [$ mainUla|ShiftLeft0~65_combout $end
$var wire 1 \$ input2[16]~input_o $end
$var wire 1 ]$ mainUla|resultUla~117_combout $end
$var wire 1 ^$ mainUla|resultUla[16]~118_combout $end
$var wire 1 _$ mainUla|resultUla[16]~119_combout $end
$var wire 1 `$ mainUla|resultUla[17]~116_combout $end
$var wire 1 a$ mainUla|resultUla[16]~120_combout $end
$var wire 1 b$ mainUla|Add0~31 $end
$var wire 1 c$ mainUla|Add0~32_combout $end
$var wire 1 d$ mainUla|resultUla[16]~121_combout $end
$var wire 1 e$ mainUla|ShiftLeft0~66_combout $end
$var wire 1 f$ mainUla|ShiftLeft0~67_combout $end
$var wire 1 g$ mainUla|ShiftLeft0~68_combout $end
$var wire 1 h$ input2[17]~input_o $end
$var wire 1 i$ mainUla|Add0~33 $end
$var wire 1 j$ mainUla|Add0~34_combout $end
$var wire 1 k$ mainUla|resultUla~122_combout $end
$var wire 1 l$ mainUla|resultUla[17]~123_combout $end
$var wire 1 m$ mainUla|resultUla[17]~124_combout $end
$var wire 1 n$ mainUla|resultUla[17]~125_combout $end
$var wire 1 o$ mainUla|resultUla[17]~126_combout $end
$var wire 1 p$ input2[18]~input_o $end
$var wire 1 q$ mainUla|Add0~35 $end
$var wire 1 r$ mainUla|Add0~36_combout $end
$var wire 1 s$ mainUla|ShiftLeft0~69_combout $end
$var wire 1 t$ mainUla|ShiftLeft0~70_combout $end
$var wire 1 u$ mainUla|ShiftLeft0~71_combout $end
$var wire 1 v$ mainUla|resultUla~127_combout $end
$var wire 1 w$ mainUla|resultUla[18]~128_combout $end
$var wire 1 x$ mainUla|resultUla[18]~129_combout $end
$var wire 1 y$ mainUla|resultUla[18]~130_combout $end
$var wire 1 z$ mainUla|resultUla[18]~131_combout $end
$var wire 1 {$ input2[19]~input_o $end
$var wire 1 |$ mainUla|Add0~37 $end
$var wire 1 }$ mainUla|Add0~38_combout $end
$var wire 1 ~$ mainUla|resultUla~132_combout $end
$var wire 1 !% mainUla|resultUla[19]~133_combout $end
$var wire 1 "% mainUla|resultUla[19]~134_combout $end
$var wire 1 #% mainUla|resultUla[19]~135_combout $end
$var wire 1 $% mainUla|ShiftLeft0~72_combout $end
$var wire 1 %% mainUla|ShiftLeft0~73_combout $end
$var wire 1 &% mainUla|ShiftLeft0~74_combout $end
$var wire 1 '% mainUla|resultUla[19]~136_combout $end
$var wire 1 (% input2[20]~input_o $end
$var wire 1 )% mainUla|Add0~39 $end
$var wire 1 *% mainUla|Add0~40_combout $end
$var wire 1 +% mainUla|ShiftLeft0~75_combout $end
$var wire 1 ,% mainUla|ShiftLeft0~76_combout $end
$var wire 1 -% mainUla|ShiftLeft0~77_combout $end
$var wire 1 .% mainUla|resultUla~137_combout $end
$var wire 1 /% mainUla|resultUla[20]~138_combout $end
$var wire 1 0% mainUla|resultUla[20]~139_combout $end
$var wire 1 1% mainUla|resultUla[20]~140_combout $end
$var wire 1 2% mainUla|resultUla[20]~141_combout $end
$var wire 1 3% input2[21]~input_o $end
$var wire 1 4% mainUla|Add0~41 $end
$var wire 1 5% mainUla|Add0~42_combout $end
$var wire 1 6% mainUla|resultUla~142_combout $end
$var wire 1 7% mainUla|resultUla[21]~143_combout $end
$var wire 1 8% mainUla|resultUla[21]~144_combout $end
$var wire 1 9% mainUla|resultUla[21]~145_combout $end
$var wire 1 :% mainUla|ShiftLeft0~78_combout $end
$var wire 1 ;% mainUla|ShiftLeft0~79_combout $end
$var wire 1 <% mainUla|ShiftLeft0~80_combout $end
$var wire 1 =% mainUla|resultUla[21]~146_combout $end
$var wire 1 >% input2[22]~input_o $end
$var wire 1 ?% mainUla|resultUla~147_combout $end
$var wire 1 @% mainUla|resultUla[22]~148_combout $end
$var wire 1 A% mainUla|resultUla[22]~149_combout $end
$var wire 1 B% mainUla|ShiftLeft0~81_combout $end
$var wire 1 C% mainUla|ShiftLeft0~82_combout $end
$var wire 1 D% mainUla|ShiftLeft0~83_combout $end
$var wire 1 E% mainUla|resultUla[22]~150_combout $end
$var wire 1 F% mainUla|Add0~43 $end
$var wire 1 G% mainUla|Add0~44_combout $end
$var wire 1 H% mainUla|resultUla[22]~151_combout $end
$var wire 1 I% mainUla|ShiftLeft0~84_combout $end
$var wire 1 J% mainUla|ShiftLeft0~85_combout $end
$var wire 1 K% mainUla|ShiftLeft0~86_combout $end
$var wire 1 L% input2[23]~input_o $end
$var wire 1 M% mainUla|Add0~45 $end
$var wire 1 N% mainUla|Add0~46_combout $end
$var wire 1 O% mainUla|resultUla~152_combout $end
$var wire 1 P% mainUla|resultUla[23]~153_combout $end
$var wire 1 Q% mainUla|resultUla[23]~154_combout $end
$var wire 1 R% mainUla|resultUla[23]~155_combout $end
$var wire 1 S% mainUla|resultUla[23]~156_combout $end
$var wire 1 T% input2[24]~input_o $end
$var wire 1 U% mainUla|resultUla~159_combout $end
$var wire 1 V% mainUla|ShiftLeft0~87_combout $end
$var wire 1 W% mainUla|ShiftLeft0~88_combout $end
$var wire 1 X% mainUla|resultUla[24]~157_combout $end
$var wire 1 Y% mainUla|resultUla[24]~158_combout $end
$var wire 1 Z% mainUla|resultUla[24]~160_combout $end
$var wire 1 [% mainUla|resultUla[24]~161_combout $end
$var wire 1 \% mainUla|Add0~47 $end
$var wire 1 ]% mainUla|Add0~48_combout $end
$var wire 1 ^% mainUla|resultUla[24]~213_combout $end
$var wire 1 _% input2[25]~input_o $end
$var wire 1 `% mainUla|resultUla~164_combout $end
$var wire 1 a% mainUla|ShiftLeft0~89_combout $end
$var wire 1 b% mainUla|ShiftLeft0~90_combout $end
$var wire 1 c% mainUla|resultUla[25]~162_combout $end
$var wire 1 d% mainUla|resultUla[25]~163_combout $end
$var wire 1 e% mainUla|resultUla[25]~165_combout $end
$var wire 1 f% mainUla|resultUla[25]~166_combout $end
$var wire 1 g% mainUla|Add0~49 $end
$var wire 1 h% mainUla|Add0~50_combout $end
$var wire 1 i% mainUla|resultUla[25]~214_combout $end
$var wire 1 j% input2[26]~input_o $end
$var wire 1 k% mainUla|Add0~51 $end
$var wire 1 l% mainUla|Add0~52_combout $end
$var wire 1 m% mainUla|resultUla~169_combout $end
$var wire 1 n% mainUla|ShiftLeft0~91_combout $end
$var wire 1 o% mainUla|ShiftLeft0~92_combout $end
$var wire 1 p% mainUla|ShiftLeft0~93_combout $end
$var wire 1 q% mainUla|resultUla[26]~167_combout $end
$var wire 1 r% mainUla|resultUla[26]~168_combout $end
$var wire 1 s% mainUla|resultUla[26]~170_combout $end
$var wire 1 t% mainUla|resultUla[26]~171_combout $end
$var wire 1 u% mainUla|resultUla[26]~215_combout $end
$var wire 1 v% mainUla|ShiftLeft0~95_combout $end
$var wire 1 w% mainUla|ShiftLeft0~94_combout $end
$var wire 1 x% mainUla|ShiftLeft0~96_combout $end
$var wire 1 y% mainUla|resultUla[27]~172_combout $end
$var wire 1 z% mainUla|resultUla[27]~173_combout $end
$var wire 1 {% input2[27]~input_o $end
$var wire 1 |% mainUla|resultUla~174_combout $end
$var wire 1 }% mainUla|resultUla[27]~175_combout $end
$var wire 1 ~% mainUla|resultUla[27]~176_combout $end
$var wire 1 !& mainUla|Add0~53 $end
$var wire 1 "& mainUla|Add0~54_combout $end
$var wire 1 #& mainUla|resultUla[27]~216_combout $end
$var wire 1 $& mainUla|resultUla[17]~177_combout $end
$var wire 1 %& mainUla|Equal0~0_combout $end
$var wire 1 && input2[28]~input_o $end
$var wire 1 '& mainUla|resultUla~181_combout $end
$var wire 1 (& mainUla|ShiftLeft0~97_combout $end
$var wire 1 )& mainUla|resultUla[28]~179_combout $end
$var wire 1 *& mainUla|resultUla[28]~180_combout $end
$var wire 1 +& mainUla|resultUla[28]~182_combout $end
$var wire 1 ,& mainUla|resultUla[28]~183_combout $end
$var wire 1 -& mainUla|resultUla[28]~184_combout $end
$var wire 1 .& mainUla|resultUla[28]~178_combout $end
$var wire 1 /& mainUla|Add0~55 $end
$var wire 1 0& mainUla|Add0~56_combout $end
$var wire 1 1& mainUla|resultUla[28]~185_combout $end
$var wire 1 2& input2[29]~input_o $end
$var wire 1 3& mainUla|Add0~57 $end
$var wire 1 4& mainUla|Add0~58_combout $end
$var wire 1 5& mainUla|resultUla[29]~186_combout $end
$var wire 1 6& mainUla|ShiftLeft0~98_combout $end
$var wire 1 7& mainUla|resultUla[29]~187_combout $end
$var wire 1 8& mainUla|resultUla[29]~188_combout $end
$var wire 1 9& mainUla|resultUla~189_combout $end
$var wire 1 :& mainUla|resultUla[29]~190_combout $end
$var wire 1 ;& mainUla|resultUla[29]~191_combout $end
$var wire 1 <& mainUla|resultUla[29]~192_combout $end
$var wire 1 =& mainUla|resultUla[29]~193_combout $end
$var wire 1 >& mainUla|ShiftLeft0~99_combout $end
$var wire 1 ?& mainUla|ShiftLeft0~100_combout $end
$var wire 1 @& mainUla|ShiftLeft0~101_combout $end
$var wire 1 A& mainUla|ShiftLeft0~102_combout $end
$var wire 1 B& mainUla|resultUla[30]~194_combout $end
$var wire 1 C& input2[30]~input_o $end
$var wire 1 D& mainUla|resultUla[30]~195_combout $end
$var wire 1 E& mainUla|ShiftLeft0~103_combout $end
$var wire 1 F& mainUla|ShiftRight1~97_combout $end
$var wire 1 G& mainUla|resultUla[30]~196_combout $end
$var wire 1 H& mainUla|Add0~59 $end
$var wire 1 I& mainUla|Add0~60_combout $end
$var wire 1 J& mainUla|resultUla[30]~197_combout $end
$var wire 1 K& mainUla|ShiftLeft0~104_combout $end
$var wire 1 L& mainUla|ShiftLeft0~105_combout $end
$var wire 1 M& mainUla|ShiftLeft0~106_combout $end
$var wire 1 N& mainUla|ShiftLeft0~107_combout $end
$var wire 1 O& mainUla|resultUla[31]~198_combout $end
$var wire 1 P& input2[31]~input_o $end
$var wire 1 Q& mainUla|resultUla[31]~199_combout $end
$var wire 1 R& mainUla|Add0~61 $end
$var wire 1 S& mainUla|Add0~62_combout $end
$var wire 1 T& mainUla|resultUla[31]~200_combout $end
$var wire 1 U& mainUla|resultUla [31] $end
$var wire 1 V& mainUla|resultUla [30] $end
$var wire 1 W& mainUla|resultUla [29] $end
$var wire 1 X& mainUla|resultUla [28] $end
$var wire 1 Y& mainUla|resultUla [27] $end
$var wire 1 Z& mainUla|resultUla [26] $end
$var wire 1 [& mainUla|resultUla [25] $end
$var wire 1 \& mainUla|resultUla [24] $end
$var wire 1 ]& mainUla|resultUla [23] $end
$var wire 1 ^& mainUla|resultUla [22] $end
$var wire 1 _& mainUla|resultUla [21] $end
$var wire 1 `& mainUla|resultUla [20] $end
$var wire 1 a& mainUla|resultUla [19] $end
$var wire 1 b& mainUla|resultUla [18] $end
$var wire 1 c& mainUla|resultUla [17] $end
$var wire 1 d& mainUla|resultUla [16] $end
$var wire 1 e& mainUla|resultUla [15] $end
$var wire 1 f& mainUla|resultUla [14] $end
$var wire 1 g& mainUla|resultUla [13] $end
$var wire 1 h& mainUla|resultUla [12] $end
$var wire 1 i& mainUla|resultUla [11] $end
$var wire 1 j& mainUla|resultUla [10] $end
$var wire 1 k& mainUla|resultUla [9] $end
$var wire 1 l& mainUla|resultUla [8] $end
$var wire 1 m& mainUla|resultUla [7] $end
$var wire 1 n& mainUla|resultUla [6] $end
$var wire 1 o& mainUla|resultUla [5] $end
$var wire 1 p& mainUla|resultUla [4] $end
$var wire 1 q& mainUla|resultUla [3] $end
$var wire 1 r& mainUla|resultUla [2] $end
$var wire 1 s& mainUla|resultUla [1] $end
$var wire 1 t& mainUla|resultUla [0] $end
$var wire 1 u& aluControl|aluControlOutContrlol [2] $end
$var wire 1 v& aluControl|aluControlOutContrlol [1] $end
$var wire 1 w& aluControl|aluControlOutContrlol [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b0 "
b1 #
b10 $
b0 %
b10 &
0F
0E
1D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
xG
0H
1I
xJ
1K
1L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
1|
1}
1~
0!!
0"!
1#!
1$!
0%!
1&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
1p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
1O"
1P"
1Q"
1R"
1S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
1z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
1g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
1H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
1b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
1w$
1x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
1)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
1F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
1\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
1k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
1$&
1%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
1/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
1H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
zt&
zs&
zr&
zq&
0p&
0o&
0n&
0m&
zl&
zk&
zj&
zi&
zh&
zg&
zf&
ze&
zd&
zc&
zb&
za&
z`&
z_&
z^&
z]&
z\&
z[&
zZ&
zY&
zX&
zW&
zV&
zU&
zw&
0v&
1u&
$end
#1000000
