Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/pdx/disks/atp.08/users/nravicha/dev_narayanan/cpt_bdx_shell-bdx_fpga_piu/design/fiu/remote_debug/QSYS_IPs/AFU_debug/SCJIO.qsys --block-symbol-file --output-directory=/nfs/pdx/disks/atp.08/users/nravicha/dev_narayanan/cpt_bdx_shell-bdx_fpga_piu/design/fiu/remote_debug/QSYS_IPs/AFU_debug/SCJIO --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading AFU_debug/SCJIO.qsys
Progress: Reading input file
Progress: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 15.1]
Progress: Parameterizing module soft_core_jtag_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/pdx/disks/atp.08/users/nravicha/dev_narayanan/cpt_bdx_shell-bdx_fpga_piu/design/fiu/remote_debug/QSYS_IPs/AFU_debug/SCJIO.qsys --synthesis=VERILOG --output-directory=/nfs/pdx/disks/atp.08/users/nravicha/dev_narayanan/cpt_bdx_shell-bdx_fpga_piu/design/fiu/remote_debug/QSYS_IPs/AFU_debug/SCJIO --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading AFU_debug/SCJIO.qsys
Progress: Reading input file
Progress: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 15.1]
Progress: Parameterizing module soft_core_jtag_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SCJIO: "Transforming system: SCJIO"
Info: SCJIO: Running transform generation_view_transform
Info: SCJIO: Running transform generation_view_transform took 0.000s
Info: soft_core_jtag_io_0: Running transform generation_view_transform
Info: soft_core_jtag_io_0: Running transform generation_view_transform took 0.000s
Info: SCJIO: Running transform merlin_avalon_transform
Info: SCJIO: Running transform merlin_avalon_transform took 0.036s
Info: SCJIO: "Naming system components in system: SCJIO"
Info: SCJIO: "Processing generation queue"
Info: SCJIO: "Generating: SCJIO"
Info: SCJIO: "Generating: altera_soft_core_jtag_io"
Info: SCJIO: Done "SCJIO" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
