Analysis & Elaboration report for nios2_quartus2_project
Mon Feb 29 16:52:00 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated
  6. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rgo1:auto_generated
  7. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
  8. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dng1:auto_generated
  9. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 10. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 11. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 12. Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 13. Source assignments for lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 14. Source assignments for lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_r:the_lab5CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 15. Source assignments for lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_dtk1:auto_generated
 16. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux:cmd_demux
 17. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 18. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux
 19. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 20. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 21. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_003
 22. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_004
 23. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_005
 24. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_006
 25. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_007
 26. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_008
 27. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_009
 28. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_010
 29. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_011
 30. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_012
 31. Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_013
 32. Source assignments for lab5CPU:cpu|altera_reset_controller:rst_controller
 33. Source assignments for lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a
 36. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b
 38. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 40. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram
 41. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 43. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 44. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 45. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 46. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy
 47. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo
 48. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_r:the_lab5CPU_jtag_uart_scfifo_r|scfifo:rfifo
 49. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem
 50. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 52. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 53. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 54. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 55. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 56. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator
 57. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator
 58. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator
 59. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator
 60. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator
 61. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator
 62. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator
 63. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_data_s1_translator
 64. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_write_s1_translator
 65. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_read_s1_translator
 66. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_address_s1_translator
 67. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 68. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 69. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 70. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent
 73. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
 76. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent
 79. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent
 82. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent
 85. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent
 88. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent
 91. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent
 94. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent
 97. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_data_s1_agent
100. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_data_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_write_s1_agent
103. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_write_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_write_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_read_s1_agent
106. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_read_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_read_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_address_s1_agent
109. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_address_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router:router|lab5CPU_mm_interconnect_0_router_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_001:router_001|lab5CPU_mm_interconnect_0_router_001_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_002|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_003|lab5CPU_mm_interconnect_0_router_003_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_004|lab5CPU_mm_interconnect_0_router_003_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_005|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_006|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_007|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_008|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_009|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_010|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_011|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_012|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_013|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_014|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_015|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
130. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
131. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
132. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
133. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
136. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
137. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
138. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
139. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
140. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
141. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
142. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
143. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
144. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
145. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
146. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
147. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
148. Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
149. Parameter Settings for User Entity Instance: lab5CPU:cpu|altera_reset_controller:rst_controller
150. Parameter Settings for User Entity Instance: lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
151. Parameter Settings for User Entity Instance: lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
152. Parameter Settings for User Entity Instance: Receive:receive|StartBitDetect:SBD
153. altsyncram Parameter Settings by Entity Instance
154. scfifo Parameter Settings by Entity Instance
155. Analysis & Elaboration Settings
156. Port Connectivity Checks: "Receive:receive|BSC:BSC_in"
157. Port Connectivity Checks: "Receive:receive"
158. Port Connectivity Checks: "Transmit:transmit|BSC:bsc"
159. Port Connectivity Checks: "Transmit:transmit"
160. Port Connectivity Checks: "clock_divider:cd"
161. Port Connectivity Checks: "lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
162. Port Connectivity Checks: "lab5CPU:cpu|altera_reset_controller:rst_controller"
163. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
164. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
165. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
166. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_003|lab5CPU_mm_interconnect_0_router_003_default_decode:the_default_decode"
167. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_002|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode"
168. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_001:router_001|lab5CPU_mm_interconnect_0_router_001_default_decode:the_default_decode"
169. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router:router|lab5CPU_mm_interconnect_0_router_default_decode:the_default_decode"
170. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_address_s1_agent_rsp_fifo"
171. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_address_s1_agent"
172. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_read_s1_agent_rsp_fifo"
173. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_read_s1_agent"
174. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_write_s1_agent_rsp_fifo"
175. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_write_s1_agent"
176. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_data_s1_agent_rsp_fifo"
177. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_data_s1_agent"
178. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo"
179. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent"
180. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo"
181. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent"
182. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo"
183. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent"
184. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo"
185. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent"
186. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo"
187. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent"
188. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo"
189. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent"
190. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo"
191. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent"
192. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
193. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
194. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo"
195. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent"
196. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
197. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
198. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
199. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
200. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_address_s1_translator"
201. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_read_s1_translator"
202. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_write_s1_translator"
203. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_data_s1_translator"
204. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator"
205. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator"
206. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator"
207. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator"
208. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator"
209. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator"
210. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator"
211. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
212. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
213. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
214. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
215. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
216. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart"
217. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy"
218. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
219. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
220. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_pib:the_lab5CPU_cpu_nios2_oci_pib"
221. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_fifo:the_lab5CPU_cpu_nios2_oci_fifo|lab5CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab5CPU_cpu_nios2_oci_fifo_wrptr_inc"
222. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_dtrace:the_lab5CPU_cpu_nios2_oci_dtrace|lab5CPU_cpu_nios2_oci_td_mode:lab5CPU_cpu_nios2_oci_trc_ctrl_td_mode"
223. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_itrace:the_lab5CPU_cpu_nios2_oci_itrace"
224. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_dbrk:the_lab5CPU_cpu_nios2_oci_dbrk"
225. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_xbrk:the_lab5CPU_cpu_nios2_oci_xbrk"
226. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug"
227. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci"
228. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_test_bench:the_lab5CPU_cpu_test_bench"
229. Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu"
230. Port Connectivity Checks: "lab5CPU:cpu"
231. Analysis & Elaboration Messages
232. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Feb 29 16:51:59 2016           ;
; Quartus Prime Version         ; 15.1.1 Build 189 12/02/2015 SJ Standard Edition ;
; Revision Name                 ; nios2_quartus2_project                          ;
; Top-level Entity Name         ; DE1_SoC                                         ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu                                                                                                                                                                                                                                                         ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_character_recieved_input:character_recieved_input                                                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_character_recieved_input:character_sent_input                                                                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_nios2_qsys               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_cpu:cpu                                                                                                                                                                                                                                         ; lab5CPU.qsys    ;
; Altera ; altera_irq_mapper               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_irq_mapper:irq_mapper                                                                                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_avalon_jtag_uart         ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart                                                                                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_led_output:led_output                                                                                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_load_output:load_output                                                                                                                                                                                                                         ; lab5CPU.qsys    ;
; Altera ; altera_mm_interconnect          ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent                                                                                                                                                 ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo                                                                                                                                            ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator                                                                                                                                       ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent                                                                                                                                                     ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo                                                                                                                                                ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                       ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_master_agent      ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                            ; lab5CPU.qsys    ;
; Altera ; altera_merlin_master_translator ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                  ; lab5CPU.qsys    ;
; Altera ; altera_merlin_master_agent      ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                     ; lab5CPU.qsys    ;
; Altera ; altera_merlin_master_translator ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                       ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                  ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                 ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                            ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                       ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo                                                                                                                                                          ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator                                                                                                                                                     ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent                                                                                                                                                              ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo                                                                                                                                                         ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator                                                                                                                                                    ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                          ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                     ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo                                                                                                                                                      ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator                                                                                                                                                 ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent                                                                                                                                                          ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo                                                                                                                                                     ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator                                                                                                                                                ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router:router                                                                                                                                                                     ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_001:router_001                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_002                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_003                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_004                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_005                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_006                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_007                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_008                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_009                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_010                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_011                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_012                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_013                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_014                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_015                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                       ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                       ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_address_s1_agent                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_address_s1_agent_rsp_fifo                                                                                                                                                        ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_address_s1_translator                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_data_s1_agent                                                                                                                                                                ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_data_s1_agent_rsp_fifo                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_data_s1_translator                                                                                                                                                      ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_read_s1_agent                                                                                                                                                         ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_read_s1_agent_rsp_fifo                                                                                                                                                    ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_read_s1_translator                                                                                                                                               ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_write_s1_agent                                                                                                                                                        ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_write_s1_agent_rsp_fifo                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_write_s1_translator                                                                                                                                              ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo                                                                                                                                              ; lab5CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator                                                                                                                                         ; lab5CPU.qsys    ;
; Altera ; altera_avalon_onchip_memory2    ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem                                                                                                                                                                                                                           ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_parallel_input:parallel_input                                                                                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_parallel_output:parallel_output                                                                                                                                                                                                                 ; lab5CPU.qsys    ;
; Altera ; altera_reset_controller         ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_sram_address:sram_address                                                                                                                                                                                                                       ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_sram_data:sram_data                                                                                                                                                                                                                             ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_load_output:sram_enable_read                                                                                                                                                                                                                    ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_load_output:sram_enable_write                                                                                                                                                                                                                   ; lab5CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab5CPU:cpu|lab5CPU_load_output:transmit_enable_output                                                                                                                                                                                                              ; lab5CPU.qsys    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rgo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dng1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_r:the_lab5CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_dtk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                        ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; lpm_file       ; lab5CPU_cpu_rf_ram_a.mif ; String                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                              ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                           ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; INIT_FILE                          ; lab5CPU_cpu_rf_ram_a.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_qgo1          ; Untyped                                                                                           ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                        ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; lpm_file       ; lab5CPU_cpu_rf_ram_b.mif ; String                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                              ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                           ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; INIT_FILE                          ; lab5CPU_cpu_rf_ram_b.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_rgo1          ; Untyped                                                                                           ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram ;
+----------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                   ; Type                                                                                                                                                                           ;
+----------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; lab5CPU_cpu_ociram_default_contents.mif ; String                                                                                                                                                                         ;
+----------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                                                                                                                                                 ;
+------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 8                                       ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 256                                     ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 1                                       ; Untyped                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                                       ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; lab5CPU_cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                       ; Signed Integer                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_dng1                         ; Untyped                                                                                                                                                                              ;
+------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                           ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                 ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                 ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                         ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                         ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_r:the_lab5CPU_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem ;
+----------------+------------------------+----------------------------------------------+
; Parameter Name ; Value                  ; Type                                         ;
+----------------+------------------------+----------------------------------------------+
; INIT_FILE      ; lab5CPU_onchip_mem.hex ; String                                       ;
+----------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                               ;
+------------------------------------+------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                     ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WIDTH_B                            ; 1                      ; Untyped                                            ;
; WIDTHAD_B                          ; 1                      ; Untyped                                            ;
; NUMWORDS_B                         ; 1                      ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                            ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                            ;
; INIT_FILE                          ; lab5CPU_onchip_mem.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 2048                   ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_dtk1        ; Untyped                                            ;
+------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_data_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_write_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_read_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_address_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_data_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_data_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_write_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_write_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_write_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_read_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_read_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_read_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_address_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_address_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router:router|lab5CPU_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_001:router_001|lab5CPU_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_002|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_003|lab5CPU_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_004|lab5CPU_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_005|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_006|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_007|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_008|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_009|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_010|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_011|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_012|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_013|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_014|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_015|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receive:receive|StartBitDetect:SBD ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; quiescent      ; 1     ; Unsigned Binary                                        ;
; recieving      ; 0     ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                      ;
; Entity Instance                           ; lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                              ;
; Entity Instance            ; lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_r:the_lab5CPU_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                               ;
+---------------------------------------------------------------------------------+--------------------+------------------------+
; Option                                                                          ; Setting            ; Default Value          ;
+---------------------------------------------------------------------------------+--------------------+------------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                        ;
; Top-level entity name                                                           ; DE1_SoC            ; nios2_quartus2_project ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX          ;
; Use smart compilation                                                           ; On                 ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                     ;
; Enable compact report table                                                     ; Off                ; Off                    ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                    ;
; Preserve fewer node names                                                       ; On                 ; On                     ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                    ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto               ; Auto                   ;
; Safe State Machine                                                              ; Off                ; Off                    ;
; Extract Verilog State Machines                                                  ; On                 ; On                     ;
; Extract VHDL State Machines                                                     ; On                 ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                     ;
; Parallel Synthesis                                                              ; On                 ; On                     ;
; DSP Block Balancing                                                             ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                 ; On                     ;
; Power-Up Don't Care                                                             ; On                 ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                    ;
; Remove Duplicate Registers                                                      ; On                 ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                    ;
; Optimization Technique                                                          ; Balanced           ; Balanced               ;
; Carry Chain Length                                                              ; 70                 ; 70                     ;
; Auto Carry Chains                                                               ; On                 ; On                     ;
; Auto Open-Drain Pins                                                            ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                    ;
; Auto ROM Replacement                                                            ; On                 ; On                     ;
; Auto RAM Replacement                                                            ; On                 ; On                     ;
; Auto DSP Block Replacement                                                      ; On                 ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                     ;
; Strict RAM Replacement                                                          ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                    ;
; Auto Resource Sharing                                                           ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                 ; On                     ;
; Report Parameter Settings                                                       ; On                 ; On                     ;
; Report Source Assignments                                                       ; On                 ; On                     ;
; Report Connectivity Checks                                                      ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                      ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation     ;
; HDL message level                                                               ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                    ;
; Clock MUX Protection                                                            ; On                 ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                    ;
; Block Design Naming                                                             ; Auto               ; Auto                   ;
; SDC constraint protection                                                       ; Off                ; Off                    ;
; Synthesis Effort                                                                ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                     ;
; Synthesis Seed                                                                  ; 1                  ; 1                      ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                    ;
+---------------------------------------------------------------------------------+--------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receive:receive|BSC:BSC_in"                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Count[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receive:receive"                                                                                                                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; parallelIn   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "parallelIn[7..1]" have no fanouts                                                      ;
; parallelIn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; charReceived ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; reset        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Transmit:transmit|BSC:bsc"                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Count[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Transmit:transmit"                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; parallelOut ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "parallelOut[7..1]" will be connected to GND.                                ;
; reset       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cd"                                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[6..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_003|lab5CPU_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_002|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_001:router_001|lab5CPU_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router:router|lab5CPU_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_address_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_read_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_read_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_enable_write_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_enable_write_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_data_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_address_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_read_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_enable_write_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_data_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart"                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_pib:the_lab5CPU_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_fifo:the_lab5CPU_cpu_nios2_oci_fifo|lab5CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab5CPU_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_dtrace:the_lab5CPU_cpu_nios2_oci_dtrace|lab5CPU_cpu_nios2_oci_td_mode:lab5CPU_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_itrace:the_lab5CPU_cpu_nios2_oci_itrace"                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_dbrk:the_lab5CPU_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_xbrk:the_lab5CPU_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci"                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_test_bench:the_lab5CPU_cpu_test_bench" ;
+-----------------+-------+----------+----------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                              ;
+-----------------+-------+----------+----------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                         ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu|lab5CPU_cpu:cpu"   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab5CPU:cpu"                                                                                                                                                                                                             ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_reset_n[-1]                          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; parallel_input_external_connection_export  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "parallel_input_external_connection_export[9..8]" will be connected to GND. ;
; parallel_output_external_connection_export ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "parallel_output_external_connection_export[9..8]" have no fanouts                     ;
; parallel_output_external_connection_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition
    Info: Processing started: Mon Feb 29 16:51:06 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "lab5CPU.qsys"
Info (12250): 2016.02.29.16:51:20 Progress: Loading lab5/lab5CPU.qsys
Info (12250): 2016.02.29.16:51:20 Progress: Reading input file
Info (12250): 2016.02.29.16:51:20 Progress: Adding character_recieved_input [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:20 Progress: Parameterizing module character_recieved_input
Info (12250): 2016.02.29.16:51:20 Progress: Adding character_sent_input [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:20 Progress: Parameterizing module character_sent_input
Info (12250): 2016.02.29.16:51:20 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module clk_0
Info (12250): 2016.02.29.16:51:21 Progress: Adding cpu [altera_nios2_qsys 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module cpu
Info (12250): 2016.02.29.16:51:21 Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module jtag_uart
Info (12250): 2016.02.29.16:51:21 Progress: Adding led_output [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module led_output
Info (12250): 2016.02.29.16:51:21 Progress: Adding load_output [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module load_output
Info (12250): 2016.02.29.16:51:21 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module onchip_mem
Info (12250): 2016.02.29.16:51:21 Progress: Adding parallel_input [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module parallel_input
Info (12250): 2016.02.29.16:51:21 Progress: Adding parallel_output [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module parallel_output
Info (12250): 2016.02.29.16:51:21 Progress: Adding sram_address [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module sram_address
Info (12250): 2016.02.29.16:51:21 Progress: Adding sram_data [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module sram_data
Info (12250): 2016.02.29.16:51:21 Progress: Adding sram_enable_read [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module sram_enable_read
Info (12250): 2016.02.29.16:51:21 Progress: Adding sram_enable_write [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module sram_enable_write
Info (12250): 2016.02.29.16:51:21 Progress: Adding transmit_enable_output [altera_avalon_pio 15.1]
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing module transmit_enable_output
Info (12250): 2016.02.29.16:51:21 Progress: Building connections
Info (12250): 2016.02.29.16:51:21 Progress: Parameterizing connections
Info (12250): 2016.02.29.16:51:21 Progress: Validating
Info (12250): 2016.02.29.16:51:22 Progress: Done reading input file
Info (12250): Lab5CPU.character_recieved_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab5CPU.character_sent_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Lab5CPU.cpu: Nios II Classic cores are no longer recommended for new projects
Info (12250): Lab5CPU.parallel_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab5CPU.sram_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab5CPU: Generating lab5CPU "lab5CPU" for QUARTUS_SYNTH
Info (12250): Character_recieved_input: Starting RTL generation for module 'lab5CPU_character_recieved_input'
Info (12250): Character_recieved_input:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5CPU_character_recieved_input --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0001_character_recieved_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0001_character_recieved_input_gen//lab5CPU_character_recieved_input_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Character_recieved_input: Done RTL generation for module 'lab5CPU_character_recieved_input'
Info (12250): Character_recieved_input: "lab5CPU" instantiated altera_avalon_pio "character_recieved_input"
Info (12250): Cpu: Starting RTL generation for module 'lab5CPU_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab5CPU_cpu --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0002_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0002_cpu_gen//lab5CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2016.02.29 16:51:32 (*) Starting Nios II generation
Info (12250): Cpu: # 2016.02.29 16:51:32 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2016.02.29 16:51:35 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64
Info (12250): Cpu: # 2016.02.29 16:51:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2016.02.29 16:51:35 (*)   Plaintext license not found.
Info (12250): Cpu: # 2016.02.29 16:51:35 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2016.02.29 16:51:35 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2016.02.29 16:51:35 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2016.02.29 16:51:36 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2016.02.29 16:51:36 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2016.02.29 16:51:38 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'lab5CPU_cpu'
Info (12250): Cpu: "lab5CPU" instantiated altera_nios2_qsys "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'lab5CPU_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab5CPU_jtag_uart --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0003_jtag_uart_gen//lab5CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'lab5CPU_jtag_uart'
Info (12250): Jtag_uart: "lab5CPU" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Led_output: Starting RTL generation for module 'lab5CPU_led_output'
Info (12250): Led_output:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5CPU_led_output --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0004_led_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0004_led_output_gen//lab5CPU_led_output_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_output: Done RTL generation for module 'lab5CPU_led_output'
Info (12250): Led_output: "lab5CPU" instantiated altera_avalon_pio "led_output"
Info (12250): Load_output: Starting RTL generation for module 'lab5CPU_load_output'
Info (12250): Load_output:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5CPU_load_output --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0005_load_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0005_load_output_gen//lab5CPU_load_output_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Load_output: Done RTL generation for module 'lab5CPU_load_output'
Info (12250): Load_output: "lab5CPU" instantiated altera_avalon_pio "load_output"
Info (12250): Onchip_mem: Starting RTL generation for module 'lab5CPU_onchip_mem'
Info (12250): Onchip_mem:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab5CPU_onchip_mem --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0006_onchip_mem_gen//lab5CPU_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_mem: Done RTL generation for module 'lab5CPU_onchip_mem'
Info (12250): Onchip_mem: "lab5CPU" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info (12250): Parallel_input: Starting RTL generation for module 'lab5CPU_parallel_input'
Info (12250): Parallel_input:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5CPU_parallel_input --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0007_parallel_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0007_parallel_input_gen//lab5CPU_parallel_input_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Parallel_input: Done RTL generation for module 'lab5CPU_parallel_input'
Info (12250): Parallel_input: "lab5CPU" instantiated altera_avalon_pio "parallel_input"
Info (12250): Parallel_output: Starting RTL generation for module 'lab5CPU_parallel_output'
Info (12250): Parallel_output:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5CPU_parallel_output --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0008_parallel_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0008_parallel_output_gen//lab5CPU_parallel_output_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Parallel_output: Done RTL generation for module 'lab5CPU_parallel_output'
Info (12250): Parallel_output: "lab5CPU" instantiated altera_avalon_pio "parallel_output"
Info (12250): Sram_address: Starting RTL generation for module 'lab5CPU_sram_address'
Info (12250): Sram_address:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5CPU_sram_address --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0009_sram_address_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0009_sram_address_gen//lab5CPU_sram_address_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sram_address: Done RTL generation for module 'lab5CPU_sram_address'
Info (12250): Sram_address: "lab5CPU" instantiated altera_avalon_pio "sram_address"
Info (12250): Sram_data: Starting RTL generation for module 'lab5CPU_sram_data'
Info (12250): Sram_data:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5CPU_sram_data --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0010_sram_data_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6861_685957684270093121.dir/0010_sram_data_gen//lab5CPU_sram_data_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sram_data: Done RTL generation for module 'lab5CPU_sram_data'
Info (12250): Sram_data: "lab5CPU" instantiated altera_avalon_pio "sram_data"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "lab5CPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "lab5CPU" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "lab5CPU" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/lab5CPU/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/lab5CPU/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/lab5CPU/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Lab5CPU: Done "lab5CPU" with 32 modules, 46 files
Info (12249): Finished elaborating Qsys system entity "lab5CPU.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/lab5cpu.v
    Info (12023): Found entity 1: lab5CPU File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_irq_mapper.sv
    Info (12023): Found entity 1: lab5CPU_irq_mapper File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_avalon_st_adapter File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file lab5cpu/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_rsp_mux_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_rsp_mux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_rsp_demux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_cmd_mux_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_cmd_mux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_cmd_demux_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_cmd_demux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_router_003_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab5CPU_mm_interconnect_0_router_003 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_router_002_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab5CPU_mm_interconnect_0_router_002 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_router_001_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab5CPU_mm_interconnect_0_router_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab5CPU_mm_interconnect_0_router_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab5CPU_mm_interconnect_0_router File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_sram_data.v
    Info (12023): Found entity 1: lab5CPU_sram_data File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_sram_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_sram_address.v
    Info (12023): Found entity 1: lab5CPU_sram_address File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_sram_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_parallel_output.v
    Info (12023): Found entity 1: lab5CPU_parallel_output File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_parallel_output.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_parallel_input.v
    Info (12023): Found entity 1: lab5CPU_parallel_input File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_parallel_input.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_onchip_mem.v
    Info (12023): Found entity 1: lab5CPU_onchip_mem File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_onchip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_load_output.v
    Info (12023): Found entity 1: lab5CPU_load_output File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_load_output.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_led_output.v
    Info (12023): Found entity 1: lab5CPU_led_output File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_led_output.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_jtag_uart.v
    Info (12023): Found entity 1: lab5CPU_jtag_uart_sim_scfifo_w File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 21
    Info (12023): Found entity 2: lab5CPU_jtag_uart_scfifo_w File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 77
    Info (12023): Found entity 3: lab5CPU_jtag_uart_sim_scfifo_r File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 162
    Info (12023): Found entity 4: lab5CPU_jtag_uart_scfifo_r File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 240
    Info (12023): Found entity 5: lab5CPU_jtag_uart File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 327
Info (12021): Found 21 design units, including 21 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_cpu.v
    Info (12023): Found entity 1: lab5CPU_cpu_register_bank_a_module File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 21
    Info (12023): Found entity 2: lab5CPU_cpu_register_bank_b_module File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 86
    Info (12023): Found entity 3: lab5CPU_cpu_nios2_oci_debug File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 151
    Info (12023): Found entity 4: lab5CPU_cpu_ociram_sp_ram_module File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 292
    Info (12023): Found entity 5: lab5CPU_cpu_nios2_ocimem File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 355
    Info (12023): Found entity 6: lab5CPU_cpu_nios2_avalon_reg File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 536
    Info (12023): Found entity 7: lab5CPU_cpu_nios2_oci_break File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 628
    Info (12023): Found entity 8: lab5CPU_cpu_nios2_oci_xbrk File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 922
    Info (12023): Found entity 9: lab5CPU_cpu_nios2_oci_dbrk File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1128
    Info (12023): Found entity 10: lab5CPU_cpu_nios2_oci_itrace File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1314
    Info (12023): Found entity 11: lab5CPU_cpu_nios2_oci_td_mode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1637
    Info (12023): Found entity 12: lab5CPU_cpu_nios2_oci_dtrace File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1704
    Info (12023): Found entity 13: lab5CPU_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1798
    Info (12023): Found entity 14: lab5CPU_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1869
    Info (12023): Found entity 15: lab5CPU_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1911
    Info (12023): Found entity 16: lab5CPU_cpu_nios2_oci_fifo File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1957
    Info (12023): Found entity 17: lab5CPU_cpu_nios2_oci_pib File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2458
    Info (12023): Found entity 18: lab5CPU_cpu_nios2_oci_im File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2526
    Info (12023): Found entity 19: lab5CPU_cpu_nios2_performance_monitors File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2642
    Info (12023): Found entity 20: lab5CPU_cpu_nios2_oci File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2658
    Info (12023): Found entity 21: lab5CPU_cpu File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 3166
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: lab5CPU_cpu_jtag_debug_module_sysclk File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: lab5CPU_cpu_jtag_debug_module_tck File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: lab5CPU_cpu_jtag_debug_module_wrapper File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_cpu_oci_test_bench.v
    Info (12023): Found entity 1: lab5CPU_cpu_oci_test_bench File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_cpu_test_bench.v
    Info (12023): Found entity 1: lab5CPU_cpu_test_bench File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab5cpu/synthesis/submodules/lab5cpu_character_recieved_input.v
    Info (12023): Found entity 1: lab5CPU_character_recieved_input File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_character_recieved_input.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf
    Info (12023): Found entity 1: nios2_quartus2_project
Info (12021): Found 1 design units, including 1 entities, in source file hardware/toplevel.sv
    Info (12023): Found entity 1: TopLevel File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/TopLevel.sv Line: 3
Warning (12019): Can't analyze file -- file hardware/System_testbench.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file hardware/startbitdetect.sv
    Info (12023): Found entity 1: StartBitDetect File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/StartBitDetect.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hardware/sram.sv
    Info (12023): Found entity 1: SRAM File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/SRAM.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file hardware/s2p_shiftregister.sv
    Info (12023): Found entity 1: S2P_ShiftRegister File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/S2P_ShiftRegister.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hardware/s_r_clockcontrol.sv
    Info (12023): Found entity 1: S_R_ClockControl File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/S_R_ClockControl.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hardware/p2s_shiftregister.sv
    Info (12023): Found entity 1: P2S_ShiftRegister File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/P2S_ShiftRegister.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hardware/nios_sram_driver.sv
    Info (12023): Found entity 1: nios_sram_driver File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/nios_sram_driver.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file hardware/clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/clock_divider.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hardware/bsc.sv
    Info (12023): Found entity 1: BSC File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/BSC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hardware/bic_out.sv
    Info (12023): Found entity 1: BIC_Out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/BIC_out.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hardware/bic.sv
    Info (12023): Found entity 1: BIC File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/BIC.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at DE1_SoC.sv(36): ignored dangling comma in List of Port Connections File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hardware/transmit.sv
    Info (12023): Found entity 1: Transmit File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/Transmit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file receive.sv
    Info (12023): Found entity 1: Receive File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/Receive.sv Line: 1
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/lab5cpu.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/lab5cpu.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_merlin_master_agent.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_reset_controller.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_character_recieved_input.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_character_recieved_input.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_character_recieved_input.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_cpu.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_cpu.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_cpu_jtag_debug_module_sysclk.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_cpu_jtag_debug_module_sysclk.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_cpu_jtag_debug_module_tck.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_cpu_jtag_debug_module_tck.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_cpu_jtag_debug_module_wrapper.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_cpu_jtag_debug_module_wrapper.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_cpu_oci_test_bench.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_oci_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_cpu_oci_test_bench.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_cpu_test_bench.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_cpu_test_bench.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_irq_mapper.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_irq_mapper.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_jtag_uart.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_jtag_uart.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_led_output.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_led_output.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_led_output.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_load_output.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_load_output.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_load_output.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_demux_001.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_demux_001.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_mux_001.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_cmd_mux_001.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router_001.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router_001.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router_002.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router_003.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_003.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_router_003.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_rsp_mux.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_rsp_mux_001.sv" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_mm_interconnect_0_rsp_mux_001.sv
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_onchip_mem.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_onchip_mem.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_onchip_mem.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_parallel_input.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_parallel_input.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_parallel_input.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_parallel_output.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_parallel_output.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_parallel_output.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_sram_address.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_sram_address.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_sram_address.v
Info (15248): File "c:/users/blomqcon/desktop/ee371projects/assignment_5/lab5/db/ip/lab5cpu/submodules/lab5cpu_sram_data.v" is a duplicate of already analyzed file "C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_sram_data.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab5cpu/submodules/lab5cpu_sram_data.v
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC.sv(44): created implicit net for "parallelOut" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 44
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC.sv(52): created implicit net for "parallelIn" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC.sv(53): created implicit net for "charReceived" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 53
Warning (10037): Verilog HDL or VHDL warning at lab5CPU_cpu.v(1605): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1605
Warning (10037): Verilog HDL or VHDL warning at lab5CPU_cpu.v(1607): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1607
Warning (10037): Verilog HDL or VHDL warning at lab5CPU_cpu.v(1763): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1763
Warning (10037): Verilog HDL or VHDL warning at lab5CPU_cpu.v(2587): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2587
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10034): Output port "LEDR[9..8]" at DE1_SoC.sv(2) has no driver File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 2
Info (12128): Elaborating entity "lab5CPU" for hierarchy "lab5CPU:cpu" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 36
Info (12128): Elaborating entity "lab5CPU_character_recieved_input" for hierarchy "lab5CPU:cpu|lab5CPU_character_recieved_input:character_recieved_input" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 115
Info (12128): Elaborating entity "lab5CPU_cpu" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 152
Info (12128): Elaborating entity "lab5CPU_cpu_test_bench" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_test_bench:the_lab5CPU_cpu_test_bench" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 3833
Info (12128): Elaborating entity "lab5CPU_cpu_register_bank_a_module" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 4318
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 57
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lab5CPU_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgo1.tdf
    Info (12023): Found entity 1: altsyncram_qgo1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/altsyncram_qgo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qgo1" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_a_module:lab5CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab5CPU_cpu_register_bank_b_module" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 4339
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 122
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 122
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 122
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lab5CPU_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgo1.tdf
    Info (12023): Found entity 1: altsyncram_rgo1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/altsyncram_rgo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rgo1" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_register_bank_b_module:lab5CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rgo1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 4808
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_debug" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2838
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 217
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_debug:the_lab5CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_ocimem" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2858
Info (12128): Elaborating entity "lab5CPU_cpu_ociram_sp_ram_module" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 503
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 331
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 331
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 331
    Info (12134): Parameter "init_file" = "lab5CPU_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dng1.tdf
    Info (12023): Found entity 1: altsyncram_dng1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/altsyncram_dng1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dng1" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_ocimem:the_lab5CPU_cpu_nios2_ocimem|lab5CPU_cpu_ociram_sp_ram_module:lab5CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dng1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_avalon_reg" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_avalon_reg:the_lab5CPU_cpu_nios2_avalon_reg" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2877
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_break" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_break:the_lab5CPU_cpu_nios2_oci_break" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2908
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_xbrk" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_xbrk:the_lab5CPU_cpu_nios2_oci_xbrk" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2929
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_dbrk" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_dbrk:the_lab5CPU_cpu_nios2_oci_dbrk" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2955
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_itrace" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_itrace:the_lab5CPU_cpu_nios2_oci_itrace" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2974
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_dtrace" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_dtrace:the_lab5CPU_cpu_nios2_oci_dtrace" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2989
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_td_mode" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_dtrace:the_lab5CPU_cpu_nios2_oci_dtrace|lab5CPU_cpu_nios2_oci_td_mode:lab5CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 1752
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_fifo" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_fifo:the_lab5CPU_cpu_nios2_oci_fifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 3008
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_fifo:the_lab5CPU_cpu_nios2_oci_fifo|lab5CPU_cpu_nios2_oci_compute_input_tm_cnt:the_lab5CPU_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2083
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_fifo:the_lab5CPU_cpu_nios2_oci_fifo|lab5CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab5CPU_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2092
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_fifo:the_lab5CPU_cpu_nios2_oci_fifo|lab5CPU_cpu_nios2_oci_fifo_cnt_inc:the_lab5CPU_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2101
Info (12128): Elaborating entity "lab5CPU_cpu_oci_test_bench" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_fifo:the_lab5CPU_cpu_nios2_oci_fifo|lab5CPU_cpu_oci_test_bench:the_lab5CPU_cpu_oci_test_bench" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2109
Warning (12158): Entity "lab5CPU_cpu_oci_test_bench" contains only dangling pins File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 2109
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_pib" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_pib:the_lab5CPU_cpu_nios2_oci_pib" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 3018
Info (12128): Elaborating entity "lab5CPU_cpu_nios2_oci_im" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_nios2_oci_im:the_lab5CPU_cpu_nios2_oci_im" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 3039
Info (12128): Elaborating entity "lab5CPU_cpu_jtag_debug_module_wrapper" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu.v Line: 3144
Info (12128): Elaborating entity "lab5CPU_cpu_jtag_debug_module_tck" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_tck:the_lab5CPU_cpu_jtag_debug_module_tck" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_wrapper.v Line: 165
Info (12128): Elaborating entity "lab5CPU_cpu_jtag_debug_module_sysclk" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|lab5CPU_cpu_jtag_debug_module_sysclk:the_lab5CPU_cpu_jtag_debug_module_sysclk" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_wrapper.v Line: 188
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_wrapper.v Line: 218
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_wrapper.v Line: 218
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_cpu_jtag_debug_module_wrapper.v Line: 218
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab5CPU:cpu|lab5CPU_cpu:cpu|lab5CPU_cpu_nios2_oci:the_lab5CPU_cpu_nios2_oci|lab5CPU_cpu_jtag_debug_module_wrapper:the_lab5CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab5CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "lab5CPU_jtag_uart" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 165
Info (12128): Elaborating entity "lab5CPU_jtag_uart_scfifo_w" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_w:the_lab5CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "lab5CPU_jtag_uart_scfifo_r" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|lab5CPU_jtag_uart_scfifo_r:the_lab5CPU_jtag_uart_scfifo_r" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic" File: c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "lab5CPU:cpu|lab5CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab5CPU_jtag_uart_alt_jtag_atlantic" File: c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "lab5CPU_led_output" for hierarchy "lab5CPU:cpu|lab5CPU_led_output:led_output" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 176
Info (12128): Elaborating entity "lab5CPU_load_output" for hierarchy "lab5CPU:cpu|lab5CPU_load_output:load_output" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 187
Info (12128): Elaborating entity "lab5CPU_onchip_mem" for hierarchy "lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 200
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_onchip_mem.v Line: 66
Info (12130): Elaborated megafunction instantiation "lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_onchip_mem.v Line: 66
Info (12133): Instantiated megafunction "lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_onchip_mem.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab5CPU_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtk1.tdf
    Info (12023): Found entity 1: altsyncram_dtk1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/altsyncram_dtk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtk1" for hierarchy "lab5CPU:cpu|lab5CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_dtk1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab5CPU_parallel_input" for hierarchy "lab5CPU:cpu|lab5CPU_parallel_input:parallel_input" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 208
Info (12128): Elaborating entity "lab5CPU_parallel_output" for hierarchy "lab5CPU:cpu|lab5CPU_parallel_output:parallel_output" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 219
Info (12128): Elaborating entity "lab5CPU_sram_address" for hierarchy "lab5CPU:cpu|lab5CPU_sram_address:sram_address" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 230
Info (12128): Elaborating entity "lab5CPU_sram_data" for hierarchy "lab5CPU:cpu|lab5CPU_sram_data:sram_data" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 242
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 360
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 1031
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 1091
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 1155
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 1219
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 1283
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 1347
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 2068
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 2149
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 2233
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 2274
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router:router" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 3915
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router_default_decode" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router:router|lab5CPU_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router_001" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_001:router_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 3931
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router_001_default_decode" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_001:router_001|lab5CPU_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router_002" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_002" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 3947
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router_002_default_decode" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_002:router_002|lab5CPU_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router_003" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_003" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 3963
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_router_003_default_decode" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_router_003:router_003|lab5CPU_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_cmd_demux" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4250
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_cmd_demux_001" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4273
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_cmd_mux" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4290
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_cmd_mux_001" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4313
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_rsp_demux" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4540
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_rsp_mux" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4868
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_rsp_mux_001" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4891
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0.v Line: 4920
Info (12128): Elaborating entity "lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab5CPU:cpu|lab5CPU_mm_interconnect_0:mm_interconnect_0|lab5CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab5CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/lab5CPU_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab5CPU_irq_mapper" for hierarchy "lab5CPU:cpu|lab5CPU_irq_mapper:irq_mapper" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 367
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab5CPU:cpu|altera_reset_controller:rst_controller" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/lab5CPU.v Line: 430
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab5CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/lab5CPU/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cd" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 39
Info (12128): Elaborating entity "Transmit" for hierarchy "Transmit:transmit" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 49
Info (12128): Elaborating entity "BSC" for hierarchy "Transmit:transmit|BSC:bsc" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/Transmit.sv Line: 15
Info (12128): Elaborating entity "BIC_Out" for hierarchy "Transmit:transmit|BIC_Out:bic" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/Transmit.sv Line: 22
Info (12128): Elaborating entity "P2S_ShiftRegister" for hierarchy "Transmit:transmit|P2S_ShiftRegister:p2s" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/hardware/Transmit.sv Line: 31
Info (12128): Elaborating entity "Receive" for hierarchy "Receive:receive" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 57
Info (12128): Elaborating entity "StartBitDetect" for hierarchy "Receive:receive|StartBitDetect:SBD" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/Receive.sv Line: 17
Info (12128): Elaborating entity "BIC" for hierarchy "Receive:receive|BIC:BIC_in" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/Receive.sv Line: 31
Info (12128): Elaborating entity "S2P_ShiftRegister" for hierarchy "Receive:receive|S2P_ShiftRegister:S2P" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/Receive.sv Line: 38
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:sram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/DE1_SoC.sv Line: 64
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.02.29.16:51:54 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/slde92cdb6f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/nios2_quartus2_project.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1046 megabytes
    Info: Processing ended: Mon Feb 29 16:52:00 2016
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:55


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/blomqcon/Desktop/ee371Projects/assignment_5/lab5/nios2_quartus2_project.map.smsg.


