dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\SPI:BSPIM:state_0\" macrocell 3 1 0 1
set_location "\SPI:BSPIM:tx_status_0\" macrocell 3 0 0 2
set_location "\SPI:BSPIM:cnt_enable\" macrocell 3 1 1 0
set_location "\SPI:BSPIM:rx_status_6\" macrocell 3 1 0 2
set_location "\SPI:BSPIM:RxStsReg\" statusicell 2 1 4 
set_location "\SPI:BSPIM:BitCounter\" count7cell 3 0 7 
set_location "\SPI:BSPIM:load_cond\" macrocell 3 1 0 0
set_location "Net_25" macrocell 2 1 0 0
set_location "\SPI:BSPIM:tx_status_4\" macrocell 3 0 0 3
set_location "\SPI:BSPIM:state_1\" macrocell 3 0 1 0
set_location "\SPI:BSPIM:TxStsReg\" statusicell 3 1 4 
set_location "\SPI:BSPIM:state_2\" macrocell 3 0 1 1
set_location "Net_23" macrocell 3 0 0 0
set_location "\SPI:BSPIM:ld_ident\" macrocell 3 0 1 2
set_location "\SPI:BSPIM:load_rx_data\" macrocell 3 0 0 1
set_location "\SPI:BSPIM:sR8:Dp:u0\" datapathcell 3 0 2 
set_location "Net_1" macrocell 3 1 1 1
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "SCLK(0)" iocell 12 2
# Note: port 12 is the logical name for port 7
set_io "MOSI(0)" iocell 12 0
# Note: port 12 is the logical name for port 7
set_io "MISO(0)" iocell 12 1
# Note: port 12 is the logical name for port 7
set_io "SS(0)" iocell 12 3
# Note: port 12 is the logical name for port 7
set_io "\UART:tx(0)\" iocell 12 7
set_io "LED(0)" iocell 2 1
# Note: port 12 is the logical name for port 7
set_io "RST(0)" iocell 12 4
