{
  "design": {
    "design_info": {
      "boundary_crc": "0x1F66F7C4338AB05D",
      "device": "xc7z030sbg485-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "converter_1": {
        "pwm": "",
        "xlslice_2": ""
      },
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {}
      },
      "axi_timer_0": "",
      "irq_xlconcat_0": "",
      "processing_system7_0": "",
      "rst_ps7_0_100M": "",
      "gigabit_block": {
        "Aurora_status_concat_0": "",
        "Aurora_status_concat_1": "",
        "c_counter_binary_0": "",
        "capture_pwm_base1": "",
        "capture_rx0": "",
        "capture_timer_int": "",
        "drp_bridge_0": "",
        "gigabit_regarray": "",
        "internal_reset_timer_aurora0": "",
        "internal_reset_timer_aurora_gt_0": "",
        "intr_ce_type_joint_0": "",
        "sfp_0_1": {
          "aurora_8b10b_0": "",
          "aurora_8b10b_1": "",
          "axi_dma_0": "",
          "axi_s_chain_link_switch_0": "",
          "axi_smc": "",
          "channel_up_n_0": "",
          "channel_up_n_1": "",
          "rx_lpm_en0": "",
          "rx_lpm_en1": "",
          "sys_reset_n_0": "",
          "tvalid": "",
          "xlconcat_aurora_0_status": "",
          "xlconcat_aurora_0_debug": ""
        },
        "stuff_8_0_0": "",
        "stuff_32_0_1": "",
        "stuff_6_0_0": "",
        "synchronizer_reg_1": "",
        "xlslice_0_0": "",
        "xlslice_1_1": "",
        "capture_rx1": ""
      },
      "xlconstant_0": "",
      "testled": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      },
      "mgt_tx0": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "mgt_tx1": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "mgt_rx0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "mgt_rx1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "mgt_refclk0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      }
    },
    "ports": {
      "LVCT_OE_N": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TEST": {
        "type": "data",
        "direction": "O",
        "left": "4",
        "right": "0"
      }
    },
    "components": {
      "converter_1": {
        "interface_ports": {
          "PWM_AXI8": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "Intr": {
            "direction": "O"
          },
          "pwm_base_counter": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "pwm": {
            "vlnv": "sintef.no:user:pulse_width_modulator:1.0",
            "xci_name": "design_1_pwm_0",
            "parameters": {
              "HYSTERESIS_DEFAULT_VALUE": {
                "value": "0"
              },
              "INTERRUPT_DIVISOR_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_2_6",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M13_AXI": {
            "interface_ports": [
              "PWM_AXI8",
              "pwm/S_AXI"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "S_AXI_ACLK",
              "pwm/S_AXI_ACLK"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "pwm/S_AXI_ARESETN"
            ]
          },
          "pwm_2_intr": {
            "ports": [
              "pwm/intr",
              "Intr"
            ]
          },
          "pwm_synch_out": {
            "ports": [
              "pwm/synch_out",
              "xlslice_2/Din"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "pwm_base_counter"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "design_1_axi_timer_0_0"
      },
      "irq_xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_irq_xlconcat_0_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_BASEADDR": {
            "value": "0xE0009000"
          },
          "PCW_CAN1_CAN1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_CAN1_GRP_CLK_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_HIGHADDR": {
            "value": "0xE0009FFF"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "1"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "0"
          },
          "PCW_EN_SDIO1": {
            "value": "1"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SPI 0#SPI 0#SPI 0#GPIO#GPIO#SPI 0#GPIO#GPIO#CAN 1#CAN 1#UART 0#UART 0#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#data[0]#cmd#clk#data[1]#data[2]#data[3]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#sclk#miso#ss[0]#gpio[43]#gpio[44]#mosi#gpio[46]#gpio[47]#tx#rx#rx#tx#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_CAN1_INTR": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO1_INTR": {
            "value": "0"
          },
          "PCW_P2F_SPI0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.301"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.308"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.357"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.361"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.029"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.057"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.038"
          },
          "PCW_PACKAGE_NAME": {
            "value": "sbg485"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD1_SD1_IO": {
            "value": "MIO 10 .. 15"
          },
          "PCW_SDIO1_BASEADDR": {
            "value": "0xE0101000"
          },
          "PCW_SDIO1_HIGHADDR": {
            "value": "0xE0101FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "25"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_BASEADDR": {
            "value": "0xE0006000"
          },
          "PCW_SPI0_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_SPI0_GRP_SS2_ENABLE": {
            "value": "0"
          },
          "PCW_SPI0_HIGHADDR": {
            "value": "0xE0006FFF"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "32"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "33.621"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "33.621"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "48.166"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "48.166"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "38.200"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "78.217"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "38.692"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "70.543"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "38.778"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "76.039"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "38.635"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "96.0285"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "38.671"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "71.836"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "38.635"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "87.0105"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "38.671"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "93.232"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "38.679"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "100.6725"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_100M_0"
      },
      "gigabit_block": {
        "interface_ports": {
          "GT_DIFF_REFCLK1_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "GT_RX_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "GT_RX_1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "GT_TX_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_TX_1": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "direction": "I"
          },
          "capture_pwm_sync_ce": {
            "direction": "I"
          },
          "capture_timer_int_ce": {
            "direction": "I"
          }
        },
        "components": {
          "Aurora_status_concat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_Aurora_status_concat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "Aurora_status_concat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_Aurora_status_concat_1_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "10"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "design_1_c_counter_binary_0_0",
            "parameters": {
              "CE": {
                "value": "false"
              },
              "Count_Mode": {
                "value": "UP"
              },
              "Latency": {
                "value": "1"
              },
              "Latency_Configuration": {
                "value": "Manual"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "32"
              },
              "Restrict_Count": {
                "value": "false"
              },
              "SCLR": {
                "value": "false"
              },
              "SINIT": {
                "value": "false"
              },
              "SSET": {
                "value": "false"
              },
              "Sync_Threshold_Output": {
                "value": "false"
              }
            }
          },
          "capture_pwm_base1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_capture_pwm_base1_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Depth": {
                "value": "1"
              }
            }
          },
          "capture_rx0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_capture_rx0_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Depth": {
                "value": "1"
              }
            }
          },
          "capture_timer_int": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_capture_timer_int_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Depth": {
                "value": "1"
              }
            }
          },
          "drp_bridge_0": {
            "vlnv": "xilinx.com:user:drp_bridge:1.0",
            "xci_name": "design_1_drp_bridge_0_0",
            "parameters": {
              "DRP_COUNT": {
                "value": "2"
              },
              "DRP_DATA_WIDTH": {
                "value": "16"
              }
            }
          },
          "gigabit_regarray": {
            "vlnv": "sintef.no:user:register_array:1.0",
            "xci_name": "design_1_gigabit_regarray_0",
            "parameters": {
              "NUMBER_OF_REGISTERS": {
                "value": "10"
              }
            }
          },
          "internal_reset_timer_aurora0": {
            "vlnv": "sintef.no:user:internal_reset_timer:1.0",
            "xci_name": "design_1_internal_reset_timer_aurora0_0",
            "parameters": {
              "RESET_IN_ACTIVE": {
                "value": "\"1\""
              },
              "RESET_OUT_ACTIVE": {
                "value": "\"1\""
              },
              "RESET_TIME": {
                "value": "1000"
              }
            }
          },
          "internal_reset_timer_aurora_gt_0": {
            "vlnv": "sintef.no:user:internal_reset_timer:1.0",
            "xci_name": "design_1_internal_reset_timer_aurora_gt_0_0",
            "parameters": {
              "RESET_IN_ACTIVE": {
                "value": "\"1\""
              },
              "RESET_OUT_ACTIVE": {
                "value": "\"1\""
              }
            }
          },
          "intr_ce_type_joint_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "design_1_intr_ce_type_joint_0_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "sfp_0_1": {
            "interface_ports": {
              "GT0_DRP_IF0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:drp_rtl:1.0"
              },
              "GT0_DRP_IF1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:drp_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "mgt_refclk0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "mgt_rx0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
              },
              "mgt_rx1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
              },
              "mgt_tx0": {
                "mode": "Master",
                "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
              },
              "mgt_tx1": {
                "mode": "Master",
                "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
              },
              "s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "AXI_ARESETN": {
                "direction": "I"
              },
              "SFP0_up": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "SFP1_up": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I"
              },
              "frame1_start_pulse": {
                "direction": "O"
              },
              "gt_reset": {
                "direction": "I"
              },
              "reset": {
                "direction": "I"
              },
              "sys_reset_out0": {
                "direction": "O"
              },
              "sys_reset_out1": {
                "direction": "O"
              },
              "Aurora0_status": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "Aurora0_debug": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            },
            "components": {
              "aurora_8b10b_0": {
                "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
                "xci_name": "design_1_aurora_8b10b_0_0",
                "parameters": {
                  "C_DRP_IF": {
                    "value": "true"
                  },
                  "C_LANE_WIDTH": {
                    "value": "4"
                  },
                  "C_LINE_RATE": {
                    "value": "5"
                  },
                  "C_USE_BYTESWAP": {
                    "value": "true"
                  },
                  "C_USE_CRC": {
                    "value": "true"
                  },
                  "SINGLEEND_INITCLK": {
                    "value": "true"
                  },
                  "SupportLevel": {
                    "value": "1"
                  },
                  "TransceiverControl": {
                    "value": "true"
                  }
                }
              },
              "aurora_8b10b_1": {
                "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
                "xci_name": "design_1_aurora_8b10b_1_0",
                "parameters": {
                  "C_DRP_IF": {
                    "value": "true"
                  },
                  "C_LANE_WIDTH": {
                    "value": "4"
                  },
                  "C_LINE_RATE": {
                    "value": "5"
                  },
                  "C_USE_BYTESWAP": {
                    "value": "true"
                  },
                  "C_USE_CRC": {
                    "value": "true"
                  },
                  "TransceiverControl": {
                    "value": "true"
                  }
                }
              },
              "axi_dma_0": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "design_1_axi_dma_0_0",
                "parameters": {
                  "c_enable_multi_channel": {
                    "value": "0"
                  },
                  "c_include_mm2s": {
                    "value": "1"
                  },
                  "c_include_mm2s_dre": {
                    "value": "1"
                  },
                  "c_include_s2mm": {
                    "value": "1"
                  },
                  "c_include_s2mm_dre": {
                    "value": "1"
                  },
                  "c_include_sg": {
                    "value": "1"
                  },
                  "c_micro_dma": {
                    "value": "0"
                  },
                  "c_mm2s_burst_size": {
                    "value": "256"
                  },
                  "c_s2mm_burst_size": {
                    "value": "256"
                  },
                  "c_sg_include_stscntrl_strm": {
                    "value": "0"
                  },
                  "c_sg_length_width": {
                    "value": "26"
                  }
                }
              },
              "axi_s_chain_link_switch_0": {
                "vlnv": "sintef.no:sintef_ip:axi_s_chain_link_switch:1.0",
                "xci_name": "design_1_axi_s_chain_link_swi_0_0",
                "parameters": {
                  "CONFIG_REGISTER_DEFAULTVALUE": {
                    "value": "0x04000400"
                  },
                  "LINK_FIFO_SIZE": {
                    "value": "2048"
                  }
                }
              },
              "axi_smc": {
                "vlnv": "xilinx.com:ip:smartconnect:1.0",
                "xci_name": "design_1_axi_smc_0",
                "parameters": {
                  "NUM_CLKS": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "3"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                }
              },
              "channel_up_n_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_channel_up_n_0_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "channel_up_n_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_channel_up_n_1_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "rx_lpm_en0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_rx_lpm_en0_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "rx_lpm_en1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_rx_lpm_en1_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "sys_reset_n_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_1_sys_reset_n_0_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "tvalid": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_tvalid_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconcat_aurora_0_status": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_4",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "xlconcat_aurora_0_debug": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_aurora_0_status_0",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "10"
                  }
                }
              }
            },
            "interface_nets": {
              "GT0_DRP_IF_1": {
                "interface_ports": [
                  "GT0_DRP_IF0",
                  "aurora_8b10b_0/GT0_DRP_IF"
                ]
              },
              "axi_s_chain_link_swi_0_link_out1_axis": {
                "interface_ports": [
                  "aurora_8b10b_0/USER_DATA_S_AXI_TX",
                  "axi_s_chain_link_switch_0/link_out1_axis"
                ]
              },
              "mgt_rx0_1": {
                "interface_ports": [
                  "mgt_rx0",
                  "aurora_8b10b_0/GT_SERIAL_RX"
                ]
              },
              "axi_dma_0_M_AXI_SG": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_SG",
                  "axi_smc/S00_AXI"
                ]
              },
              "aurora_8b10b_0_USER_DATA_M_AXI_RX": {
                "interface_ports": [
                  "aurora_8b10b_0/USER_DATA_M_AXI_RX",
                  "axi_s_chain_link_switch_0/link_in1_axis"
                ]
              },
              "axi_dma_0_M_AXIS_MM2S": {
                "interface_ports": [
                  "axi_dma_0/M_AXIS_MM2S",
                  "axi_s_chain_link_switch_0/node_out1_axis"
                ]
              },
              "axi_interconnect_0_M37_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_dma_0/S_AXI_LITE"
                ]
              },
              "aurora_8b10b_1_USER_DATA_M_AXI_RX": {
                "interface_ports": [
                  "aurora_8b10b_1/USER_DATA_M_AXI_RX",
                  "axi_s_chain_link_switch_0/link_in2_axis"
                ]
              },
              "aurora_8b10b_1_GT_SERIAL_TX": {
                "interface_ports": [
                  "mgt_tx1",
                  "aurora_8b10b_1/GT_SERIAL_TX"
                ]
              },
              "axi_s_chain_link_swi_0_link_out2_axis": {
                "interface_ports": [
                  "aurora_8b10b_1/USER_DATA_S_AXI_TX",
                  "axi_s_chain_link_switch_0/link_out2_axis"
                ]
              },
              "axi_dma_0_M_AXI_S2MM": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_S2MM",
                  "axi_smc/S02_AXI"
                ]
              },
              "mgt_rx1_1": {
                "interface_ports": [
                  "mgt_rx1",
                  "aurora_8b10b_1/GT_SERIAL_RX"
                ]
              },
              "axi_s_chain_link_swi_0_node_in1_axis": {
                "interface_ports": [
                  "axi_dma_0/S_AXIS_S2MM",
                  "axi_s_chain_link_switch_0/node_in1_axis"
                ]
              },
              "mgt_refclk0_1": {
                "interface_ports": [
                  "mgt_refclk0",
                  "aurora_8b10b_0/GT_DIFF_REFCLK1"
                ]
              },
              "axi_interconnect_0_M38_AXI": {
                "interface_ports": [
                  "s_axi",
                  "axi_s_chain_link_switch_0/s_axi"
                ]
              },
              "GT0_DRP_IF1_1": {
                "interface_ports": [
                  "GT0_DRP_IF1",
                  "aurora_8b10b_1/GT0_DRP_IF"
                ]
              },
              "aurora_8b10b_0_GT_SERIAL_TX": {
                "interface_ports": [
                  "mgt_tx0",
                  "aurora_8b10b_0/GT_SERIAL_TX"
                ]
              },
              "axi_dma_0_M_AXI_MM2S": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_MM2S",
                  "axi_smc/S01_AXI"
                ]
              },
              "axi_smc_M00_AXI": {
                "interface_ports": [
                  "M00_AXI",
                  "axi_smc/M00_AXI"
                ]
              }
            },
            "nets": {
              "AXI_ARESETN_1": {
                "ports": [
                  "AXI_ARESETN",
                  "axi_dma_0/axi_resetn",
                  "axi_s_chain_link_switch_0/s_axi_aresetn",
                  "axi_smc/aresetn"
                ]
              },
              "aurora_8b10b_0_channel_up": {
                "ports": [
                  "aurora_8b10b_0/channel_up",
                  "SFP0_up",
                  "channel_up_n_0/Op1"
                ]
              },
              "aurora_8b10b_0_gt_qpllclk_quad1_out": {
                "ports": [
                  "aurora_8b10b_0/gt_qpllclk_quad1_out",
                  "aurora_8b10b_1/gt_qpllclk_quad1_in"
                ]
              },
              "aurora_8b10b_0_gt_qpllrefclk_quad1_out": {
                "ports": [
                  "aurora_8b10b_0/gt_qpllrefclk_quad1_out",
                  "aurora_8b10b_1/gt_qpllrefclk_quad1_in"
                ]
              },
              "aurora_8b10b_0_gt_refclk1_out": {
                "ports": [
                  "aurora_8b10b_0/gt_refclk1_out",
                  "aurora_8b10b_1/gt_refclk1"
                ]
              },
              "aurora_8b10b_0_gt_reset_out": {
                "ports": [
                  "aurora_8b10b_0/gt_reset_out",
                  "aurora_8b10b_1/gt_reset"
                ]
              },
              "aurora_8b10b_0_sync_clk_out": {
                "ports": [
                  "aurora_8b10b_0/sync_clk_out",
                  "aurora_8b10b_1/sync_clk"
                ]
              },
              "aurora_8b10b_0_sys_reset_out": {
                "ports": [
                  "aurora_8b10b_0/sys_reset_out",
                  "sys_reset_out0",
                  "aurora_8b10b_1/reset",
                  "sys_reset_n_0/Op1"
                ]
              },
              "aurora_8b10b_0_user_clk_out": {
                "ports": [
                  "aurora_8b10b_0/user_clk_out",
                  "aurora_8b10b_1/user_clk",
                  "axi_dma_0/m_axi_mm2s_aclk",
                  "axi_dma_0/m_axi_s2mm_aclk",
                  "axi_s_chain_link_switch_0/axis_aclk",
                  "axi_smc/aclk1"
                ]
              },
              "aurora_8b10b_1_channel_up": {
                "ports": [
                  "aurora_8b10b_1/channel_up",
                  "SFP1_up",
                  "channel_up_n_1/Op1"
                ]
              },
              "aurora_8b10b_1_sys_reset_out": {
                "ports": [
                  "aurora_8b10b_1/sys_reset_out",
                  "sys_reset_out1"
                ]
              },
              "axi_s_chain_link_swi_0_frame1_start_pulse": {
                "ports": [
                  "axi_s_chain_link_switch_0/frame1_start_pulse",
                  "frame1_start_pulse"
                ]
              },
              "channel_up_n_0_Res": {
                "ports": [
                  "channel_up_n_0/Res",
                  "axi_s_chain_link_switch_0/link1_flush"
                ]
              },
              "channel_up_n_1_Res": {
                "ports": [
                  "channel_up_n_1/Res",
                  "axi_s_chain_link_switch_0/link2_flush"
                ]
              },
              "gt_reset_1": {
                "ports": [
                  "gt_reset",
                  "aurora_8b10b_0/gt_reset"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "S_AXI_ACLK",
                  "aurora_8b10b_0/drpclk_in",
                  "aurora_8b10b_0/init_clk_in",
                  "aurora_8b10b_1/drpclk_in",
                  "aurora_8b10b_1/init_clk_in",
                  "axi_dma_0/m_axi_sg_aclk",
                  "axi_dma_0/s_axi_lite_aclk",
                  "axi_s_chain_link_switch_0/s_axi_aclk",
                  "axi_smc/aclk"
                ]
              },
              "reset_1": {
                "ports": [
                  "reset",
                  "aurora_8b10b_0/reset"
                ]
              },
              "rx_lpm_en1_dout": {
                "ports": [
                  "rx_lpm_en1/dout",
                  "aurora_8b10b_1/gt0_rxlpmen_in"
                ]
              },
              "sys_reset_n_0_Res": {
                "ports": [
                  "sys_reset_n_0/Res",
                  "axi_s_chain_link_switch_0/axis_aresetn"
                ]
              },
              "tvalid_dout": {
                "ports": [
                  "tvalid/dout",
                  "axi_s_chain_link_switch_0/node_out2_axis_tvalid"
                ]
              },
              "xlconstant_6_dout": {
                "ports": [
                  "rx_lpm_en0/dout",
                  "aurora_8b10b_0/gt0_rxlpmen_in"
                ]
              },
              "aurora_8b10b_0_gt0_rxresetdone_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rxresetdone_out",
                  "xlconcat_aurora_0_status/In0"
                ]
              },
              "aurora_8b10b_0_crc_pass_fail_n": {
                "ports": [
                  "aurora_8b10b_0/crc_pass_fail_n",
                  "xlconcat_aurora_0_status/In1"
                ]
              },
              "aurora_8b10b_0_crc_valid": {
                "ports": [
                  "aurora_8b10b_0/crc_valid",
                  "xlconcat_aurora_0_status/In2"
                ]
              },
              "aurora_8b10b_0_frame_err": {
                "ports": [
                  "aurora_8b10b_0/frame_err",
                  "xlconcat_aurora_0_status/In3"
                ]
              },
              "aurora_8b10b_0_hard_err": {
                "ports": [
                  "aurora_8b10b_0/hard_err",
                  "xlconcat_aurora_0_status/In4"
                ]
              },
              "aurora_8b10b_0_pll_not_locked_out": {
                "ports": [
                  "aurora_8b10b_0/pll_not_locked_out",
                  "xlconcat_aurora_0_status/In5"
                ]
              },
              "aurora_8b10b_0_soft_err": {
                "ports": [
                  "aurora_8b10b_0/soft_err",
                  "xlconcat_aurora_0_status/In6"
                ]
              },
              "aurora_8b10b_0_tx_lock": {
                "ports": [
                  "aurora_8b10b_0/tx_lock",
                  "xlconcat_aurora_0_status/In7"
                ]
              },
              "xlconcat_aurora_0_status_dout": {
                "ports": [
                  "xlconcat_aurora_0_status/dout",
                  "Aurora0_status"
                ]
              },
              "xlconcat_aurora_0_debug_dout": {
                "ports": [
                  "xlconcat_aurora_0_debug/dout",
                  "Aurora0_debug"
                ]
              },
              "aurora_8b10b_0_gt0_dmonitorout_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_dmonitorout_out",
                  "xlconcat_aurora_0_debug/In0"
                ]
              },
              "aurora_8b10b_0_gt0_cplllock_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_cplllock_out",
                  "xlconcat_aurora_0_debug/In2"
                ]
              },
              "aurora_8b10b_0_gt0_rxprbserr_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rxprbserr_out",
                  "xlconcat_aurora_0_debug/In9"
                ]
              },
              "aurora_8b10b_0_gt0_txbufstatus_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_txbufstatus_out",
                  "xlconcat_aurora_0_debug/In8"
                ]
              },
              "aurora_8b10b_0_gt0_rx_not_in_table_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rx_not_in_table_out",
                  "xlconcat_aurora_0_debug/In7"
                ]
              },
              "aurora_8b10b_0_gt0_rxbyteisaligned_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rxbyteisaligned_out",
                  "xlconcat_aurora_0_debug/In6"
                ]
              },
              "aurora_8b10b_0_gt0_rx_buf_err_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rx_buf_err_out",
                  "xlconcat_aurora_0_debug/In5"
                ]
              },
              "aurora_8b10b_0_gt0_rxmonitorout_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rxmonitorout_out",
                  "xlconcat_aurora_0_debug/In4"
                ]
              },
              "aurora_8b10b_0_gt0_rx_disp_err_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rx_disp_err_out",
                  "xlconcat_aurora_0_debug/In3"
                ]
              },
              "aurora_8b10b_0_gt0_rxbufstatus_out": {
                "ports": [
                  "aurora_8b10b_0/gt0_rxbufstatus_out",
                  "xlconcat_aurora_0_debug/In1"
                ]
              }
            }
          },
          "stuff_8_0_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_stuff_16_0_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "stuff_32_0_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_stuff_32_0_1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "stuff_6_0_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_stuff_6_0_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "6"
              }
            }
          },
          "synchronizer_reg_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_synchronizer_reg_1_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000000000000000000000000000"
              },
              "CE": {
                "value": "false"
              },
              "DefaultData": {
                "value": "00000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "ShiftRegType": {
                "value": "Fixed_Length"
              },
              "Width": {
                "value": "32"
              }
            }
          },
          "xlslice_0_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_0_0"
          },
          "xlslice_1_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_1_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "capture_rx1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_capture_rx0_1",
            "parameters": {
              "CE": {
                "value": "false"
              },
              "Depth": {
                "value": "3"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1_1": {
            "interface_ports": [
              "S_AXI_1",
              "gigabit_regarray/S_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI_0",
              "drp_bridge_0/S_AXI"
            ]
          },
          "sfp_0_1_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "sfp_0_1/M00_AXI"
            ]
          },
          "drp_bridge_0_DRP0": {
            "interface_ports": [
              "drp_bridge_0/DRP0",
              "sfp_0_1/GT0_DRP_IF0"
            ]
          },
          "GT_RX_1_1": {
            "interface_ports": [
              "GT_RX_1",
              "sfp_0_1/mgt_rx1"
            ]
          },
          "axi_interconnect_0_M37_AXI": {
            "interface_ports": [
              "S_AXI_2",
              "sfp_0_1/S_AXI_LITE"
            ]
          },
          "drp_bridge_0_DRP1": {
            "interface_ports": [
              "drp_bridge_0/DRP1",
              "sfp_0_1/GT0_DRP_IF1"
            ]
          },
          "sfp_0_1_mgt_tx0": {
            "interface_ports": [
              "GT_TX_0",
              "sfp_0_1/mgt_tx0"
            ]
          },
          "GT_RX_0_1": {
            "interface_ports": [
              "GT_RX_0",
              "sfp_0_1/mgt_rx0"
            ]
          },
          "GT_DIFF_REFCLK1_0_1": {
            "interface_ports": [
              "GT_DIFF_REFCLK1_0",
              "sfp_0_1/mgt_refclk0"
            ]
          },
          "sfp_0_1_mgt_tx1": {
            "interface_ports": [
              "GT_TX_1",
              "sfp_0_1/mgt_tx1"
            ]
          },
          "axi_interconnect_0_M38_AXI": {
            "interface_ports": [
              "S_AXI_3",
              "sfp_0_1/s_axi"
            ]
          }
        },
        "nets": {
          "Aurora_status_concat_0_dout": {
            "ports": [
              "Aurora_status_concat_0/dout",
              "synchronizer_reg_1/D"
            ]
          },
          "Aurora_status_concat_1_dout": {
            "ports": [
              "Aurora_status_concat_1/dout",
              "gigabit_regarray/register_array_read_vec"
            ]
          },
          "S_AXI_ARESETN_1": {
            "ports": [
              "S_AXI_ARESETN",
              "drp_bridge_0/AXI_aresetn",
              "gigabit_regarray/S_AXI_ARESETN",
              "sfp_0_1/AXI_ARESETN"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "Aurora_status_concat_1/In3",
              "capture_pwm_base1/D",
              "capture_rx0/D",
              "capture_timer_int/D"
            ]
          },
          "capture_pwm_base1_Q": {
            "ports": [
              "capture_pwm_base1/Q",
              "Aurora_status_concat_1/In6"
            ]
          },
          "capture_pwm_sync_ce_1": {
            "ports": [
              "capture_pwm_sync_ce",
              "capture_pwm_base1/CE"
            ]
          },
          "capture_rx0_Q": {
            "ports": [
              "capture_rx0/Q",
              "Aurora_status_concat_1/In4"
            ]
          },
          "capture_timer_int_Q": {
            "ports": [
              "capture_timer_int/Q",
              "Aurora_status_concat_1/In7"
            ]
          },
          "capture_timer_int_ce_1": {
            "ports": [
              "capture_timer_int_ce",
              "intr_ce_type_joint_0/Op1"
            ]
          },
          "internal_reset_timer_0_rst_out": {
            "ports": [
              "internal_reset_timer_aurora0/rst_out",
              "sfp_0_1/reset"
            ]
          },
          "internal_reset_timer_1_rst_out": {
            "ports": [
              "internal_reset_timer_aurora_gt_0/rst_out",
              "sfp_0_1/gt_reset"
            ]
          },
          "intr_ce_type_joint_0_Res": {
            "ports": [
              "intr_ce_type_joint_0/Res",
              "capture_timer_int/CE"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "S_AXI_ACLK",
              "c_counter_binary_0/CLK",
              "capture_pwm_base1/CLK",
              "capture_rx0/CLK",
              "capture_timer_int/CLK",
              "drp_bridge_0/AXI_aclk",
              "gigabit_regarray/S_AXI_ACLK",
              "internal_reset_timer_aurora0/clock",
              "internal_reset_timer_aurora_gt_0/clock",
              "sfp_0_1/S_AXI_ACLK",
              "synchronizer_reg_1/CLK",
              "capture_rx1/CLK"
            ]
          },
          "register_array_1_register_write_a": {
            "ports": [
              "gigabit_regarray/register_write_a",
              "Aurora_status_concat_1/In0",
              "xlslice_0_0/Din",
              "xlslice_1_1/Din"
            ]
          },
          "sfp_0_1_Op1": {
            "ports": [
              "sfp_0_1/SFP0_up",
              "Aurora_status_concat_0/In0"
            ]
          },
          "sfp_0_1_Op2": {
            "ports": [
              "sfp_0_1/SFP1_up",
              "Aurora_status_concat_0/In1"
            ]
          },
          "sfp_0_1_sys_reset_out": {
            "ports": [
              "sfp_0_1/sys_reset_out0",
              "Aurora_status_concat_0/In4"
            ]
          },
          "sfp_0_1_sys_reset_out1": {
            "ports": [
              "sfp_0_1/sys_reset_out1",
              "Aurora_status_concat_0/In3"
            ]
          },
          "stuff_32_0_1_dout": {
            "ports": [
              "stuff_32_0_1/dout",
              "Aurora_status_concat_1/In2",
              "Aurora_status_concat_1/In5",
              "Aurora_status_concat_1/In8"
            ]
          },
          "stuff_6_0_1_dout": {
            "ports": [
              "stuff_8_0_0/dout",
              "Aurora_status_concat_0/In7"
            ]
          },
          "synchronizer_reg_1_Q": {
            "ports": [
              "synchronizer_reg_1/Q",
              "Aurora_status_concat_1/In1"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_0_0/Dout",
              "internal_reset_timer_aurora0/rst_in"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_1_1/Dout",
              "internal_reset_timer_aurora_gt_0/rst_in"
            ]
          },
          "capture_rx1_Q": {
            "ports": [
              "capture_rx1/Q",
              "capture_rx0/CE"
            ]
          },
          "sfp_0_1_frame1_start_puls": {
            "ports": [
              "sfp_0_1/frame1_start_pulse",
              "capture_rx1/D"
            ]
          },
          "stuff_6_0_0_dout": {
            "ports": [
              "stuff_6_0_0/dout",
              "Aurora_status_concat_0/In2",
              "Aurora_status_concat_0/In5"
            ]
          },
          "sfp_0_1_Aurora0_status": {
            "ports": [
              "sfp_0_1/Aurora0_status",
              "Aurora_status_concat_0/In6"
            ]
          },
          "sfp_0_1_Aurora0_debug": {
            "ports": [
              "sfp_0_1/Aurora0_debug",
              "Aurora_status_concat_1/In9"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "testled": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "5"
          }
        }
      }
    },
    "interface_nets": {
      "GT_DIFF_REFCLK1_0_1": {
        "interface_ports": [
          "mgt_refclk0",
          "gigabit_block/GT_DIFF_REFCLK1_0"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "converter_1/PWM_AXI8"
        ]
      },
      "gigabit_block_GT_TX_0": {
        "interface_ports": [
          "mgt_tx0",
          "gigabit_block/GT_TX_0"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "GT_RX_1_1": {
        "interface_ports": [
          "mgt_rx1",
          "gigabit_block/GT_RX_1"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "gigabit_block/S_AXI_2"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "gigabit_block/S_AXI_3"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_timer_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "testled/S_AXI"
        ]
      },
      "GT_RX_0_1": {
        "interface_ports": [
          "mgt_rx0",
          "gigabit_block/GT_RX_0"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "gigabit_block/S_AXI_0"
        ]
      },
      "gigabit_block_GT_TX_1": {
        "interface_ports": [
          "mgt_tx1",
          "gigabit_block/GT_TX_1"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "gigabit_block_M00_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP0",
          "gigabit_block/M00_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "gigabit_block/S_AXI_1"
        ]
      }
    },
    "nets": {
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "irq_xlconcat_0/In0",
          "gigabit_block/capture_timer_int_ce"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "converter_1/S_AXI_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_timer_0/s_axi_aclk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "gigabit_block/S_AXI_ACLK",
          "testled/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_100M/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "converter_1/S_AXI_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_timer_0/s_axi_aresetn",
          "gigabit_block/S_AXI_ARESETN",
          "testled/s_axi_aresetn"
        ]
      },
      "irq_xlconcat_0_dout": {
        "ports": [
          "irq_xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "converter_1_Intr": {
        "ports": [
          "converter_1/Intr",
          "irq_xlconcat_0/In1"
        ]
      },
      "converter_1_pwm_base_counter": {
        "ports": [
          "converter_1/pwm_base_counter",
          "gigabit_block/capture_pwm_sync_ce"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "LVCT_OE_N"
        ]
      },
      "testled_gpio_io_o": {
        "ports": [
          "testled/gpio_io_o",
          "TEST"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/gigabit_block/sfp_0_1/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/testled/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_s_chain_link_switch_0_reg0": {
                "address_block": "/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/s_axi/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x42800000",
                "range": "64K"
              },
              "SEG_drp_bridge_0_reg0": {
                "address_block": "/gigabit_block/drp_bridge_0/S_AXI/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_gigabit_regarray_reg0": {
                "address_block": "/gigabit_block/gigabit_regarray/S_AXI/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_pwm_reg0": {
                "address_block": "/converter_1/pwm/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/gigabit_block/sfp_0_1/axi_dma_0": {
        "address_spaces": {
          "Data_SG": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x38000000",
                "range": "128M"
              }
            }
          },
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x38000000",
                "range": "128M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x38000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}