INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/singel_cpu/project_1/project_1.sim/sim_1/synth/func/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_0
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenr_1
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module flopr__parameterized0
INFO: [VRFC 10-311] analyzing module flopr__parameterized1
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_2
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_4
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_5
INFO: [VRFC 10-311] analyzing module flopr__parameterized2
INFO: [VRFC 10-311] analyzing module flopr__parameterized2_7
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module floprc__parameterized0
INFO: [VRFC 10-311] analyzing module floprc__parameterized0_3
INFO: [VRFC 10-311] analyzing module floprc__parameterized0_6
INFO: [VRFC 10-311] analyzing module floprc__parameterized1
INFO: [VRFC 10-311] analyzing module floprc__parameterized1_8
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module data_mem_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module inst_mem_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/singel_cpu/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
