 
cpldfit:  version P.58f                             Xilinx Inc.
                                  Fitter Report
Design Name: NEO273                              Date:  1-16-2016,  5:13AM
Device Used: XC9572XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
37 /72  ( 51%) 74  /360  ( 21%) 35 /216 ( 16%)   37 /72  ( 51%) 59 /72  ( 82%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18        9/54       18/90      13/18
FB2           7/18        7/54       14/90      13/18
FB3           8/18        8/54       16/90      18/18*
FB4          13/18       11/54       26/90      15/18
             -----       -----       -----      -----    
             37/72       35/216      74/360     59/72 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   22          22    |  I/O              :    59      66
Output        :   37          37    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     59          59

** Power Data **

There are 37 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'NEO273.ise'.
*************************  Summary of Mapped Logic  ************************

** 37 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
CA1                 2     2     FB1_4   20   I/O     O       STD  FAST RESET
SA<5>               2     2     FB1_7   25   I/O     O       STD  FAST RESET
SA<6>               2     2     FB1_10  28   I/O     O       STD  FAST RESET
CA<6>               2     2     FB1_12  33   I/O     O       STD  FAST RESET
CA<8>               2     2     FB1_13  36   I/O     O       STD  FAST RESET
SA<7>               2     2     FB1_15  29   I/O     O       STD  FAST RESET
CA<10>              2     2     FB1_16  39   I/O     O       STD  FAST RESET
SA<8>               2     2     FB1_17  30   I/O     O       STD  FAST RESET
CA<11>              2     2     FB1_18  40   I/O     O       STD  FAST RESET
CA<18>              2     2     FB2_1   87   I/O     O       STD  FAST RESET
SA1                 2     2     FB2_2   94   I/O     O       STD  FAST RESET
nCA20               2     2     FB2_3   91   I/O     O       STD  FAST SET
SA0                 2     2     FB2_4   93   I/O     O       STD  FAST RESET
SA2                 2     2     FB2_5   95   I/O     O       STD  FAST RESET
SA<4>               2     2     FB2_6   96   I/O     O       STD  FAST RESET
CA0                 2     2     FB2_8   97   I/O     O       STD  FAST RESET
CA<12>              2     2     FB3_1   41   I/O     O       STD  FAST RESET
CA<5>               2     2     FB3_2   32   I/O     O       STD  FAST RESET
SA<10>              2     2     FB3_3   49   I/O     O       STD  FAST RESET
SA<11>              2     2     FB3_4   50   I/O     O       STD  FAST RESET
CA<7>               2     2     FB3_5   35   I/O     O       STD  FAST RESET
CA<9>               2     2     FB3_8   37   I/O     O       STD  FAST RESET
SA<9>               2     2     FB3_9   42   I/O     O       STD  FAST RESET
SA<12>              2     2     FB3_11  52   I/O     O       STD  FAST RESET
CA2                 2     2     FB4_3   71   I/O     O       STD  FAST RESET
CA3                 2     2     FB4_4   72   I/O     O       STD  FAST RESET
SA<14>              2     2     FB4_6   76   I/O     O       STD  FAST RESET
SA<15>              2     2     FB4_7   77   I/O     O       STD  FAST RESET
CA<14>              2     2     FB4_10  81   I/O     O       STD  FAST RESET
SA<13>              2     2     FB4_11  74   I/O     O       STD  FAST RESET
CA<15>              2     2     FB4_12  82   I/O     O       STD  FAST RESET
CA<16>              2     2     FB4_13  85   I/O     O       STD  FAST RESET
SA<16>              2     2     FB4_14  78   I/O     O       STD  FAST RESET
CA<19>              2     2     FB4_15  89   I/O     O       STD  FAST RESET
CA<17>              2     2     FB4_16  86   I/O     O       STD  FAST RESET
CA<20>              2     2     FB4_17  90   I/O     O       STD  FAST RESET
CA<13>              2     2     FB4_18  79   I/O     O       STD  FAST RESET

** 22 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
P<2>                FB1_1   16   I/O     I
P<0>                FB1_5   14   I/O     I
P<1>                FB1_6   15   I/O     I
P<3>                FB1_8   17   I/O     I
P<12>               FB2_10  1    I/O     I
P<13>               FB2_12  6    I/O     I
P<14>               FB2_13  8    I/O     I
P<15>               FB2_14  9    I/O     I
P<16>               FB2_15  11   I/O     I
P<17>               FB2_17  12   I/O     I
P<4>                FB3_6   53   I/O     I
P<5>                FB3_7   54   I/O     I
P<18>               FB3_10  60   I/O     I
P<19>               FB3_12  61   I/O     I
P<8>                FB3_13  63   I/O     I
P<6>                FB3_14  55   I/O     I
P<7>                FB3_15  56   I/O     I
P<9>                FB3_16  64   I/O     I
PCK1B               FB3_17  58   I/O     I
PCK2B               FB3_18  59   I/O     I
P<10>               FB4_1   65   I/O     I
P<11>               FB4_9   66   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   16    I/O     I
(unused)              0       0     0   5     FB1_2   13    I/O     
(unused)              0       0     0   5     FB1_3   18    I/O     
CA1                   2       0     0   3     FB1_4   20    I/O     O
(unused)              0       0     0   5     FB1_5   14    I/O     I
(unused)              0       0     0   5     FB1_6   15    I/O     I
SA<5>                 2       0     0   3     FB1_7   25    I/O     O
(unused)              0       0     0   5     FB1_8   17    I/O     I
(unused)              0       0     0   5     FB1_9   22    GCK/I/O 
SA<6>                 2       0     0   3     FB1_10  28    I/O     O
(unused)              0       0     0   5     FB1_11  23    GCK/I/O 
CA<6>                 2       0     0   3     FB1_12  33    I/O     O
CA<8>                 2       0     0   3     FB1_13  36    I/O     O
(unused)              0       0     0   5     FB1_14  27    GCK/I/O 
SA<7>                 2       0     0   3     FB1_15  29    I/O     O
CA<10>                2       0     0   3     FB1_16  39    I/O     O
SA<8>                 2       0     0   3     FB1_17  30    I/O     O
CA<11>                2       0     0   3     FB1_18  40    I/O     O

Signals Used by Logic in Function Block
  1: PCK1B              4: P<17>              7: P<3> 
  2: PCK2B              5: P<1>               8: P<5> 
  3: P<0>               6: P<2>               9: P<6> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CA1                  X..X.................................... 2
SA<5>                .XX..................................... 2
SA<6>                .X..X................................... 2
CA<6>                X...X................................... 2
CA<8>                X.....X................................. 2
SA<7>                .X...X.................................. 2
CA<10>               X......X................................ 2
SA<8>                .X....X................................. 2
CA<11>               X.......X............................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CA<18>                2       0     0   3     FB2_1   87    I/O     O
SA1                   2       0     0   3     FB2_2   94    I/O     O
nCA20                 2       0     0   3     FB2_3   91    I/O     O
SA0                   2       0     0   3     FB2_4   93    I/O     O
SA2                   2       0     0   3     FB2_5   95    I/O     O
SA<4>                 2       0     0   3     FB2_6   96    I/O     O
(unused)              0       0     0   5     FB2_7   3     GTS/I/O 
CA0                   2       0     0   3     FB2_8   97    I/O     O
(unused)              0       0     0   5     FB2_9   99    GSR/I/O 
(unused)              0       0     0   5     FB2_10  1     I/O     I
(unused)              0       0     0   5     FB2_11  4     GTS/I/O 
(unused)              0       0     0   5     FB2_12  6     I/O     I
(unused)              0       0     0   5     FB2_13  8     I/O     I
(unused)              0       0     0   5     FB2_14  9     I/O     I
(unused)              0       0     0   5     FB2_15  11    I/O     I
(unused)              0       0     0   5     FB2_16  10    I/O     
(unused)              0       0     0   5     FB2_17  12    I/O     I
(unused)              0       0     0   5     FB2_18  92    I/O     

Signals Used by Logic in Function Block
  1: PCK1B              4: P<13>              6: P<15> 
  2: PCK2B              5: P<14>              7: P<16> 
  3: P<12>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CA<18>               X..X.................................... 2
SA1                  .X.X.................................... 2
nCA20                X....X.................................. 2
SA0                  .XX..................................... 2
SA2                  .X..X................................... 2
SA<4>                .X...X.................................. 2
CA0                  X.....X................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CA<12>                2       0     0   3     FB3_1   41    I/O     O
CA<5>                 2       0     0   3     FB3_2   32    I/O     O
SA<10>                2       0     0   3     FB3_3   49    I/O     O
SA<11>                2       0     0   3     FB3_4   50    I/O     O
CA<7>                 2       0     0   3     FB3_5   35    I/O     O
(unused)              0       0     0   5     FB3_6   53    I/O     I
(unused)              0       0     0   5     FB3_7   54    I/O     I
CA<9>                 2       0     0   3     FB3_8   37    I/O     O
SA<9>                 2       0     0   3     FB3_9   42    I/O     O
(unused)              0       0     0   5     FB3_10  60    I/O     I
SA<12>                2       0     0   3     FB3_11  52    I/O     O
(unused)              0       0     0   5     FB3_12  61    I/O     I
(unused)              0       0     0   5     FB3_13  63    I/O     I
(unused)              0       0     0   5     FB3_14  55    I/O     I
(unused)              0       0     0   5     FB3_15  56    I/O     I
(unused)              0       0     0   5     FB3_16  64    I/O     I
(unused)              0       0     0   5     FB3_17  58    I/O     I
(unused)              0       0     0   5     FB3_18  59    I/O     I

Signals Used by Logic in Function Block
  1: PCK1B              4: P<2>               7: P<6> 
  2: PCK2B              5: P<4>               8: P<7> 
  3: P<0>               6: P<5>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CA<12>               X......X................................ 2
CA<5>                X.X..................................... 2
SA<10>               .X...X.................................. 2
SA<11>               .X....X................................. 2
CA<7>                X..X.................................... 2
CA<9>                X...X................................... 2
SA<9>                .X..X................................... 2
SA<12>               .X.....X................................ 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1   65    I/O     I
(unused)              0       0     0   5     FB4_2   67    I/O     
CA2                   2       0     0   3     FB4_3   71    I/O     O
CA3                   2       0     0   3     FB4_4   72    I/O     O
(unused)              0       0     0   5     FB4_5   68    I/O     
SA<14>                2       0     0   3     FB4_6   76    I/O     O
SA<15>                2       0     0   3     FB4_7   77    I/O     O
(unused)              0       0     0   5     FB4_8   70    I/O     
(unused)              0       0     0   5     FB4_9   66    I/O     I
CA<14>                2       0     0   3     FB4_10  81    I/O     O
SA<13>                2       0     0   3     FB4_11  74    I/O     O
CA<15>                2       0     0   3     FB4_12  82    I/O     O
CA<16>                2       0     0   3     FB4_13  85    I/O     O
SA<16>                2       0     0   3     FB4_14  78    I/O     O
CA<19>                2       0     0   3     FB4_15  89    I/O     O
CA<17>                2       0     0   3     FB4_16  86    I/O     O
CA<20>                2       0     0   3     FB4_17  90    I/O     O
CA<13>                2       0     0   3     FB4_18  79    I/O     O

Signals Used by Logic in Function Block
  1: PCK1B              5: P<12>              9: P<19> 
  2: PCK2B              6: P<14>             10: P<8> 
  3: P<10>              7: P<15>             11: P<9> 
  4: P<11>              8: P<18>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CA2                  X......X................................ 2
CA3                  X.......X............................... 2
SA<14>               .X........X............................. 2
SA<15>               .XX..................................... 2
CA<14>               X.........X............................. 2
SA<13>               .X.......X.............................. 2
CA<15>               X.X..................................... 2
CA<16>               X..X.................................... 2
SA<16>               .X.X.................................... 2
CA<19>               X....X.................................. 2
CA<17>               X...X................................... 2
CA<20>               X.....X................................. 2
CA<13>               X........X.............................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_CA0: FDCPE port map (CA0,P(16),PCK1B,'0','0');

FDCPE_CA1: FDCPE port map (CA1,P(17),PCK1B,'0','0');

FDCPE_CA2: FDCPE port map (CA2,P(18),PCK1B,'0','0');

FDCPE_CA3: FDCPE port map (CA3,P(19),PCK1B,'0','0');

FDCPE_CA5: FDCPE port map (CA(5),P(0),PCK1B,'0','0');

FDCPE_CA6: FDCPE port map (CA(6),P(1),PCK1B,'0','0');

FDCPE_CA7: FDCPE port map (CA(7),P(2),PCK1B,'0','0');

FDCPE_CA8: FDCPE port map (CA(8),P(3),PCK1B,'0','0');

FDCPE_CA9: FDCPE port map (CA(9),P(4),PCK1B,'0','0');

FDCPE_CA10: FDCPE port map (CA(10),P(5),PCK1B,'0','0');

FDCPE_CA11: FDCPE port map (CA(11),P(6),PCK1B,'0','0');

FDCPE_CA12: FDCPE port map (CA(12),P(7),PCK1B,'0','0');

FDCPE_CA13: FDCPE port map (CA(13),P(8),PCK1B,'0','0');

FDCPE_CA14: FDCPE port map (CA(14),P(9),PCK1B,'0','0');

FDCPE_CA15: FDCPE port map (CA(15),P(10),PCK1B,'0','0');

FDCPE_CA16: FDCPE port map (CA(16),P(11),PCK1B,'0','0');

FDCPE_CA17: FDCPE port map (CA(17),P(12),PCK1B,'0','0');

FDCPE_CA18: FDCPE port map (CA(18),P(13),PCK1B,'0','0');

FDCPE_CA19: FDCPE port map (CA(19),P(14),PCK1B,'0','0');

FDCPE_CA20: FDCPE port map (CA(20),P(15),PCK1B,'0','0');

FDCPE_SA0: FDCPE port map (SA0,P(12),PCK2B,'0','0');

FDCPE_SA1: FDCPE port map (SA1,P(13),PCK2B,'0','0');

FDCPE_SA2: FDCPE port map (SA2,P(14),PCK2B,'0','0');

FDCPE_SA4: FDCPE port map (SA(4),P(15),PCK2B,'0','0');

FDCPE_SA5: FDCPE port map (SA(5),P(0),PCK2B,'0','0');

FDCPE_SA6: FDCPE port map (SA(6),P(1),PCK2B,'0','0');

FDCPE_SA7: FDCPE port map (SA(7),P(2),PCK2B,'0','0');

FDCPE_SA8: FDCPE port map (SA(8),P(3),PCK2B,'0','0');

FDCPE_SA9: FDCPE port map (SA(9),P(4),PCK2B,'0','0');

FDCPE_SA10: FDCPE port map (SA(10),P(5),PCK2B,'0','0');

FDCPE_SA11: FDCPE port map (SA(11),P(6),PCK2B,'0','0');

FDCPE_SA12: FDCPE port map (SA(12),P(7),PCK2B,'0','0');

FDCPE_SA13: FDCPE port map (SA(13),P(8),PCK2B,'0','0');

FDCPE_SA14: FDCPE port map (SA(14),P(9),PCK2B,'0','0');

FDCPE_SA15: FDCPE port map (SA(15),P(10),PCK2B,'0','0');

FDCPE_SA16: FDCPE port map (SA(16),P(11),PCK2B,'0','0');

FDCPE_nCA20: FDCPE port map (nCA20,NOT P(15),PCK1B,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13               XC9572XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 P<12>                            51 VCC                           
  2 NC                               52 SA<12>                        
  3 KPR                              53 P<4>                          
  4 KPR                              54 P<5>                          
  5 VCC                              55 P<6>                          
  6 P<13>                            56 P<7>                          
  7 NC                               57 VCC                           
  8 P<14>                            58 PCK1B                         
  9 P<15>                            59 PCK2B                         
 10 KPR                              60 P<18>                         
 11 P<16>                            61 P<19>                         
 12 P<17>                            62 GND                           
 13 KPR                              63 P<8>                          
 14 P<0>                             64 P<9>                          
 15 P<1>                             65 P<10>                         
 16 P<2>                             66 P<11>                         
 17 P<3>                             67 KPR                           
 18 KPR                              68 KPR                           
 19 NC                               69 GND                           
 20 CA1                              70 KPR                           
 21 GND                              71 CA2                           
 22 KPR                              72 CA3                           
 23 KPR                              73 NC                            
 24 NC                               74 SA<13>                        
 25 SA<5>                            75 GND                           
 26 VCC                              76 SA<14>                        
 27 KPR                              77 SA<15>                        
 28 SA<6>                            78 SA<16>                        
 29 SA<7>                            79 CA<13>                        
 30 SA<8>                            80 NC                            
 31 GND                              81 CA<14>                        
 32 CA<5>                            82 CA<15>                        
 33 CA<6>                            83 TDO                           
 34 NC                               84 GND                           
 35 CA<7>                            85 CA<16>                        
 36 CA<8>                            86 CA<17>                        
 37 CA<9>                            87 CA<18>                        
 38 VCC                              88 VCC                           
 39 CA<10>                           89 CA<19>                        
 40 CA<11>                           90 CA<20>                        
 41 CA<12>                           91 nCA20                         
 42 SA<9>                            92 KPR                           
 43 NC                               93 SA0                           
 44 GND                              94 SA1                           
 45 TDI                              95 SA2                           
 46 NC                               96 SA<4>                         
 47 TMS                              97 CA0                           
 48 TCK                              98 VCC                           
 49 SA<10>                           99 KPR                           
 50 SA<11>                          100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
