library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux2_vetor is
    Port ( SEL : in  STD_LOGIC_VECTOR(1 downto 0);
           A,B,C,D : in  STD_LOGIC_VECTOR(3 downto 0);
           Y   : out STD_LOGIC_VECTOR(3 downto 0)
			);
end mux2_vetor;

architecture mux2v_arch of mux2_vetor is
begin
process(SEL)
begin
	case SEL is
		when "00" => 
			y <= A;
		when "01" => 
			y <= B;
		when "10" => 
			y <= C;
		when "11" => 
			y <= D;
	end case;
end process;
end mux2v_arch;