CoT/modules/Fsm_ps2.v:9: syntax error
CoT/modules/Fsm_ps2.v:9: error: Invalid module instantiation
CoT/modules/Fsm_ps2.v:16: syntax error
CoT/modules/Fsm_ps2.v:16: error: Invalid module instantiation
CoT/modules/Fsm_ps2.v:19: error: Invalid module instantiation
CoT/modules/Fsm_ps2.v:22: error: Invalid module item.
CoT/modules/Fsm_ps2.v:23: syntax error
CoT/modules/Fsm_ps2.v:23: error: Invalid module item.
CoT/modules/Fsm_ps2.v:24: syntax error
CoT/modules/Fsm_ps2.v:24: error: Invalid module item.
CoT/modules/Fsm_ps2.v:25: syntax error
CoT/modules/Fsm_ps2.v:25: error: Invalid module item.
CoT/modules/Fsm_ps2.v:26: syntax error
CoT/modules/Fsm_ps2.v:26: error: Invalid module item.
CoT/modules/Fsm_ps2.v:27: syntax error
CoT/modules/Fsm_ps2.v:33: error: Invalid module item.
CoT/modules/Fsm_ps2.v:34: syntax error
CoT/modules/Fsm_ps2.v:35: error: Invalid module item.
CoT/modules/Fsm_ps2.v:36: syntax error
CoT/modules/Fsm_ps2.v:39: error: Invalid module item.
Module file path: CoT/modules/Fsm_ps2.v
Testbench file path: hdlbits_testbenches/Fsm_ps2_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'CoT/simulations/Fsm_ps2_sim', 'CoT/modules/Fsm_ps2.v', 'hdlbits_testbenches/Fsm_ps2_0_tb.v']' returned non-zero exit status 20.
