# hello , We are team from Jordan University of Science and Technology - this final project in  JoSDC'23 (Jordan national Semiconductors Design Competition )

![image](https://github.com/OmarAl-Saleh/MIPS/blob/pipeline-full-mips-datapath/Simulation/Graphs/Result.png)

## Directory Structure
Modules/: Contains the Verilog source files for the CPU and its components.
![image](https://github.com/OmarAl-Saleh/MIPS/assets/76126298/7f6dadaa-07cc-4f34-8c46-61be5c959e8a)



## Overview
The pipeline CPU implemented here is designed to execute a subset of the MIPS instruction set. It fetches and executes one instruction every clock cycle, making it a straightforward design for educational purposes.

## Instruction Set Architecture
![image](https://github.com/OmarAl-Saleh/MIPS/blob/pipeline-full-mips-datapath/Simulation/Graphs/phase%20two%20instruction%20set.png?raw=true)


## Project Modules
this our modules in code :
![image](https://github.com/OmarAl-Saleh/MIPS/blob/pipeline-full-mips-datapath/Simulation/Graphs/Modules%20definition.png?raw=true)

![image](https://github.com/OmarAl-Saleh/MIPS/assets/76126298/b7175e81-9c5f-4517-b006-a928c0f9aba9)
![image](https://github.com/OmarAl-Saleh/MIPS/assets/76126298/39534df5-c90c-4914-9f1f-8f1c2ad4a9cb)

![image](https://github.com/OmarAl-Saleh/MIPS/assets/76126298/29d85a31-8b8f-4a95-8b79-a9ca8ee2b90e)

## timeline project
![image](https://github.com/OmarAl-Saleh/MIPS/assets/76126298/b045ef7e-cae5-4798-80ff-670a4d039cc9)




## Contributions

![image](https://github.com/OmarAl-Saleh/MIPS/assets/76126298/23a49b25-d37d-4a8c-b4f4-16d4ccbc9ed3)


