var searchData=
[
  ['dataavailable_144',['dataAvailable',['../main_8c.html#a3fdc4a09eb7cf52511dc4119b437c95a',1,'main.c']]],
  ['dckcfgr_145',['DCKCFGR',['../structtypedef__RCC__t.html#a55ac4687632869ab9aa2ceffebd15b26',1,'typedef_RCC_t']]],
  ['dcr_146',['DCR',['../structtypedef__TIM__t.html#acfeba336512ba010aa7a1856a8c86aee',1,'typedef_TIM_t']]],
  ['delay_147',['delay',['../EX4__SPI__TX__RX_8c.html#a341d33c536d663703208ab568f7d1e0e',1,'delay(void):&#160;EX4_SPI_TX_RX.c'],['../EX3__SPI__SEND_8c.html#a341d33c536d663703208ab568f7d1e0e',1,'delay(void):&#160;EX3_SPI_SEND.c'],['../EX2__INTERRUPTS_8c.html#a341d33c536d663703208ab568f7d1e0e',1,'delay(void):&#160;EX2_INTERRUPTS.c'],['../EX1__TOGGLE__BLINKY_8c.html#a341d33c536d663703208ab568f7d1e0e',1,'delay(void):&#160;EX1_TOGGLE_BLINKY.c'],['../main_8c.html#a341d33c536d663703208ab568f7d1e0e',1,'delay(void):&#160;main.c']]],
  ['dier_148',['DIER',['../structtypedef__TIM__t.html#a54772e5fd03010ccf6c274dad70b9dea',1,'typedef_TIM_t']]],
  ['disable_149',['DISABLE',['../group__misc.html#ga99496f7308834e8b220f7894efa0b6ab',1,'STM32F401RE.h']]],
  ['dma_150',['DMA',['../group__DMA.html',1,'']]],
  ['dma1_151',['DMA1',['../group__DMAx.html#gacc16d2a5937f7585320a98f7f6b578f9',1,'STM32F401RE.h']]],
  ['dma1_5fbaseaddr_152',['DMA1_BASEADDR',['../group__AHB1.html#ga489420976747e7bcf241e2a9bb6cd138',1,'STM32F401RE.h']]],
  ['dma2_153',['DMA2',['../group__DMAx.html#ga506520140eec1708bc7570c49bdf972d',1,'STM32F401RE.h']]],
  ['dma2_5fbaseaddr_154',['DMA2_BASEADDR',['../group__AHB1.html#gac3883cd723aa62055a055104bb3f6890',1,'STM32F401RE.h']]],
  ['dma_5fhisr_5fcdmeif4_155',['DMA_HISR_CDMEIF4',['../group__DMA.html#ga3fc7b19e57db55b5a16aaad03411efc8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcdmeif5_156',['DMA_HISR_CDMEIF5',['../group__DMA.html#ga01043609ec31251af1b2ff551133a02b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcdmeif6_157',['DMA_HISR_CDMEIF6',['../group__DMA.html#ga7be4c37e0aa3d871e0d9e98359938a01',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcdmeif7_158',['DMA_HISR_CDMEIF7',['../group__DMA.html#ga4d0a7156f28ec797886c8769048d7b0e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcfeif4_159',['DMA_HISR_CFEIF4',['../group__DMA.html#ga01c094f4299acf85cda5bf2d5f1dc787',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcfeif5_160',['DMA_HISR_CFEIF5',['../group__DMA.html#gaa60ecd89fc53b647b8417328684a49bf',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcfeif6_161',['DMA_HISR_CFEIF6',['../group__DMA.html#ga78437cb52e7024ed78a2b8b4161f9a84',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcfeif7_162',['DMA_HISR_CFEIF7',['../group__DMA.html#gad696792307592618ee1096d3ba358226',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fchtif4_163',['DMA_HISR_CHTIF4',['../group__DMA.html#ga895b9e0d8371e72f15665581b16bd7db',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fchtif5_164',['DMA_HISR_CHTIF5',['../group__DMA.html#ga7dfc6f64044fb617215343c06b997e15',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fchtif6_165',['DMA_HISR_CHTIF6',['../group__DMA.html#gaeae09ecb390481c7c5c0f4a18637fee0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fchtif7_166',['DMA_HISR_CHTIF7',['../group__DMA.html#ga3536c0c9bba197e33358f818f9b42457',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fctcif4_167',['DMA_HISR_CTCIF4',['../group__DMA.html#gaf117590fd9dda3e5af2cba610ec8d915',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fctcif5_168',['DMA_HISR_CTCIF5',['../group__DMA.html#ga54e21150ed77d7f94744a7cea8ca5d2c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fctcif6_169',['DMA_HISR_CTCIF6',['../group__DMA.html#gafea3725faed0299639b541d216038cdf',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fctcif7_170',['DMA_HISR_CTCIF7',['../group__DMA.html#ga0bc743518da6b9f498956f0f7c79d9b3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcteif4_171',['DMA_HISR_CTEIF4',['../group__DMA.html#gafccbd73e57879424cb918ac2cb28f99c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcteif5_172',['DMA_HISR_CTEIF5',['../group__DMA.html#ga98eb6b998439cbbf1d1b87a0c7f7da3d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcteif6_173',['DMA_HISR_CTEIF6',['../group__DMA.html#ga2ddef3e1f127541b195e44236d9346ac',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fcteif7_174',['DMA_HISR_CTEIF7',['../group__DMA.html#ga5b51aa0423c20c55d5304b979af3aa52',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fdmeif4_175',['DMA_HISR_DMEIF4',['../group__DMA.html#gaf716f1bc12ea70f49802d84fb77646e8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fdmeif5_176',['DMA_HISR_DMEIF5',['../group__DMA.html#gac5ee964eee9c88fa28d32ce3ea6478f2',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fdmeif6_177',['DMA_HISR_DMEIF6',['../group__DMA.html#gab7b58e7ba316d3fc296f4433b3e62c38',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fdmeif7_178',['DMA_HISR_DMEIF7',['../group__DMA.html#ga3bb23848f8a022a47ab4abd5aa9b7d39',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ffeif4_179',['DMA_HISR_FEIF4',['../group__DMA.html#gacab90057201b1da9774308ff3fb6cfa1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ffeif5_180',['DMA_HISR_FEIF5',['../group__DMA.html#ga0d62494b31bb830433ddd683f4872519',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ffeif6_181',['DMA_HISR_FEIF6',['../group__DMA.html#gafb297f94bde8d1aea580683d466ca8ca',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ffeif7_182',['DMA_HISR_FEIF7',['../group__DMA.html#gadea53385fca360f16c4474db1cf18bc1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fhtif4_183',['DMA_HISR_HTIF4',['../group__DMA.html#gadba8d24329c676d70560eda0b8c1e5b0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fhtif5_184',['DMA_HISR_HTIF5',['../group__DMA.html#ga8617bf8160d1027879ffd354e04908d9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fhtif6_185',['DMA_HISR_HTIF6',['../group__DMA.html#ga0d39c14138e9ff216c203b288137144b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5fhtif7_186',['DMA_HISR_HTIF7',['../group__DMA.html#gaf535d1a3209d2e2e0e616e2d7501525d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ftcif4_187',['DMA_HISR_TCIF4',['../group__DMA.html#gafcce25c245499f9e62cb757e1871d973',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ftcif5_188',['DMA_HISR_TCIF5',['../group__DMA.html#ga64f15eaf1dd30450d1d35ee517507321',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ftcif6_189',['DMA_HISR_TCIF6',['../group__DMA.html#gad29468aa609150e241d9ae62c477cf45',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fhisr_5ftcif7_190',['DMA_HISR_TCIF7',['../group__DMA.html#gad20a0a5e103def436d4e329fc0888482',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcdmeif0_191',['DMA_LISR_CDMEIF0',['../group__DMA.html#gaede01f11732d3f800088087eaacb52f4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcdmeif1_192',['DMA_LISR_CDMEIF1',['../group__DMA.html#gaf35d580599768f7dac85a544ee5144d6',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcdmeif2_193',['DMA_LISR_CDMEIF2',['../group__DMA.html#gaca3eda09f02dbd58dd9aad755354069c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcdmeif3_194',['DMA_LISR_CDMEIF3',['../group__DMA.html#ga388abfc126bc25e5892251b7328b6875',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcfeif0_195',['DMA_LISR_CFEIF0',['../group__DMA.html#gab6a8790c511f7ee059430a0db26f58e5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcfeif1_196',['DMA_LISR_CFEIF1',['../group__DMA.html#ga096ca6f917db2f996b00a0ac0af13129',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcfeif2_197',['DMA_LISR_CFEIF2',['../group__DMA.html#ga2e10808c905f4bba71e93f879241a360',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcfeif3_198',['DMA_LISR_CFEIF3',['../group__DMA.html#gaf1d53a771f741f898aa19e34c3a8135d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fchtif0_199',['DMA_LISR_CHTIF0',['../group__DMA.html#gafc8933e2cc594cd727f583955908ec87',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fchtif1_200',['DMA_LISR_CHTIF1',['../group__DMA.html#ga4f28f0699ac3288b75d9c7292a198b6c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fchtif2_201',['DMA_LISR_CHTIF2',['../group__DMA.html#ga2a1838dded2f8d5c6ef4c565bf6a7c13',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fchtif3_202',['DMA_LISR_CHTIF3',['../group__DMA.html#ga8ebb7145461e8e722e13d8cddfa6b90b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fctcif0_203',['DMA_LISR_CTCIF0',['../group__DMA.html#ga8d6a03f4b9946f0d1a50c066cdabf0ed',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fctcif1_204',['DMA_LISR_CTCIF1',['../group__DMA.html#ga62e8d05ea5be1bb8405fabdf64e940b5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fctcif2_205',['DMA_LISR_CTCIF2',['../group__DMA.html#gaf265498499f34d319452b9edf160c1f4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fctcif3_206',['DMA_LISR_CTCIF3',['../group__DMA.html#ga8861c366cc65bff466262b57e8185033',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcteif0_207',['DMA_LISR_CTEIF0',['../group__DMA.html#ga063290c0c9e72c9d46aaa0f7f6fbb389',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcteif1_208',['DMA_LISR_CTEIF1',['../group__DMA.html#ga3d3357cca1efc0d28415ce2ee94311e7',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcteif2_209',['DMA_LISR_CTEIF2',['../group__DMA.html#gacafddb0647ccba0d2c377390ddd9ba25',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fcteif3_210',['DMA_LISR_CTEIF3',['../group__DMA.html#gade7f1ca04797621f4cac381b88a20587',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fdmeif0_211',['DMA_LISR_DMEIF0',['../group__DMA.html#ga72de97ebc9d063dceb38bada91c44878',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fdmeif1_212',['DMA_LISR_DMEIF1',['../group__DMA.html#gaa4903814bfc12dd6193416374fbddf8c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fdmeif2_213',['DMA_LISR_DMEIF2',['../group__DMA.html#gabc7edcd7404f0dcf19a724dfad22026a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fdmeif3_214',['DMA_LISR_DMEIF3',['../group__DMA.html#ga01fd1397b41221f5bdf6f107cb92e196',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ffeif0_215',['DMA_LISR_FEIF0',['../group__DMA.html#ga79bcc3f8e773206a66aba95c6f889d6f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ffeif1_216',['DMA_LISR_FEIF1',['../group__DMA.html#gafbc4fecde60c09e12f10113a156bb922',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ffeif2_217',['DMA_LISR_FEIF2',['../group__DMA.html#ga99c42b194213872753460ef9b7745213',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ffeif3_218',['DMA_LISR_FEIF3',['../group__DMA.html#ga5367443a1378eef82aed62ca22763952',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fhtif0_219',['DMA_LISR_HTIF0',['../group__DMA.html#ga6181727d13abbc46283ff22ce359e3b9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fhtif1_220',['DMA_LISR_HTIF1',['../group__DMA.html#ga04304a9f8891e325247c0aaa4c9fac72',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fhtif2_221',['DMA_LISR_HTIF2',['../group__DMA.html#ga6ca25185d14a1f0c208ec8ceadc787a6',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5fhtif3_222',['DMA_LISR_HTIF3',['../group__DMA.html#gaa10c891ee2ec333b7f87eea5886d574f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ftcif0_223',['DMA_LISR_TCIF0',['../group__DMA.html#gadbc3f7e52c0688bed4b71fa37666901d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ftcif1_224',['DMA_LISR_TCIF1',['../group__DMA.html#gae02aec39ded937b3ce816d3df4520d9b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ftcif2_225',['DMA_LISR_TCIF2',['../group__DMA.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5flisr_5ftcif3_226',['DMA_LISR_TCIF3',['../group__DMA.html#ga44e5bf8adbb2646d325cba8d5dd670d8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fchsel_227',['DMA_SXCR_CHSEL',['../group__DMA.html#gacbab281087de6a144f9e56b5ace36a59',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fcirc_228',['DMA_SXCR_CIRC',['../group__DMA.html#gad5db1b9ec442af22fa282b3cb9353eeb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fct_229',['DMA_SXCR_CT',['../group__DMA.html#ga25ae6c541b7178269d77d79ecef4751a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fdbm_230',['DMA_SXCR_DBM',['../group__DMA.html#ga665e0edb6ac5c50ff830f76e9ee04d40',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fdir_231',['DMA_SXCR_DIR',['../group__DMA.html#gaff52ac4dbe02252651928c3e3ecfa148',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fdmeie_232',['DMA_SXCR_DMEIE',['../group__DMA.html#ga0d942acbb6c0a8f1fb3900b4aeed98ec',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fen_233',['DMA_SXCR_EN',['../group__DMA.html#ga6566bcd4e5bc3d477b528c909401913e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fhtie_234',['DMA_SXCR_HTIE',['../group__DMA.html#gaf2e51fa6e5f5b9ab059077f3e1e5c027',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fmburst_235',['DMA_SXCR_MBURST',['../group__DMA.html#ga2330271e0db97960a95833efef10314d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fminc_236',['DMA_SXCR_MINC',['../group__DMA.html#gaa9a7786a2c716c599d6bed1ff2487a03',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fmsize_237',['DMA_SXCR_MSIZE',['../group__DMA.html#ga540ccdabba646daabd8d85ae3a762ac8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fpburst_238',['DMA_SXCR_PBURST',['../group__DMA.html#ga8faf2eda21fe2d0c98b6c91885e048d4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fpfctrl_239',['DMA_SXCR_PFCTRL',['../group__DMA.html#ga380b9953c8f3071e0542b44cfb4ddb48',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fpinc_240',['DMA_SXCR_PINC',['../group__DMA.html#ga23f638e2bb42208c93e040cd64ee435c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fpincos_241',['DMA_SXCR_PINCOS',['../group__DMA.html#ga5aae3d804786726bdeade3f4e21781c0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fpl_242',['DMA_SXCR_PL',['../group__DMA.html#gaa00799777a1aabab426c2a362b771807',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fpsize_243',['DMA_SXCR_PSIZE',['../group__DMA.html#ga1f65b364ae53d909ef88c5f40f9d320c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5ftcie_244',['DMA_SXCR_TCIE',['../group__DMA.html#gaacbc28d58c5c71a7b20dca28e6d91c8d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxcr_5fteie_245',['DMA_SXCR_TEIE',['../group__DMA.html#gad230401b491279e515c0a2c1c26fbe51',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxdtr_5fndt_246',['DMA_SXDTR_NDT',['../group__DMA.html#ga052cf753597c90ddc9c7d60e8d98c7ad',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxfcr_5fdmdis_247',['DMA_SXFCR_DMDIS',['../group__DMA.html#gab8713a1a2be39d923a3f24810340d941',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxfcr_5fds_248',['DMA_SXFCR_DS',['../group__DMA.html#ga5f12f393dc65aada89cdef80339db261',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxfcr_5ffeie_249',['DMA_SXFCR_FEIE',['../group__DMA.html#ga512bc96f0ba76860058faaa283115aaf',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxfcr_5ffth_250',['DMA_SXFCR_FTH',['../group__DMA.html#ga801cdcb8db79802df734d6bf114e87c3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxm0ar_5fm0a_251',['DMA_SXM0AR_M0A',['../group__DMA.html#gae0781cf48498f278949e17411dd9dcd1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxm1ar_5fm1a_252',['DMA_SXM1AR_M1A',['../group__DMA.html#ga73ed4ab6b283a581e340ee50bb474b8d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dma_5fsxpar_5fpar_253',['DMA_SXPAR_PAR',['../group__DMA.html#ga1e2df9e6485b345d3d4abe8401419885',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['dmar_254',['DMAR',['../structtypedef__TIM__t.html#af87b44d3fbf95ad06ed191be0b4e1edd',1,'typedef_TIM_t']]],
  ['dmax_255',['DMAx',['../group__DMAx.html',1,'']]],
  ['dr_256',['DR',['../structtypedef__CRC__t.html#a6c15043892c917947917e09a4cf99e93',1,'typedef_CRC_t::DR()'],['../structtypedef__ADC__t.html#a62b5a72f6d275cd4842821c489fdf09a',1,'typedef_ADC_t::DR()'],['../structtypedef__I2C__t.html#a905ce6595eee802436c42cbce7a6bafc',1,'typedef_I2C_t::DR()'],['../structtypedef__USART__t.html#aeb9c6e555245f22d0781bfe52e2a3f4a',1,'typedef_USART_t::DR()'],['../structtypedef__SPI__t.html#ac98588f3b6484842a732e5145cc89fbb',1,'typedef_SPI_t::DR()']]]
];
