$date
	Tue Dec 27 23:59:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module HACK_comp_tb $end
$var wire 1 ! ins_memfull $end
$var wire 16 " dato_data [15:0] $end
$var wire 1 # data_memfull $end
$var reg 16 $ addr_data [15:0] $end
$var reg 16 % addr_ins [15:0] $end
$var reg 1 & clock $end
$var reg 16 ' dati_data [15:0] $end
$var reg 16 ( dati_ins [15:0] $end
$var reg 1 ) mem_clr_n $end
$var reg 1 * read_data $end
$var reg 1 + reset_n $end
$var reg 1 , write_data $end
$var reg 1 - write_ins $end
$scope module comp0 $end
$var wire 16 . addr_data [15:0] $end
$var wire 16 / addr_ins [15:0] $end
$var wire 1 & clock $end
$var wire 1 0 data_rden $end
$var wire 16 1 dati_data [15:0] $end
$var wire 16 2 dati_ins [15:0] $end
$var wire 16 3 dato_data [15:0] $end
$var wire 16 4 inM [15:0] $end
$var wire 15 5 inso_addr [14:0] $end
$var wire 16 6 inst_in [15:0] $end
$var wire 1 7 inst_rden $end
$var wire 16 8 instruction [15:0] $end
$var wire 1 ) mem_clr_n $end
$var wire 1 * read_data $end
$var wire 1 + reset_n $end
$var wire 1 , write_data $end
$var wire 1 - write_ins $end
$var wire 1 9 writeM $end
$var wire 15 : pc [14:0] $end
$var wire 16 ; outM [15:0] $end
$var wire 1 < inst_wren $end
$var wire 16 = inst_out [15:0] $end
$var wire 15 > insi_addr [14:0] $end
$var wire 1 ! ins_memfull $end
$var wire 15 ? dato_addr [14:0] $end
$var wire 15 @ dati_addr [14:0] $end
$var wire 1 A data_wren $end
$var wire 16 B data_out [15:0] $end
$var wire 1 # data_memfull $end
$var wire 16 C data_in [15:0] $end
$var wire 15 D addressM [14:0] $end
$var reg 1 E clock_cpu $end
$scope module CPU0 $end
$var wire 1 F aload $end
$var wire 1 G aload0 $end
$var wire 1 E clock $end
$var wire 1 H dload $end
$var wire 1 I g0 $end
$var wire 16 J inM [15:0] $end
$var wire 1 K inc $end
$var wire 1 L inc0 $end
$var wire 1 M incre0 $end
$var wire 1 N ins15not $end
$var wire 16 O instruction [15:0] $end
$var wire 1 P j1j2 $end
$var wire 1 Q j1j3 $end
$var wire 1 R j1not $end
$var wire 1 S j1notj3 $end
$var wire 1 T j2not $end
$var wire 1 U j315 $end
$var wire 1 V j3not $end
$var wire 1 W jmp0 $end
$var wire 1 X jmp1 $end
$var wire 1 Y jmpcon $end
$var wire 1 Z jmpcon0 $end
$var wire 1 [ jmpcon1 $end
$var wire 1 \ l0 $end
$var wire 1 ] l1 $end
$var wire 1 ^ l2 $end
$var wire 1 _ l3 $end
$var wire 1 ` l4 $end
$var wire 1 a le0 $end
$var wire 1 b load $end
$var wire 1 c load0 $end
$var wire 1 d loadnot $end
$var wire 1 e muxsel $end
$var wire 1 f ngnot $end
$var wire 16 g outM [15:0] $end
$var wire 1 + reset_n $end
$var wire 1 9 writeM $end
$var wire 1 h zrnot $end
$var wire 1 i zr $end
$var wire 16 j pctmp [15:0] $end
$var wire 15 k pc [14:0] $end
$var wire 1 l ng $end
$var wire 15 m addressM [14:0] $end
$var wire 16 n Aregister [15:0] $end
$var wire 16 o AR [15:0] $end
$var wire 16 p ALUOP [15:0] $end
$var wire 16 q ALU1 [15:0] $end
$var wire 16 r ALU0 [15:0] $end
$scope module ALU $end
$var wire 1 s f $end
$var wire 1 l ng $end
$var wire 1 t no $end
$var wire 1 u nx $end
$var wire 1 v ny $end
$var wire 16 w out0not [15:0] $end
$var wire 1 x outor $end
$var wire 16 y outtmp [15:0] $end
$var wire 16 z x1not [15:0] $end
$var wire 16 { x2andy2 [15:0] $end
$var wire 16 | y [15:0] $end
$var wire 16 } y1not [15:0] $end
$var wire 1 i zr $end
$var wire 1 ~ zx $end
$var wire 1 !" zy $end
$var wire 16 "" y2 [15:0] $end
$var wire 16 #" y1 [15:0] $end
$var wire 16 $" x2 [15:0] $end
$var wire 16 %" x1 [15:0] $end
$var wire 16 &" x [15:0] $end
$var wire 16 '" sum [15:0] $end
$var wire 1 (" outor1 $end
$var wire 1 )" outor0 $end
$var wire 16 *" out0 [15:0] $end
$var wire 16 +" out [15:0] $end
$upscope $end
$scope module ARegister $end
$var wire 1 E clock $end
$var wire 16 ," in [15:0] $end
$var wire 1 F load $end
$var reg 16 -" out [15:0] $end
$upscope $end
$scope module DRegister $end
$var wire 1 E clock $end
$var wire 16 ." in [15:0] $end
$var wire 1 H load $end
$var reg 16 /" out [15:0] $end
$upscope $end
$scope module PC0 $end
$var wire 1 E clock $end
$var wire 16 0" in [15:0] $end
$var wire 1 K inc $end
$var wire 1 b load $end
$var wire 1 + reset_n $end
$var reg 16 1" out [15:0] $end
$upscope $end
$upscope $end
$scope module dat_mem0 $end
$var wire 15 2" addr_in [14:0] $end
$var wire 15 3" addr_out [14:0] $end
$var wire 1 & clock $end
$var wire 16 4" data_in [15:0] $end
$var wire 1 0 data_rden $end
$var wire 1 A data_wren $end
$var wire 1 ) reset_n $end
$var wire 1 # sram_full $end
$var reg 16 5" data_out [15:0] $end
$var integer 32 6" i [31:0] $end
$upscope $end
$scope module ins_mem0 $end
$var wire 15 7" addr_in [14:0] $end
$var wire 15 8" addr_out [14:0] $end
$var wire 1 & clock $end
$var wire 16 9" data_in [15:0] $end
$var wire 1 7 data_rden $end
$var wire 1 < data_wren $end
$var wire 1 ) reset_n $end
$var wire 1 ! sram_full $end
$var reg 16 :" data_out [15:0] $end
$var integer 32 ;" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000000 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b1000000000000000 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
0)"
0("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
0!"
0~
b1111111111111111 }
b0 |
b0 {
b1111111111111111 z
b0 y
0x
b1111111111111111 w
0v
0u
0t
0s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
0l
b0 k
b0 j
1i
0h
b0 g
1f
0e
1d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
1V
0U
1T
0S
1R
0Q
1P
b0 O
1N
1M
0L
1K
b0 J
0I
0H
0G
1F
0E
b0 D
b0 C
b0 B
0A
b0 @
b0 ?
b0 >
b0 =
0<
b0 ;
b0 :
09
b0 8
17
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
10
b0 /
b0 .
0-
0,
0+
0*
0)
b0 (
b0 '
0&
b0 %
b0 $
0#
b0 "
0!
$end
#10000
b1000000000000000 6"
b1000000000000000 ;"
1&
#20000
0&
1)
#30000
1&
#40000
0&
1<
1-
#50000
1&
#60000
0&
#70000
1&
#80000
0&
#90000
1&
#100000
0&
b1 >
b1 7"
b1 %
b1 /
#110000
1&
#120000
0&
b1111110000010000 6
b1111110000010000 9"
b1111110000010000 (
b1111110000010000 2
#130000
1&
#140000
0&
b10 >
b10 7"
b10 %
b10 /
#150000
1&
#160000
0&
b1 6
b1 9"
b1 (
b1 2
#170000
1&
#180000
0&
b11 >
b11 7"
b11 %
b11 /
#190000
1&
#200000
0&
b1111010011010000 6
b1111010011010000 9"
b1111010011010000 (
b1111010011010000 2
#210000
1&
#220000
0&
b100 >
b100 7"
b100 %
b100 /
#230000
1&
#240000
0&
b1010 6
b1010 9"
b1010 (
b1010 2
#250000
1&
#260000
0&
b101 >
b101 7"
b101 %
b101 /
#270000
1&
#280000
0&
b1110001100000001 6
b1110001100000001 9"
b1110001100000001 (
b1110001100000001 2
#290000
1&
#300000
0&
b110 >
b110 7"
b110 %
b110 /
#310000
1&
#320000
0&
b1 6
b1 9"
b1 (
b1 2
#330000
1&
#340000
0&
b111 >
b111 7"
b111 %
b111 /
#350000
1&
#360000
0&
b1111110000010000 6
b1111110000010000 9"
b1111110000010000 (
b1111110000010000 2
#370000
1&
#380000
0&
b1000 >
b1000 7"
b1000 %
b1000 /
#390000
1&
#400000
0&
b1100 6
b1100 9"
b1100 (
b1100 2
#410000
1&
#420000
0&
b1001 >
b1001 7"
b1001 %
b1001 /
#430000
1&
#440000
0&
b1110101010000111 6
b1110101010000111 9"
b1110101010000111 (
b1110101010000111 2
#450000
1&
#460000
0&
b1010 >
b1010 7"
b1010 %
b1010 /
#470000
1&
#480000
0&
b0 6
b0 9"
b0 (
b0 2
#490000
1&
#500000
0&
b1011 >
b1011 7"
b1011 %
b1011 /
#510000
1&
#520000
0&
b1111110000010000 6
b1111110000010000 9"
b1111110000010000 (
b1111110000010000 2
#530000
1&
#540000
0&
b1100 >
b1100 7"
b1100 %
b1100 /
#550000
1&
#560000
0&
b10 6
b10 9"
b10 (
b10 2
#570000
1&
#580000
0&
b1101 >
b1101 7"
b1101 %
b1101 /
#590000
1&
#600000
0&
b1110001100001000 6
b1110001100001000 9"
b1110001100001000 (
b1110001100001000 2
#610000
1&
#620000
0&
b1110 >
b1110 7"
b1110 %
b1110 /
#630000
1&
#640000
0&
b1110 6
b1110 9"
b1110 (
b1110 2
#650000
1&
#660000
0&
b1111 >
b1111 7"
b1111 %
b1111 /
#670000
1&
#680000
0&
b1110101010000111 6
b1110101010000111 9"
b1110101010000111 (
b1110101010000111 2
#690000
1&
#700000
0&
0<
0-
#710000
1&
#720000
0&
1A
1,
#730000
1&
#740000
0&
#750000
1&
#760000
0&
b1110 C
b1110 4"
b1110 '
b1110 1
#770000
1&
#780000
0&
b1 @
b1 2"
b1 $
b1 .
#790000
b1110 4
b1110 J
b1110 "
b1110 3
b1110 B
b1110 5"
1&
#800000
0&
b10100 C
b10100 4"
b10100 '
b10100 1
#810000
1&
#820000
0&
0A
b0 @
b0 2"
b0 C
b0 4"
0,
#830000
1&
#840000
0&
1+
#850000
b1 5
b1 8"
b1 :
b1 k
b1 j
b1 1"
1E
1&
#860000
0&
#870000
1I
1h
0i
1x
1)"
b1110 C
b1110 4"
b1110 y
b1110 ;
b1110 g
b1110 p
b1110 +"
b1110 ."
b1111111111110001 w
b1110 *"
b1110 {
b1110 ""
b1111111111110001 }
b1110 #"
0F
b1110 q
b1110 |
1L
0N
1H
1e
1U
b1101 '"
b1111111111111111 $"
b1110 n
b1110 ,"
1~
1u
b1111110000010000 8
b1111110000010000 O
b1111110000010000 =
b1111110000010000 :"
0E
1&
#880000
0&
#890000
b10 5
b10 8"
b10 :
b10 k
b1110 r
b1110 &"
b1110 /"
b10 j
b10 1"
1E
1&
#900000
0&
#910000
0I
0h
1i
0x
0c
0)"
b0 C
b0 4"
b0 ""
b1111111111111111 }
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
b1111111111111111 w
b0 #"
b0 *"
1F
b0 q
b0 |
0L
0^
1[
b1111111111110001 z
b0 {
1N
0H
0e
b1 n
b1 ,"
0V
0U
1S
1Z
b1110 %"
b1110 '"
b1110 $"
0~
0u
b1 8
b1 O
b1 =
b1 :"
0E
1&
#920000
0&
#930000
b1111 '"
b1 ""
b1111111111111110 }
b1 ?
b1 3"
b1 @
b1 2"
b1 #"
b1 D
b1 m
b1 q
b1 |
b11 5
b11 8"
b11 :
b11 k
b1 o
b1 -"
b1 0"
b11 j
b11 1"
1E
1&
#940000
0&
#950000
0I
1h
b10100 ""
b1111111111101011 }
0i
0f
b10100 #"
1L
1x
1l
0F
1M
b10100 q
b10100 |
1U
0[
b10000 {
b1111111111111010 w
1)"
1("
b1111111111111010 C
b1111111111111010 4"
0N
1H
1e
1V
0S
0Z
0Y
b101 '"
b1111111111110001 $"
b101 *"
b1111111111111010 y
b1111111111111010 ;
b1111111111111010 g
b1111111111111010 p
b1111111111111010 +"
b1111111111111010 ."
b1111111111111010 n
b1111111111111010 ,"
1u
1s
1t
b1111010011010000 8
b1111010011010000 O
b1111010011010000 =
b1111010011010000 :"
b10100 4
b10100 J
b10100 "
b10100 3
b10100 B
b10100 5"
0E
1&
#960000
0&
#970000
b1111111111100110 n
b1111111111100110 ,"
b1111111111100110 C
b1111111111100110 4"
b1111111111100110 y
b1111111111100110 ;
b1111111111100110 g
b1111111111100110 p
b1111111111100110 +"
b1111111111100110 ."
b1111111111100110 w
b11001 *"
b100 {
b11001 '"
b101 $"
b101 z
b1111111111111010 %"
b100 5
b100 8"
b100 :
b100 k
b1111111111111010 r
b1111111111111010 &"
b1111111111111010 /"
b100 j
b100 1"
1E
1&
#980000
0&
#990000
1c
1]
0h
1i
0x
0)"
0I
b1 ""
b1111111111111110 }
1f
b1 #"
0l
1F
b1 q
b1 |
0P
0L
1[
b0 {
b1111111111111111 w
0("
b0 C
b0 4"
1N
0H
0e
b1010 n
b1010 ,"
0T
0U
1Z
b1111111111111011 '"
b1111111111111010 $"
b0 *"
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
0u
0s
0t
b1010 8
b1010 O
b1010 =
b1010 :"
0E
1&
#1000000
0&
#1010000
0c
1I
0]
1h
0i
1x
1)"
b1010 C
b1010 4"
b1010 y
b1010 ;
b1010 g
b1010 p
b1010 +"
b1010 ."
b1111111111110101 w
b1010 *"
b1010 {
b100 '"
b1010 ""
b1111111111110101 }
b1010 ?
b1010 3"
b1010 @
b1010 2"
b1010 #"
b1010 D
b1010 m
b1010 q
b1010 |
b101 5
b101 8"
b101 :
b101 k
b1010 o
b1010 -"
b1010 0"
b101 j
b101 1"
1E
1&
#1020000
0&
#1030000
1K
0I
1d
0f
0b
1l
0c
1("
b1111111111111010 C
b1111111111111010 4"
b1111111111111010 y
b1111111111111010 ;
b1111111111111010 g
b1111111111111010 p
b1111111111111010 +"
b1111111111111010 ."
b101 w
b1111111111111010 *"
0F
0M
1P
0^
b1111111111111111 }
b1111111111111010 {
0N
0V
1T
0U
1S
1Y
b0 #"
b1111111111111001 '"
b1111111111111111 ""
b1111111111111010 n
b1111111111111010 ,"
1!"
1v
b1110001100000001 8
b1110001100000001 O
b1110001100000001 =
b1110001100000001 :"
b0 4
b0 J
b0 "
b0 3
b0 B
b0 5"
0E
1&
#1040000
0&
#1050000
b110 5
b110 8"
b110 :
b110 k
b110 j
b110 1"
1E
1&
#1060000
0&
#1070000
1c
1^
1h
1I
0i
1f
1x
0l
1)"
0("
b1010 C
b1010 4"
b1010 y
b1010 ;
b1010 g
b1010 p
b1010 +"
b1010 ."
b1111111111110101 w
b1010 *"
1F
1M
b1111111111110101 }
b1010 {
1N
b1 n
b1 ,"
0Y
b1010 #"
b100 '"
b1010 ""
0!"
0v
b1 8
b1 O
b1 =
b1 :"
0E
1&
#1080000
0&
#1090000
0c
0^
0I
0h
1i
0x
0)"
b0 C
b0 4"
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
b1111111111111111 w
b0 *"
b0 {
b1111111111111011 '"
b1 ""
b1111111111111110 }
b1 ?
b1 3"
b1 @
b1 2"
b1 #"
b1 D
b1 m
b1 q
b1 |
b111 5
b111 8"
b111 :
b111 k
b1 o
b1 -"
b1 0"
b111 j
b111 1"
1E
1&
#1100000
0&
#1110000
1I
1h
0i
1x
1)"
b10100 C
b10100 4"
b10100 ""
b1111111111101011 }
b10100 y
b10100 ;
b10100 g
b10100 p
b10100 +"
b10100 ."
b1111111111101011 w
b10100 #"
1L
b10100 *"
0F
1M
b10100 q
b10100 |
1U
0[
b1111111111111111 z
b10100 {
0N
1H
1e
1V
0S
0Z
0Y
b0 %"
b10011 '"
b1111111111111111 $"
b10100 n
b10100 ,"
1~
1u
b1111110000010000 8
b1111110000010000 O
b1111110000010000 =
b1111110000010000 :"
b10100 4
b10100 J
b10100 "
b10100 3
b10100 B
b10100 5"
0E
1&
#1120000
0&
#1130000
b1000 5
b1000 8"
b1000 :
b1000 k
b10100 r
b10100 &"
b10100 /"
b1000 j
b1000 1"
1E
1&
#1140000
0&
#1150000
0I
0h
1i
0x
0)"
b0 C
b0 4"
b1 ""
b1111111111111110 }
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
b1111111111111111 w
b1 #"
b0 *"
1F
b1 q
b1 |
0P
0L
b1111111111101011 z
b0 {
1N
0H
0e
b1100 n
b1100 ,"
0R
0U
1[
b10100 %"
b10101 '"
b10100 $"
0~
0u
b1100 8
b1100 O
b1100 =
b1100 :"
0E
1&
#1160000
0&
#1170000
1I
1h
0i
1x
1)"
b100 C
b100 4"
b100 y
b100 ;
b100 g
b100 p
b100 +"
b100 ."
b1111111111111011 w
b100 *"
b100 {
b100000 '"
b1100 ""
b1111111111110011 }
b1100 ?
b1100 3"
b1100 @
b1100 2"
b1100 #"
b1100 D
b1100 m
b1100 q
b1100 |
b1001 5
b1001 8"
b1001 :
b1001 k
b1100 o
b1100 -"
b1100 0"
b1001 j
b1001 1"
1E
1&
#1180000
0&
#1190000
0I
1]
0h
1i
0K
0x
0d
0)"
1b
1c
b0 {
b0 C
b0 4"
0F
0M
0_
1`
b0 $"
b1111111111111111 z
b0 '"
b0 ""
b1111111111111111 }
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
b1111111111111111 w
0N
0V
0T
0U
1Q
1W
1X
1Z
1Y
b0 %"
b0 #"
b0 *"
b0 n
b0 ,"
1~
1!"
1s
b1110101010000111 8
b1110101010000111 O
b1110101010000111 =
b1110101010000111 :"
b0 4
b0 J
b0 "
b0 3
b0 B
b0 5"
0E
1&
#1200000
0&
#1210000
b1100 5
b1100 8"
b1100 :
b1100 k
b1100 j
b1100 1"
1E
1&
#1220000
0&
#1230000
0c
1I
0]
1h
0i
1x
1)"
b100 C
b100 4"
b100 y
b100 ;
b100 g
b100 p
b100 +"
b100 ."
b1111111111111011 w
b100 *"
1K
1d
b100 {
1F
1M
0`
0b
b10100 $"
b1111111111101011 z
b100000 '"
b1100 ""
b1111111111110011 }
1N
b10 n
b10 ,"
1V
1R
0Q
0W
0X
0Y
b10100 %"
b1100 #"
0~
0!"
0s
b10 8
b10 O
b10 =
b10 :"
0E
1&
#1240000
0&
#1250000
1c
0I
1]
0h
1i
0x
0)"
b0 C
b0 4"
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
b1111111111111111 w
b0 *"
b0 {
b10110 '"
b10 ""
b1111111111111101 }
b10 ?
b10 3"
b10 @
b10 2"
b10 #"
b10 D
b10 m
b10 q
b10 |
b1101 5
b1101 8"
b1101 :
b1101 k
b10 o
b10 -"
b10 0"
b1101 j
b1101 1"
1E
1&
#1260000
0&
#1270000
1I
1h
0i
1x
0c
1)"
b10100 C
b10100 4"
b10100 y
b10100 ;
b10100 g
b10100 p
b10100 +"
b10100 ."
b1111111111101011 w
1K
1L
1d
b10100 *"
0F
1M
1A
1P
0[
0b
b1111111111111111 }
b10100 {
0N
19
1T
1U
0]
0Z
0Y
b0 #"
b10011 '"
b1111111111111111 ""
b10100 n
b10100 ,"
1!"
1v
b1110001100001000 8
b1110001100001000 O
b1110001100001000 =
b1110001100001000 :"
0E
1&
#1280000
0&
#1290000
b1110 5
b1110 8"
b1110 :
b1110 k
b1110 j
b1110 1"
1E
1&
#1300000
0&
#1310000
1c
0I
1]
0h
1i
0x
0)"
b0 C
b0 4"
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
b1111111111111111 w
b0 *"
1F
0A
0P
0L
b1111111111111101 }
b0 {
1N
09
b1110 n
b1110 ,"
0T
0R
0U
1Z
1[
b10 #"
b10110 '"
b10 ""
0!"
0v
b1110 8
b1110 O
b1110 =
b1110 :"
b10100 4
b10100 J
b10100 "
b10100 3
b10100 B
b10100 5"
0E
1&
#1320000
0&
#1330000
0c
1I
0]
1h
0i
1x
1)"
b100 C
b100 4"
b100 y
b100 ;
b100 g
b100 p
b100 +"
b100 ."
b1111111111111011 w
b100 *"
b100 {
b100010 '"
b1110 ""
b1111111111110001 }
b1110 ?
b1110 3"
b1110 @
b1110 2"
b1110 #"
b1110 D
b1110 m
b1110 q
b1110 |
b1111 5
b1111 8"
b1111 :
b1111 k
b1110 o
b1110 -"
b1110 0"
b1111 j
b1111 1"
1E
1&
#1340000
0&
b1 ?
b1 3"
1*
#1350000
0I
1]
0h
1i
0K
0x
0d
0)"
1b
1c
b0 {
b0 C
b0 4"
0F
0M
0_
1`
b0 $"
b1111111111111111 z
b0 '"
b0 ""
b1111111111111111 }
b0 y
b0 ;
b0 g
b0 p
b0 +"
b0 ."
b1111111111111111 w
0N
0V
0U
1Q
1W
1X
1Y
b0 %"
b0 #"
b0 *"
b0 n
b0 ,"
1~
1!"
1s
b1110101010000111 8
b1110101010000111 O
b1110101010000111 =
b1110101010000111 :"
0E
1&
#1360000
0&
b10 ?
b10 3"
b10 $
b10 .
#1370000
b1110 5
b1110 8"
b1110 :
b1110 k
b1110 j
b1110 1"
1E
1&
#1380000
0&
#1390000
0c
1I
0]
1h
0i
1x
1)"
b100 C
b100 4"
b100 y
b100 ;
b100 g
b100 p
b100 +"
b100 ."
b1111111111111011 w
b100 *"
1K
1d
b100 {
1F
1M
0`
0b
b10100 $"
b1111111111101011 z
b100010 '"
b1110 ""
b1111111111110001 }
1N
b1110 n
b1110 ,"
1V
0Q
0W
0X
0Y
b10100 %"
b1110 #"
0~
0!"
0s
b1110 8
b1110 O
b1110 =
b1110 :"
0E
1&
#1400000
0&
b1110 ?
b1110 3"
0*
