Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 20 15:33:21 2024
| Host         : PC-079 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.853        0.000                      0                  138        0.122        0.000                      0                  138        9.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.853        0.000                      0                  138        0.122        0.000                      0                  138        9.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.372%)  route 2.930ns (80.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.683     8.999    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.557    24.915    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[10]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X36Y64         FDRE (Setup_fdre_C_R)       -0.429    24.852    ce_gen_i/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.372%)  route 2.930ns (80.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.683     8.999    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.557    24.915    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[11]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X36Y64         FDRE (Setup_fdre_C_R)       -0.429    24.852    ce_gen_i/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.372%)  route 2.930ns (80.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.683     8.999    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.557    24.915    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[12]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X36Y64         FDRE (Setup_fdre_C_R)       -0.429    24.852    ce_gen_i/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.372%)  route 2.930ns (80.628%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.683     8.999    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.557    24.915    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  ce_gen_i/cnt_reg[9]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X36Y64         FDRE (Setup_fdre_C_R)       -0.429    24.852    ce_gen_i/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.704ns (19.455%)  route 2.915ns (80.545%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.668     8.984    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  ce_gen_i/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555    24.913    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  ce_gen_i/cnt_reg[17]/C
                         clock pessimism              0.428    25.340    
                         clock uncertainty           -0.061    25.279    
    SLICE_X36Y66         FDRE (Setup_fdre_C_R)       -0.429    24.850    ce_gen_i/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.850    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.704ns (19.455%)  route 2.915ns (80.545%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.668     8.984    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  ce_gen_i/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555    24.913    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  ce_gen_i/cnt_reg[18]/C
                         clock pessimism              0.428    25.340    
                         clock uncertainty           -0.061    25.279    
    SLICE_X36Y66         FDRE (Setup_fdre_C_R)       -0.429    24.850    ce_gen_i/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.850    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.704ns (20.191%)  route 2.783ns (79.809%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.536     8.852    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.556    24.914    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[13]/C
                         clock pessimism              0.430    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X36Y65         FDRE (Setup_fdre_C_R)       -0.429    24.853    ce_gen_i/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 16.001    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.704ns (20.191%)  route 2.783ns (79.809%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.536     8.852    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.556    24.914    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[14]/C
                         clock pessimism              0.430    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X36Y65         FDRE (Setup_fdre_C_R)       -0.429    24.853    ce_gen_i/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 16.001    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.704ns (20.191%)  route 2.783ns (79.809%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.536     8.852    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.556    24.914    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[15]/C
                         clock pessimism              0.430    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X36Y65         FDRE (Setup_fdre_C_R)       -0.429    24.853    ce_gen_i/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 16.001    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.704ns (20.191%)  route 2.783ns (79.809%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.731     5.365    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ce_gen_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 f  ce_gen_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.451     7.272    ce_gen_i/cnt[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.396 f  ce_gen_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.796     8.192    ce_gen_i/cnt[18]_i_4_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.124     8.316 r  ce_gen_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.536     8.852    ce_gen_i/cnt[18]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.556    24.914    ce_gen_i/CLK_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  ce_gen_i/cnt_reg[16]/C
                         clock pessimism              0.430    25.343    
                         clock uncertainty           -0.061    25.282    
    SLICE_X36Y65         FDRE (Setup_fdre_C_R)       -0.429    24.853    ce_gen_i/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 16.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.557     1.435    gen_btn_in[1].btn_in_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.632    gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg[0]
    SLICE_X35Y60         FDRE                                         r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.952    gen_btn_in[1].btn_in_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[1]/C
                         clock pessimism             -0.517     1.435    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.075     1.510    gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_tx_i/POINTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/SENDING_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.108%)  route 0.113ns (37.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  uart_tx_i/POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  uart_tx_i/POINTER_reg[3]/Q
                         net (fo=10, routed)          0.113     1.715    uart_tx_i/POINTER_reg[3]
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  uart_tx_i/SENDING_i_1/O
                         net (fo=1, routed)           0.000     1.760    uart_tx_i/SENDING_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  uart_tx_i/SENDING_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  uart_tx_i/SENDING_reg/C
                         clock pessimism             -0.502     1.473    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.120     1.593    uart_tx_i/SENDING_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 gen_btn_in[1].btn_in_i/edge_detector_i/edge_pos_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_i/START_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    gen_btn_in[1].btn_in_i/edge_detector_i/CLK_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  gen_btn_in[1].btn_in_i/edge_detector_i/edge_pos_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  gen_btn_in[1].btn_in_i/edge_detector_i/edge_pos_i_reg/Q
                         net (fo=2, routed)           0.093     1.717    uart_tx_i/BTN_EDGE_POS
    SLICE_X39Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.762 r  uart_tx_i/START_i_1/O
                         net (fo=1, routed)           0.000     1.762    uart_tx_i/BUSY
    SLICE_X39Y64         FDRE                                         r  uart_tx_i/START_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    uart_tx_i/CLK_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  uart_tx_i/START_reg/C
                         clock pessimism             -0.503     1.473    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.091     1.564    uart_tx_i/START_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 gen_btn_in[1].btn_in_i/debouncer_i/btn_in_del_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.556     1.434    gen_btn_in[1].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X34Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/btn_in_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gen_btn_in[1].btn_in_i/debouncer_i/btn_in_del_reg/Q
                         net (fo=4, routed)           0.117     1.716    gen_btn_in[1].btn_in_i/debouncer_i/btn_in_del
    SLICE_X35Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.761 r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb[0]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.825     1.950    gen_btn_in[1].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[0]/C
                         clock pessimism             -0.503     1.447    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092     1.539    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ce_gen_uart/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_uart/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    ce_gen_uart/CLK_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  ce_gen_uart/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  ce_gen_uart/cnt_reg[6]/Q
                         net (fo=5, routed)           0.086     1.674    ce_gen_uart/cnt_reg_n_0_[6]
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.099     1.773 r  ce_gen_uart/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.773    ce_gen_uart/cnt[8]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  ce_gen_uart/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    ce_gen_uart/CLK_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  ce_gen_uart/cnt_reg[8]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.091     1.551    ce_gen_uart/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.556     1.434    gen_btn_in[1].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/Q
                         net (fo=4, routed)           0.132     1.707    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg_n_0_[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb[1]_i_1/O
                         net (fo=1, routed)           0.000     1.752    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb[1]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.825     1.950    gen_btn_in[1].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[1]/C
                         clock pessimism             -0.516     1.434    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092     1.526    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.893%)  route 0.135ns (42.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.556     1.434    gen_btn_in[1].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/Q
                         net (fo=4, routed)           0.135     1.710    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg_n_0_[2]
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb[2]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.825     1.950    gen_btn_in[1].btn_in_i/debouncer_i/CLK_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]/C
                         clock pessimism             -0.516     1.434    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092     1.526    gen_btn_in[1].btn_in_i/debouncer_i/cnt_deb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.557     1.435    gen_btn_in[1].btn_in_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     1.682    gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg[1]
    SLICE_X35Y60         FDRE                                         r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.952    gen_btn_in[1].btn_in_i/sync_reg_i/CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[2]/C
                         clock pessimism             -0.517     1.435    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.017     1.452    gen_btn_in[1].btn_in_i/sync_reg_i/sync_sh_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ce_gen_uart/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_uart/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    ce_gen_uart/CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ce_gen_uart/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  ce_gen_uart/cnt_reg[5]/Q
                         net (fo=5, routed)           0.147     1.771    ce_gen_uart/cnt_reg_n_0_[5]
    SLICE_X38Y63         LUT5 (Prop_lut5_I1_O)        0.045     1.816 r  ce_gen_uart/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.816    ce_gen_uart/cnt[7]_i_2_n_0
    SLICE_X38Y63         FDRE                                         r  ce_gen_uart/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    ce_gen_uart/CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ce_gen_uart/cnt_reg[7]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.121     1.581    ce_gen_uart/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ce_gen_uart/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_uart/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.227ns (60.327%)  route 0.149ns (39.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.583     1.461    ce_gen_uart/CLK_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  ce_gen_uart/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.128     1.589 r  ce_gen_uart/cnt_reg[3]/Q
                         net (fo=6, routed)           0.149     1.738    ce_gen_uart/cnt_reg_n_0_[3]
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.099     1.837 r  ce_gen_uart/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    ce_gen_uart/cnt[5]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  ce_gen_uart/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    ce_gen_uart/CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  ce_gen_uart/cnt_reg[5]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.121     1.596    ce_gen_uart/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y62    ce_gen_i/ce_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y65    ce_gen_i/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y64    ce_gen_i/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y64    ce_gen_i/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y64    ce_gen_i/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y65    ce_gen_i/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y65    ce_gen_i/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y65    ce_gen_i/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y65    ce_gen_i/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y62    ce_gen_i/ce_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y62    ce_gen_i/ce_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y65    ce_gen_i/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y65    ce_gen_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y62    ce_gen_i/ce_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y62    ce_gen_i/ce_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y65    ce_gen_i/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y65    ce_gen_i/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y64    ce_gen_i/cnt_reg[12]/C



