ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_pwr_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_PWREx_GetVoltageRange
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_PWREx_GetVoltageRange:
  27              	.LFB321:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * All rights reserved.
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * in the root directory of this software component.
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  29              		.loc 1 115 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
  39              		.loc 1 117 9
  40 0004 0D4B     		ldr	r3, .L5
  41 0006 1B68     		ldr	r3, [r3]
  42 0008 03F4C063 		and	r3, r3, #1536
  43              		.loc 1 117 8
  44 000c B3F5806F 		cmp	r3, #1024
  45 0010 02D1     		bne	.L2
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
  46              		.loc 1 119 14
  47 0012 4FF48063 		mov	r3, #1024
  48 0016 0BE0     		b	.L3
  49              	.L2:
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
  50              		.loc 1 121 14
  51 0018 084B     		ldr	r3, .L5
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 4


  52 001a D3F88030 		ldr	r3, [r3, #128]
  53 001e 03F48073 		and	r3, r3, #256
  54              		.loc 1 121 13
  55 0022 B3F5807F 		cmp	r3, #256
  56 0026 02D1     		bne	.L4
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
  57              		.loc 1 124 14
  58 0028 4FF40073 		mov	r3, #512
  59 002c 00E0     		b	.L3
  60              	.L4:
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
  61              		.loc 1 128 14
  62 002e 0023     		movs	r3, #0
  63              	.L3:
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  64              		.loc 1 133 1
  65 0030 1846     		mov	r0, r3
  66 0032 BD46     		mov	sp, r7
  67              		.cfi_def_cfa_register 13
  68              		@ sp needed
  69 0034 5DF8047B 		ldr	r7, [sp], #4
  70              		.cfi_restore 7
  71              		.cfi_def_cfa_offset 0
  72 0038 7047     		bx	lr
  73              	.L6:
  74 003a 00BF     		.align	2
  75              	.L5:
  76 003c 00700040 		.word	1073770496
  77              		.cfi_endproc
  78              	.LFE321:
  80              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_PWREx_ControlVoltageScaling
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	HAL_PWREx_ControlVoltageScaling:
  88              	.LFB322:
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling specifies the regulator output voltage to achieve
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 5


 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  89              		.loc 1 164 1
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 16
  92              		@ frame_needed = 1, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0000 80B4     		push	{r7}
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 7, -4
  97 0002 85B0     		sub	sp, sp, #20
  98              		.cfi_def_cfa_offset 24
  99 0004 00AF     		add	r7, sp, #0
 100              		.cfi_def_cfa_register 7
 101 0006 7860     		str	r0, [r7, #4]
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 102              		.loc 1 170 6
 103 0008 7B68     		ldr	r3, [r7, #4]
 104 000a 002B     		cmp	r3, #0
 105 000c 41D1     		bne	.L8
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 106              		.loc 1 173 9
 107 000e 4B4B     		ldr	r3, .L20
 108 0010 1B68     		ldr	r3, [r3]
 109 0012 03F4C063 		and	r3, r3, #1536
 110              		.loc 1 173 8
 111 0016 B3F5806F 		cmp	r3, #1024
 112 001a 31D1     		bne	.L9
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 6


 113              		.loc 1 176 7
 114 001c 474B     		ldr	r3, .L20
 115 001e D3F88030 		ldr	r3, [r3, #128]
 116 0022 464A     		ldr	r2, .L20
 117 0024 23F48073 		bic	r3, r3, #256
 118 0028 C2F88030 		str	r3, [r2, #128]
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 119              		.loc 1 179 7
 120 002c 434B     		ldr	r3, .L20
 121 002e 1B68     		ldr	r3, [r3]
 122 0030 23F4C063 		bic	r3, r3, #1536
 123 0034 414A     		ldr	r2, .L20
 124 0036 43F40073 		orr	r3, r3, #512
 125 003a 1360     		str	r3, [r2]
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 126              		.loc 1 182 53
 127 003c 404B     		ldr	r3, .L20+4
 128 003e 1B68     		ldr	r3, [r3]
 129 0040 3222     		movs	r2, #50
 130 0042 02FB03F3 		mul	r3, r2, r3
 131              		.loc 1 182 72
 132 0046 3F4A     		ldr	r2, .L20+8
 133 0048 A2FB0323 		umull	r2, r3, r2, r3
 134 004c 9B0C     		lsrs	r3, r3, #18
 135              		.loc 1 182 23
 136 004e 0133     		adds	r3, r3, #1
 137 0050 FB60     		str	r3, [r7, #12]
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 138              		.loc 1 183 13
 139 0052 02E0     		b	.L10
 140              	.L12:
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 141              		.loc 1 185 24
 142 0054 FB68     		ldr	r3, [r7, #12]
 143 0056 013B     		subs	r3, r3, #1
 144 0058 FB60     		str	r3, [r7, #12]
 145              	.L10:
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 146              		.loc 1 183 15
 147 005a 384B     		ldr	r3, .L20
 148 005c 5B69     		ldr	r3, [r3, #20]
 149 005e 03F48063 		and	r3, r3, #1024
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 150              		.loc 1 183 55
 151 0062 B3F5806F 		cmp	r3, #1024
 152 0066 02D1     		bne	.L11
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 153              		.loc 1 183 55 is_stmt 0 discriminator 1
 154 0068 FB68     		ldr	r3, [r7, #12]
 155 006a 002B     		cmp	r3, #0
 156 006c F2D1     		bne	.L12
 157              	.L11:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 7


 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 158              		.loc 1 187 11 is_stmt 1
 159 006e 334B     		ldr	r3, .L20
 160 0070 5B69     		ldr	r3, [r3, #20]
 161 0072 03F48063 		and	r3, r3, #1024
 162              		.loc 1 187 10
 163 0076 B3F5806F 		cmp	r3, #1024
 164 007a 58D1     		bne	.L13
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 165              		.loc 1 189 16
 166 007c 0323     		movs	r3, #3
 167 007e 57E0     		b	.L14
 168              	.L9:
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 169              		.loc 1 196 7
 170 0080 2E4B     		ldr	r3, .L20
 171 0082 D3F88030 		ldr	r3, [r3, #128]
 172 0086 2D4A     		ldr	r2, .L20
 173 0088 23F48073 		bic	r3, r3, #256
 174 008c C2F88030 		str	r3, [r2, #128]
 175 0090 4DE0     		b	.L13
 176              	.L8:
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 177              		.loc 1 199 11
 178 0092 7B68     		ldr	r3, [r7, #4]
 179 0094 B3F5007F 		cmp	r3, #512
 180 0098 41D1     		bne	.L15
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 181              		.loc 1 202 9
 182 009a 284B     		ldr	r3, .L20
 183 009c 1B68     		ldr	r3, [r3]
 184 009e 03F4C063 		and	r3, r3, #1536
 185              		.loc 1 202 8
 186 00a2 B3F5806F 		cmp	r3, #1024
 187 00a6 31D1     		bne	.L16
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 188              		.loc 1 205 7
 189 00a8 244B     		ldr	r3, .L20
 190 00aa D3F88030 		ldr	r3, [r3, #128]
 191 00ae 234A     		ldr	r2, .L20
 192 00b0 43F48073 		orr	r3, r3, #256
 193 00b4 C2F88030 		str	r3, [r2, #128]
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 8


 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 194              		.loc 1 208 7
 195 00b8 204B     		ldr	r3, .L20
 196 00ba 1B68     		ldr	r3, [r3]
 197 00bc 23F4C063 		bic	r3, r3, #1536
 198 00c0 1E4A     		ldr	r2, .L20
 199 00c2 43F40073 		orr	r3, r3, #512
 200 00c6 1360     		str	r3, [r2]
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 201              		.loc 1 211 53
 202 00c8 1D4B     		ldr	r3, .L20+4
 203 00ca 1B68     		ldr	r3, [r3]
 204 00cc 3222     		movs	r2, #50
 205 00ce 02FB03F3 		mul	r3, r2, r3
 206              		.loc 1 211 72
 207 00d2 1C4A     		ldr	r2, .L20+8
 208 00d4 A2FB0323 		umull	r2, r3, r2, r3
 209 00d8 9B0C     		lsrs	r3, r3, #18
 210              		.loc 1 211 23
 211 00da 0133     		adds	r3, r3, #1
 212 00dc FB60     		str	r3, [r7, #12]
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 213              		.loc 1 212 13
 214 00de 02E0     		b	.L17
 215              	.L19:
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 216              		.loc 1 214 24
 217 00e0 FB68     		ldr	r3, [r7, #12]
 218 00e2 013B     		subs	r3, r3, #1
 219 00e4 FB60     		str	r3, [r7, #12]
 220              	.L17:
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 221              		.loc 1 212 15
 222 00e6 154B     		ldr	r3, .L20
 223 00e8 5B69     		ldr	r3, [r3, #20]
 224 00ea 03F48063 		and	r3, r3, #1024
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 225              		.loc 1 212 55
 226 00ee B3F5806F 		cmp	r3, #1024
 227 00f2 02D1     		bne	.L18
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 228              		.loc 1 212 55 is_stmt 0 discriminator 1
 229 00f4 FB68     		ldr	r3, [r7, #12]
 230 00f6 002B     		cmp	r3, #0
 231 00f8 F2D1     		bne	.L19
 232              	.L18:
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 233              		.loc 1 216 11 is_stmt 1
 234 00fa 104B     		ldr	r3, .L20
 235 00fc 5B69     		ldr	r3, [r3, #20]
 236 00fe 03F48063 		and	r3, r3, #1024
 237              		.loc 1 216 10
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 9


 238 0102 B3F5806F 		cmp	r3, #1024
 239 0106 12D1     		bne	.L13
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 240              		.loc 1 218 16
 241 0108 0323     		movs	r3, #3
 242 010a 11E0     		b	.L14
 243              	.L16:
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 244              		.loc 1 225 7
 245 010c 0B4B     		ldr	r3, .L20
 246 010e D3F88030 		ldr	r3, [r3, #128]
 247 0112 0A4A     		ldr	r2, .L20
 248 0114 43F48073 		orr	r3, r3, #256
 249 0118 C2F88030 		str	r3, [r2, #128]
 250 011c 07E0     		b	.L13
 251              	.L15:
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 252              		.loc 1 231 5
 253 011e 074B     		ldr	r3, .L20
 254 0120 1B68     		ldr	r3, [r3]
 255 0122 23F4C063 		bic	r3, r3, #1536
 256 0126 054A     		ldr	r2, .L20
 257 0128 43F48063 		orr	r3, r3, #1024
 258 012c 1360     		str	r3, [r2]
 259              	.L13:
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 10


 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 260              		.loc 1 269 10
 261 012e 0023     		movs	r3, #0
 262              	.L14:
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 263              		.loc 1 270 1
 264 0130 1846     		mov	r0, r3
 265 0132 1437     		adds	r7, r7, #20
 266              		.cfi_def_cfa_offset 4
 267 0134 BD46     		mov	sp, r7
 268              		.cfi_def_cfa_register 13
 269              		@ sp needed
 270 0136 5DF8047B 		ldr	r7, [sp], #4
 271              		.cfi_restore 7
 272              		.cfi_def_cfa_offset 0
 273 013a 7047     		bx	lr
 274              	.L21:
 275              		.align	2
 276              	.L20:
 277 013c 00700040 		.word	1073770496
 278 0140 00000000 		.word	SystemCoreClock
 279 0144 83DE1B43 		.word	1125899907
 280              		.cfi_endproc
 281              	.LFE322:
 283              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 284              		.align	1
 285              		.global	HAL_PWREx_EnableBatteryCharging
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 290              	HAL_PWREx_EnableBatteryCharging:
 291              	.LFB323:
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT thru an internal resistor.
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection specifies the resistor impedance.
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 11


 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 292              		.loc 1 283 1
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 8
 295              		@ frame_needed = 1, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 297 0000 80B4     		push	{r7}
 298              		.cfi_def_cfa_offset 4
 299              		.cfi_offset 7, -4
 300 0002 83B0     		sub	sp, sp, #12
 301              		.cfi_def_cfa_offset 16
 302 0004 00AF     		add	r7, sp, #0
 303              		.cfi_def_cfa_register 7
 304 0006 7860     		str	r0, [r7, #4]
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 305              		.loc 1 287 3
 306 0008 094B     		ldr	r3, .L23
 307 000a DB68     		ldr	r3, [r3, #12]
 308 000c 23F40072 		bic	r2, r3, #512
 309 0010 0749     		ldr	r1, .L23
 310 0012 7B68     		ldr	r3, [r7, #4]
 311 0014 1343     		orrs	r3, r3, r2
 312 0016 CB60     		str	r3, [r1, #12]
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 313              		.loc 1 290 3
 314 0018 054B     		ldr	r3, .L23
 315 001a DB68     		ldr	r3, [r3, #12]
 316 001c 044A     		ldr	r2, .L23
 317 001e 43F48073 		orr	r3, r3, #256
 318 0022 D360     		str	r3, [r2, #12]
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 319              		.loc 1 291 1
 320 0024 00BF     		nop
 321 0026 0C37     		adds	r7, r7, #12
 322              		.cfi_def_cfa_offset 4
 323 0028 BD46     		mov	sp, r7
 324              		.cfi_def_cfa_register 13
 325              		@ sp needed
 326 002a 5DF8047B 		ldr	r7, [sp], #4
 327              		.cfi_restore 7
 328              		.cfi_def_cfa_offset 0
 329 002e 7047     		bx	lr
 330              	.L24:
 331              		.align	2
 332              	.L23:
 333 0030 00700040 		.word	1073770496
 334              		.cfi_endproc
 335              	.LFE323:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 12


 337              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 338              		.align	1
 339              		.global	HAL_PWREx_DisableBatteryCharging
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 344              	HAL_PWREx_DisableBatteryCharging:
 345              	.LFB324:
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 346              		.loc 1 299 1
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 1, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 351 0000 80B4     		push	{r7}
 352              		.cfi_def_cfa_offset 4
 353              		.cfi_offset 7, -4
 354 0002 00AF     		add	r7, sp, #0
 355              		.cfi_def_cfa_register 7
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 356              		.loc 1 300 3
 357 0004 054B     		ldr	r3, .L26
 358 0006 DB68     		ldr	r3, [r3, #12]
 359 0008 044A     		ldr	r2, .L26
 360 000a 23F48073 		bic	r3, r3, #256
 361 000e D360     		str	r3, [r2, #12]
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 362              		.loc 1 301 1
 363 0010 00BF     		nop
 364 0012 BD46     		mov	sp, r7
 365              		.cfi_def_cfa_register 13
 366              		@ sp needed
 367 0014 5DF8047B 		ldr	r7, [sp], #4
 368              		.cfi_restore 7
 369              		.cfi_def_cfa_offset 0
 370 0018 7047     		bx	lr
 371              	.L27:
 372 001a 00BF     		.align	2
 373              	.L26:
 374 001c 00700040 		.word	1073770496
 375              		.cfi_endproc
 376              	.LFE324:
 378              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 379              		.align	1
 380              		.global	HAL_PWREx_EnableVddUSB
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	HAL_PWREx_EnableVddUSB:
 386              	.LFB325:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 13


 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 387              		.loc 1 311 1
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 1, uses_anonymous_args = 0
 391              		@ link register save eliminated.
 392 0000 80B4     		push	{r7}
 393              		.cfi_def_cfa_offset 4
 394              		.cfi_offset 7, -4
 395 0002 00AF     		add	r7, sp, #0
 396              		.cfi_def_cfa_register 7
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 397              		.loc 1 312 3
 398 0004 054B     		ldr	r3, .L29
 399 0006 5B68     		ldr	r3, [r3, #4]
 400 0008 044A     		ldr	r2, .L29
 401 000a 43F48063 		orr	r3, r3, #1024
 402 000e 5360     		str	r3, [r2, #4]
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 403              		.loc 1 313 1
 404 0010 00BF     		nop
 405 0012 BD46     		mov	sp, r7
 406              		.cfi_def_cfa_register 13
 407              		@ sp needed
 408 0014 5DF8047B 		ldr	r7, [sp], #4
 409              		.cfi_restore 7
 410              		.cfi_def_cfa_offset 0
 411 0018 7047     		bx	lr
 412              	.L30:
 413 001a 00BF     		.align	2
 414              	.L29:
 415 001c 00700040 		.word	1073770496
 416              		.cfi_endproc
 417              	.LFE325:
 419              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 420              		.align	1
 421              		.global	HAL_PWREx_DisableVddUSB
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	HAL_PWREx_DisableVddUSB:
 427              	.LFB326:
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 14


 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 428              		.loc 1 321 1
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 1, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 433 0000 80B4     		push	{r7}
 434              		.cfi_def_cfa_offset 4
 435              		.cfi_offset 7, -4
 436 0002 00AF     		add	r7, sp, #0
 437              		.cfi_def_cfa_register 7
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 438              		.loc 1 322 3
 439 0004 054B     		ldr	r3, .L32
 440 0006 5B68     		ldr	r3, [r3, #4]
 441 0008 044A     		ldr	r2, .L32
 442 000a 23F48063 		bic	r3, r3, #1024
 443 000e 5360     		str	r3, [r2, #4]
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 444              		.loc 1 323 1
 445 0010 00BF     		nop
 446 0012 BD46     		mov	sp, r7
 447              		.cfi_def_cfa_register 13
 448              		@ sp needed
 449 0014 5DF8047B 		ldr	r7, [sp], #4
 450              		.cfi_restore 7
 451              		.cfi_def_cfa_offset 0
 452 0018 7047     		bx	lr
 453              	.L33:
 454 001a 00BF     		.align	2
 455              	.L32:
 456 001c 00700040 		.word	1073770496
 457              		.cfi_endproc
 458              	.LFE326:
 460              		.section	.text.HAL_PWREx_EnableVddIO2,"ax",%progbits
 461              		.align	1
 462              		.global	HAL_PWREx_EnableVddIO2
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 467              	HAL_PWREx_EnableVddIO2:
 468              	.LFB327:
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 469              		.loc 1 333 1
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 15


 473              		@ link register save eliminated.
 474 0000 80B4     		push	{r7}
 475              		.cfi_def_cfa_offset 4
 476              		.cfi_offset 7, -4
 477 0002 00AF     		add	r7, sp, #0
 478              		.cfi_def_cfa_register 7
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 479              		.loc 1 334 3
 480 0004 054B     		ldr	r3, .L35
 481 0006 5B68     		ldr	r3, [r3, #4]
 482 0008 044A     		ldr	r2, .L35
 483 000a 43F40073 		orr	r3, r3, #512
 484 000e 5360     		str	r3, [r2, #4]
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 485              		.loc 1 335 1
 486 0010 00BF     		nop
 487 0012 BD46     		mov	sp, r7
 488              		.cfi_def_cfa_register 13
 489              		@ sp needed
 490 0014 5DF8047B 		ldr	r7, [sp], #4
 491              		.cfi_restore 7
 492              		.cfi_def_cfa_offset 0
 493 0018 7047     		bx	lr
 494              	.L36:
 495 001a 00BF     		.align	2
 496              	.L35:
 497 001c 00700040 		.word	1073770496
 498              		.cfi_endproc
 499              	.LFE327:
 501              		.section	.text.HAL_PWREx_DisableVddIO2,"ax",%progbits
 502              		.align	1
 503              		.global	HAL_PWREx_DisableVddIO2
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 508              	HAL_PWREx_DisableVddIO2:
 509              	.LFB328:
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 510              		.loc 1 343 1
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 515 0000 80B4     		push	{r7}
 516              		.cfi_def_cfa_offset 4
 517              		.cfi_offset 7, -4
 518 0002 00AF     		add	r7, sp, #0
 519              		.cfi_def_cfa_register 7
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 520              		.loc 1 344 3
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 16


 521 0004 054B     		ldr	r3, .L38
 522 0006 5B68     		ldr	r3, [r3, #4]
 523 0008 044A     		ldr	r2, .L38
 524 000a 23F40073 		bic	r3, r3, #512
 525 000e 5360     		str	r3, [r2, #4]
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 526              		.loc 1 345 1
 527 0010 00BF     		nop
 528 0012 BD46     		mov	sp, r7
 529              		.cfi_def_cfa_register 13
 530              		@ sp needed
 531 0014 5DF8047B 		ldr	r7, [sp], #4
 532              		.cfi_restore 7
 533              		.cfi_def_cfa_offset 0
 534 0018 7047     		bx	lr
 535              	.L39:
 536 001a 00BF     		.align	2
 537              	.L38:
 538 001c 00700040 		.word	1073770496
 539              		.cfi_endproc
 540              	.LFE328:
 542              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 543              		.align	1
 544              		.global	HAL_PWREx_EnableInternalWakeUpLine
 545              		.syntax unified
 546              		.thumb
 547              		.thumb_func
 549              	HAL_PWREx_EnableInternalWakeUpLine:
 550              	.LFB329:
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 551              		.loc 1 354 1
 552              		.cfi_startproc
 553              		@ args = 0, pretend = 0, frame = 0
 554              		@ frame_needed = 1, uses_anonymous_args = 0
 555              		@ link register save eliminated.
 556 0000 80B4     		push	{r7}
 557              		.cfi_def_cfa_offset 4
 558              		.cfi_offset 7, -4
 559 0002 00AF     		add	r7, sp, #0
 560              		.cfi_def_cfa_register 7
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 561              		.loc 1 355 3
 562 0004 054B     		ldr	r3, .L41
 563 0006 9B68     		ldr	r3, [r3, #8]
 564 0008 044A     		ldr	r2, .L41
 565 000a 43F40043 		orr	r3, r3, #32768
 566 000e 9360     		str	r3, [r2, #8]
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 567              		.loc 1 356 1
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 17


 568 0010 00BF     		nop
 569 0012 BD46     		mov	sp, r7
 570              		.cfi_def_cfa_register 13
 571              		@ sp needed
 572 0014 5DF8047B 		ldr	r7, [sp], #4
 573              		.cfi_restore 7
 574              		.cfi_def_cfa_offset 0
 575 0018 7047     		bx	lr
 576              	.L42:
 577 001a 00BF     		.align	2
 578              	.L41:
 579 001c 00700040 		.word	1073770496
 580              		.cfi_endproc
 581              	.LFE329:
 583              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 584              		.align	1
 585              		.global	HAL_PWREx_DisableInternalWakeUpLine
 586              		.syntax unified
 587              		.thumb
 588              		.thumb_func
 590              	HAL_PWREx_DisableInternalWakeUpLine:
 591              	.LFB330:
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 592              		.loc 1 364 1
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 1, uses_anonymous_args = 0
 596              		@ link register save eliminated.
 597 0000 80B4     		push	{r7}
 598              		.cfi_def_cfa_offset 4
 599              		.cfi_offset 7, -4
 600 0002 00AF     		add	r7, sp, #0
 601              		.cfi_def_cfa_register 7
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 602              		.loc 1 365 3
 603 0004 054B     		ldr	r3, .L44
 604 0006 9B68     		ldr	r3, [r3, #8]
 605 0008 044A     		ldr	r2, .L44
 606 000a 23F40043 		bic	r3, r3, #32768
 607 000e 9360     		str	r3, [r2, #8]
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 608              		.loc 1 366 1
 609 0010 00BF     		nop
 610 0012 BD46     		mov	sp, r7
 611              		.cfi_def_cfa_register 13
 612              		@ sp needed
 613 0014 5DF8047B 		ldr	r7, [sp], #4
 614              		.cfi_restore 7
 615              		.cfi_def_cfa_offset 0
 616 0018 7047     		bx	lr
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 18


 617              	.L45:
 618 001a 00BF     		.align	2
 619              	.L44:
 620 001c 00700040 		.word	1073770496
 621              		.cfi_endproc
 622              	.LFE330:
 624              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 625              		.align	1
 626              		.global	HAL_PWREx_EnableGPIOPullUp
 627              		.syntax unified
 628              		.thumb
 629              		.thumb_func
 631              	HAL_PWREx_EnableGPIOPullUp:
 632              	.LFB331:
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 633              		.loc 1 392 1
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 16
 636              		@ frame_needed = 1, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 638 0000 80B4     		push	{r7}
 639              		.cfi_def_cfa_offset 4
 640              		.cfi_offset 7, -4
 641 0002 85B0     		sub	sp, sp, #20
 642              		.cfi_def_cfa_offset 24
 643 0004 00AF     		add	r7, sp, #0
 644              		.cfi_def_cfa_register 7
 645 0006 7860     		str	r0, [r7, #4]
 646 0008 3960     		str	r1, [r7]
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 647              		.loc 1 393 21
 648 000a 0023     		movs	r3, #0
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 19


 649 000c FB73     		strb	r3, [r7, #15]
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 650              		.loc 1 398 3
 651 000e 7B68     		ldr	r3, [r7, #4]
 652 0010 082B     		cmp	r3, #8
 653 0012 00F29F80 		bhi	.L47
 654 0016 01A2     		adr	r2, .L49
 655 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 656              		.p2align 2
 657              	.L49:
 658 001c 41000000 		.word	.L57+1
 659 0020 65000000 		.word	.L56+1
 660 0024 85000000 		.word	.L55+1
 661 0028 A1000000 		.word	.L54+1
 662 002c BD000000 		.word	.L53+1
 663 0030 D9000000 		.word	.L52+1
 664 0034 F5000000 		.word	.L51+1
 665 0038 11010000 		.word	.L50+1
 666 003c 31010000 		.word	.L48+1
 667              		.p2align 1
 668              	.L57:
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 669              		.loc 1 401 8
 670 0040 494B     		ldr	r3, .L60
 671 0042 1A6A     		ldr	r2, [r3, #32]
 672 0044 3B68     		ldr	r3, [r7]
 673 0046 23F48043 		bic	r3, r3, #16384
 674 004a 4749     		ldr	r1, .L60
 675 004c 1343     		orrs	r3, r3, r2
 676 004e 0B62     		str	r3, [r1, #32]
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 677              		.loc 1 402 8
 678 0050 454B     		ldr	r3, .L60
 679 0052 5A6A     		ldr	r2, [r3, #36]
 680 0054 3B68     		ldr	r3, [r7]
 681 0056 23F42043 		bic	r3, r3, #40960
 682 005a DB43     		mvns	r3, r3
 683 005c 4249     		ldr	r1, .L60
 684 005e 1340     		ands	r3, r3, r2
 685 0060 4B62     		str	r3, [r1, #36]
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 686              		.loc 1 403 8
 687 0062 7AE0     		b	.L58
 688              	.L56:
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 689              		.loc 1 405 8
 690 0064 404B     		ldr	r3, .L60
 691 0066 9A6A     		ldr	r2, [r3, #40]
 692 0068 3F49     		ldr	r1, .L60
 693 006a 3B68     		ldr	r3, [r7]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 20


 694 006c 1343     		orrs	r3, r3, r2
 695 006e 8B62     		str	r3, [r1, #40]
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 696              		.loc 1 406 8
 697 0070 3D4B     		ldr	r3, .L60
 698 0072 DA6A     		ldr	r2, [r3, #44]
 699 0074 3B68     		ldr	r3, [r7]
 700 0076 23F01003 		bic	r3, r3, #16
 701 007a DB43     		mvns	r3, r3
 702 007c 3A49     		ldr	r1, .L60
 703 007e 1340     		ands	r3, r3, r2
 704 0080 CB62     		str	r3, [r1, #44]
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 705              		.loc 1 407 8
 706 0082 6AE0     		b	.L58
 707              	.L55:
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 708              		.loc 1 409 8
 709 0084 384B     		ldr	r3, .L60
 710 0086 1A6B     		ldr	r2, [r3, #48]
 711 0088 3749     		ldr	r1, .L60
 712 008a 3B68     		ldr	r3, [r7]
 713 008c 1343     		orrs	r3, r3, r2
 714 008e 0B63     		str	r3, [r1, #48]
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 715              		.loc 1 410 8
 716 0090 354B     		ldr	r3, .L60
 717 0092 5A6B     		ldr	r2, [r3, #52]
 718 0094 3B68     		ldr	r3, [r7]
 719 0096 DB43     		mvns	r3, r3
 720 0098 3349     		ldr	r1, .L60
 721 009a 1340     		ands	r3, r3, r2
 722 009c 4B63     		str	r3, [r1, #52]
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 723              		.loc 1 411 8
 724 009e 5CE0     		b	.L58
 725              	.L54:
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 726              		.loc 1 414 8
 727 00a0 314B     		ldr	r3, .L60
 728 00a2 9A6B     		ldr	r2, [r3, #56]
 729 00a4 3049     		ldr	r1, .L60
 730 00a6 3B68     		ldr	r3, [r7]
 731 00a8 1343     		orrs	r3, r3, r2
 732 00aa 8B63     		str	r3, [r1, #56]
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 733              		.loc 1 415 8
 734 00ac 2E4B     		ldr	r3, .L60
 735 00ae DA6B     		ldr	r2, [r3, #60]
 736 00b0 3B68     		ldr	r3, [r7]
 737 00b2 DB43     		mvns	r3, r3
 738 00b4 2C49     		ldr	r1, .L60
 739 00b6 1340     		ands	r3, r3, r2
 740 00b8 CB63     		str	r3, [r1, #60]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 21


 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 741              		.loc 1 416 8
 742 00ba 4EE0     		b	.L58
 743              	.L53:
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 744              		.loc 1 420 8
 745 00bc 2A4B     		ldr	r3, .L60
 746 00be 1A6C     		ldr	r2, [r3, #64]
 747 00c0 2949     		ldr	r1, .L60
 748 00c2 3B68     		ldr	r3, [r7]
 749 00c4 1343     		orrs	r3, r3, r2
 750 00c6 0B64     		str	r3, [r1, #64]
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 751              		.loc 1 421 8
 752 00c8 274B     		ldr	r3, .L60
 753 00ca 5A6C     		ldr	r2, [r3, #68]
 754 00cc 3B68     		ldr	r3, [r7]
 755 00ce DB43     		mvns	r3, r3
 756 00d0 2549     		ldr	r1, .L60
 757 00d2 1340     		ands	r3, r3, r2
 758 00d4 4B64     		str	r3, [r1, #68]
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 759              		.loc 1 422 8
 760 00d6 40E0     		b	.L58
 761              	.L52:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 762              		.loc 1 426 8
 763 00d8 234B     		ldr	r3, .L60
 764 00da 9A6C     		ldr	r2, [r3, #72]
 765 00dc 2249     		ldr	r1, .L60
 766 00de 3B68     		ldr	r3, [r7]
 767 00e0 1343     		orrs	r3, r3, r2
 768 00e2 8B64     		str	r3, [r1, #72]
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 769              		.loc 1 427 8
 770 00e4 204B     		ldr	r3, .L60
 771 00e6 DA6C     		ldr	r2, [r3, #76]
 772 00e8 3B68     		ldr	r3, [r7]
 773 00ea DB43     		mvns	r3, r3
 774 00ec 1E49     		ldr	r1, .L60
 775 00ee 1340     		ands	r3, r3, r2
 776 00f0 CB64     		str	r3, [r1, #76]
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 777              		.loc 1 428 8
 778 00f2 32E0     		b	.L58
 779              	.L51:
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 780              		.loc 1 432 8
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 22


 781 00f4 1C4B     		ldr	r3, .L60
 782 00f6 1A6D     		ldr	r2, [r3, #80]
 783 00f8 1B49     		ldr	r1, .L60
 784 00fa 3B68     		ldr	r3, [r7]
 785 00fc 1343     		orrs	r3, r3, r2
 786 00fe 0B65     		str	r3, [r1, #80]
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 787              		.loc 1 433 8
 788 0100 194B     		ldr	r3, .L60
 789 0102 5A6D     		ldr	r2, [r3, #84]
 790 0104 3B68     		ldr	r3, [r7]
 791 0106 DB43     		mvns	r3, r3
 792 0108 1749     		ldr	r1, .L60
 793 010a 1340     		ands	r3, r3, r2
 794 010c 4B65     		str	r3, [r1, #84]
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 795              		.loc 1 434 8
 796 010e 24E0     		b	.L58
 797              	.L50:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 798              		.loc 1 437 8
 799 0110 154B     		ldr	r3, .L60
 800 0112 9A6D     		ldr	r2, [r3, #88]
 801 0114 3B68     		ldr	r3, [r7]
 802 0116 9BB2     		uxth	r3, r3
 803 0118 1349     		ldr	r1, .L60
 804 011a 1343     		orrs	r3, r3, r2
 805 011c 8B65     		str	r3, [r1, #88]
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 806              		.loc 1 441 8
 807 011e 124B     		ldr	r3, .L60
 808 0120 DA6D     		ldr	r2, [r3, #92]
 809 0122 3B68     		ldr	r3, [r7]
 810 0124 9BB2     		uxth	r3, r3
 811 0126 DB43     		mvns	r3, r3
 812 0128 0F49     		ldr	r1, .L60
 813 012a 1340     		ands	r3, r3, r2
 814 012c CB65     		str	r3, [r1, #92]
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 815              		.loc 1 443 8
 816 012e 14E0     		b	.L58
 817              	.L48:
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 818              		.loc 1 446 8
 819 0130 0D4B     		ldr	r3, .L60
 820 0132 1A6E     		ldr	r2, [r3, #96]
 821 0134 3B68     		ldr	r3, [r7]
 822 0136 C3F30B03 		ubfx	r3, r3, #0, #12
 823 013a 0B49     		ldr	r1, .L60
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 23


 824 013c 1343     		orrs	r3, r3, r2
 825 013e 0B66     		str	r3, [r1, #96]
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 826              		.loc 1 447 8
 827 0140 094B     		ldr	r3, .L60
 828 0142 5A6E     		ldr	r2, [r3, #100]
 829 0144 3B68     		ldr	r3, [r7]
 830 0146 C3F30B03 		ubfx	r3, r3, #0, #12
 831 014a DB43     		mvns	r3, r3
 832 014c 0649     		ldr	r1, .L60
 833 014e 1340     		ands	r3, r3, r2
 834 0150 4B66     		str	r3, [r1, #100]
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 835              		.loc 1 448 8
 836 0152 02E0     		b	.L58
 837              	.L47:
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 838              		.loc 1 451 14
 839 0154 0123     		movs	r3, #1
 840 0156 FB73     		strb	r3, [r7, #15]
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 841              		.loc 1 452 7
 842 0158 00BF     		nop
 843              	.L58:
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 844              		.loc 1 455 10
 845 015a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 846              		.loc 1 456 1
 847 015c 1846     		mov	r0, r3
 848 015e 1437     		adds	r7, r7, #20
 849              		.cfi_def_cfa_offset 4
 850 0160 BD46     		mov	sp, r7
 851              		.cfi_def_cfa_register 13
 852              		@ sp needed
 853 0162 5DF8047B 		ldr	r7, [sp], #4
 854              		.cfi_restore 7
 855              		.cfi_def_cfa_offset 0
 856 0166 7047     		bx	lr
 857              	.L61:
 858              		.align	2
 859              	.L60:
 860 0168 00700040 		.word	1073770496
 861              		.cfi_endproc
 862              	.LFE331:
 864              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 865              		.align	1
 866              		.global	HAL_PWREx_DisableGPIOPullUp
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	HAL_PWREx_DisableGPIOPullUp:
 872              	.LFB332:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 24


 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 873              		.loc 1 475 1
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 16
 876              		@ frame_needed = 1, uses_anonymous_args = 0
 877              		@ link register save eliminated.
 878 0000 80B4     		push	{r7}
 879              		.cfi_def_cfa_offset 4
 880              		.cfi_offset 7, -4
 881 0002 85B0     		sub	sp, sp, #20
 882              		.cfi_def_cfa_offset 24
 883 0004 00AF     		add	r7, sp, #0
 884              		.cfi_def_cfa_register 7
 885 0006 7860     		str	r0, [r7, #4]
 886 0008 3960     		str	r1, [r7]
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 887              		.loc 1 476 21
 888 000a 0023     		movs	r3, #0
 889 000c FB73     		strb	r3, [r7, #15]
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 890              		.loc 1 481 3
 891 000e 7B68     		ldr	r3, [r7, #4]
 892 0010 082B     		cmp	r3, #8
 893 0012 62D8     		bhi	.L63
 894 0014 01A2     		adr	r2, .L65
 895 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 896 001a 00BF     		.p2align 2
 897              	.L65:
 898 001c 41000000 		.word	.L73+1
 899 0020 55000000 		.word	.L72+1
 900 0024 65000000 		.word	.L71+1
 901 0028 75000000 		.word	.L70+1
 902 002c 85000000 		.word	.L69+1
 903 0030 95000000 		.word	.L68+1
 904 0034 A5000000 		.word	.L67+1
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 25


 905 0038 B5000000 		.word	.L66+1
 906 003c C7000000 		.word	.L64+1
 907              		.p2align 1
 908              	.L73:
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 909              		.loc 1 484 8
 910 0040 2B4B     		ldr	r3, .L76
 911 0042 1A6A     		ldr	r2, [r3, #32]
 912 0044 3B68     		ldr	r3, [r7]
 913 0046 23F48043 		bic	r3, r3, #16384
 914 004a DB43     		mvns	r3, r3
 915 004c 2849     		ldr	r1, .L76
 916 004e 1340     		ands	r3, r3, r2
 917 0050 0B62     		str	r3, [r1, #32]
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 918              		.loc 1 485 8
 919 0052 45E0     		b	.L74
 920              	.L72:
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 921              		.loc 1 487 8
 922 0054 264B     		ldr	r3, .L76
 923 0056 9A6A     		ldr	r2, [r3, #40]
 924 0058 3B68     		ldr	r3, [r7]
 925 005a DB43     		mvns	r3, r3
 926 005c 2449     		ldr	r1, .L76
 927 005e 1340     		ands	r3, r3, r2
 928 0060 8B62     		str	r3, [r1, #40]
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 929              		.loc 1 488 8
 930 0062 3DE0     		b	.L74
 931              	.L71:
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 932              		.loc 1 490 8
 933 0064 224B     		ldr	r3, .L76
 934 0066 1A6B     		ldr	r2, [r3, #48]
 935 0068 3B68     		ldr	r3, [r7]
 936 006a DB43     		mvns	r3, r3
 937 006c 2049     		ldr	r1, .L76
 938 006e 1340     		ands	r3, r3, r2
 939 0070 0B63     		str	r3, [r1, #48]
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 940              		.loc 1 491 8
 941 0072 35E0     		b	.L74
 942              	.L70:
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 943              		.loc 1 494 8
 944 0074 1E4B     		ldr	r3, .L76
 945 0076 9A6B     		ldr	r2, [r3, #56]
 946 0078 3B68     		ldr	r3, [r7]
 947 007a DB43     		mvns	r3, r3
 948 007c 1C49     		ldr	r1, .L76
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 26


 949 007e 1340     		ands	r3, r3, r2
 950 0080 8B63     		str	r3, [r1, #56]
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 951              		.loc 1 495 8
 952 0082 2DE0     		b	.L74
 953              	.L69:
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 954              		.loc 1 499 8
 955 0084 1A4B     		ldr	r3, .L76
 956 0086 1A6C     		ldr	r2, [r3, #64]
 957 0088 3B68     		ldr	r3, [r7]
 958 008a DB43     		mvns	r3, r3
 959 008c 1849     		ldr	r1, .L76
 960 008e 1340     		ands	r3, r3, r2
 961 0090 0B64     		str	r3, [r1, #64]
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 962              		.loc 1 500 8
 963 0092 25E0     		b	.L74
 964              	.L68:
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 965              		.loc 1 504 8
 966 0094 164B     		ldr	r3, .L76
 967 0096 9A6C     		ldr	r2, [r3, #72]
 968 0098 3B68     		ldr	r3, [r7]
 969 009a DB43     		mvns	r3, r3
 970 009c 1449     		ldr	r1, .L76
 971 009e 1340     		ands	r3, r3, r2
 972 00a0 8B64     		str	r3, [r1, #72]
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 973              		.loc 1 505 8
 974 00a2 1DE0     		b	.L74
 975              	.L67:
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 976              		.loc 1 509 8
 977 00a4 124B     		ldr	r3, .L76
 978 00a6 1A6D     		ldr	r2, [r3, #80]
 979 00a8 3B68     		ldr	r3, [r7]
 980 00aa DB43     		mvns	r3, r3
 981 00ac 1049     		ldr	r1, .L76
 982 00ae 1340     		ands	r3, r3, r2
 983 00b0 0B65     		str	r3, [r1, #80]
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 984              		.loc 1 510 8
 985 00b2 15E0     		b	.L74
 986              	.L66:
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 27


 987              		.loc 1 513 8
 988 00b4 0E4B     		ldr	r3, .L76
 989 00b6 9A6D     		ldr	r2, [r3, #88]
 990 00b8 3B68     		ldr	r3, [r7]
 991 00ba 9BB2     		uxth	r3, r3
 992 00bc DB43     		mvns	r3, r3
 993 00be 0C49     		ldr	r1, .L76
 994 00c0 1340     		ands	r3, r3, r2
 995 00c2 8B65     		str	r3, [r1, #88]
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 996              		.loc 1 514 8
 997 00c4 0CE0     		b	.L74
 998              	.L64:
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 999              		.loc 1 517 8
 1000 00c6 0A4B     		ldr	r3, .L76
 1001 00c8 1A6E     		ldr	r2, [r3, #96]
 1002 00ca 3B68     		ldr	r3, [r7]
 1003 00cc C3F30B03 		ubfx	r3, r3, #0, #12
 1004 00d0 DB43     		mvns	r3, r3
 1005 00d2 0749     		ldr	r1, .L76
 1006 00d4 1340     		ands	r3, r3, r2
 1007 00d6 0B66     		str	r3, [r1, #96]
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1008              		.loc 1 518 8
 1009 00d8 02E0     		b	.L74
 1010              	.L63:
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 1011              		.loc 1 521 15
 1012 00da 0123     		movs	r3, #1
 1013 00dc FB73     		strb	r3, [r7, #15]
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1014              		.loc 1 522 8
 1015 00de 00BF     		nop
 1016              	.L74:
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1017              		.loc 1 525 10
 1018 00e0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1019              		.loc 1 526 1
 1020 00e2 1846     		mov	r0, r3
 1021 00e4 1437     		adds	r7, r7, #20
 1022              		.cfi_def_cfa_offset 4
 1023 00e6 BD46     		mov	sp, r7
 1024              		.cfi_def_cfa_register 13
 1025              		@ sp needed
 1026 00e8 5DF8047B 		ldr	r7, [sp], #4
 1027              		.cfi_restore 7
 1028              		.cfi_def_cfa_offset 0
 1029 00ec 7047     		bx	lr
 1030              	.L77:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 28


 1031 00ee 00BF     		.align	2
 1032              	.L76:
 1033 00f0 00700040 		.word	1073770496
 1034              		.cfi_endproc
 1035              	.LFE332:
 1037              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 1038              		.align	1
 1039              		.global	HAL_PWREx_EnableGPIOPullDown
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1044              	HAL_PWREx_EnableGPIOPullDown:
 1045              	.LFB333:
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1046              		.loc 1 552 1
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 16
 1049              		@ frame_needed = 1, uses_anonymous_args = 0
 1050              		@ link register save eliminated.
 1051 0000 80B4     		push	{r7}
 1052              		.cfi_def_cfa_offset 4
 1053              		.cfi_offset 7, -4
 1054 0002 85B0     		sub	sp, sp, #20
 1055              		.cfi_def_cfa_offset 24
 1056 0004 00AF     		add	r7, sp, #0
 1057              		.cfi_def_cfa_register 7
 1058 0006 7860     		str	r0, [r7, #4]
 1059 0008 3960     		str	r1, [r7]
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1060              		.loc 1 553 21
 1061 000a 0023     		movs	r3, #0
 1062 000c FB73     		strb	r3, [r7, #15]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 29


 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1063              		.loc 1 558 3
 1064 000e 7B68     		ldr	r3, [r7, #4]
 1065 0010 082B     		cmp	r3, #8
 1066 0012 00F29F80 		bhi	.L79
 1067 0016 01A2     		adr	r2, .L81
 1068 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1069              		.p2align 2
 1070              	.L81:
 1071 001c 41000000 		.word	.L89+1
 1072 0020 65000000 		.word	.L88+1
 1073 0024 85000000 		.word	.L87+1
 1074 0028 A1000000 		.word	.L86+1
 1075 002c BD000000 		.word	.L85+1
 1076 0030 D9000000 		.word	.L84+1
 1077 0034 F5000000 		.word	.L83+1
 1078 0038 11010000 		.word	.L82+1
 1079 003c 31010000 		.word	.L80+1
 1080              		.p2align 1
 1081              	.L89:
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1082              		.loc 1 561 8
 1083 0040 494B     		ldr	r3, .L92
 1084 0042 5A6A     		ldr	r2, [r3, #36]
 1085 0044 3B68     		ldr	r3, [r7]
 1086 0046 23F42043 		bic	r3, r3, #40960
 1087 004a 4749     		ldr	r1, .L92
 1088 004c 1343     		orrs	r3, r3, r2
 1089 004e 4B62     		str	r3, [r1, #36]
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 1090              		.loc 1 562 8
 1091 0050 454B     		ldr	r3, .L92
 1092 0052 1A6A     		ldr	r2, [r3, #32]
 1093 0054 3B68     		ldr	r3, [r7]
 1094 0056 23F48043 		bic	r3, r3, #16384
 1095 005a DB43     		mvns	r3, r3
 1096 005c 4249     		ldr	r1, .L92
 1097 005e 1340     		ands	r3, r3, r2
 1098 0060 0B62     		str	r3, [r1, #32]
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1099              		.loc 1 563 8
 1100 0062 7AE0     		b	.L90
 1101              	.L88:
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1102              		.loc 1 565 8
 1103 0064 404B     		ldr	r3, .L92
 1104 0066 DA6A     		ldr	r2, [r3, #44]
 1105 0068 3B68     		ldr	r3, [r7]
 1106 006a 23F01003 		bic	r3, r3, #16
 1107 006e 3E49     		ldr	r1, .L92
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 30


 1108 0070 1343     		orrs	r3, r3, r2
 1109 0072 CB62     		str	r3, [r1, #44]
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 1110              		.loc 1 566 8
 1111 0074 3C4B     		ldr	r3, .L92
 1112 0076 9A6A     		ldr	r2, [r3, #40]
 1113 0078 3B68     		ldr	r3, [r7]
 1114 007a DB43     		mvns	r3, r3
 1115 007c 3A49     		ldr	r1, .L92
 1116 007e 1340     		ands	r3, r3, r2
 1117 0080 8B62     		str	r3, [r1, #40]
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1118              		.loc 1 567 8
 1119 0082 6AE0     		b	.L90
 1120              	.L87:
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 1121              		.loc 1 569 8
 1122 0084 384B     		ldr	r3, .L92
 1123 0086 5A6B     		ldr	r2, [r3, #52]
 1124 0088 3749     		ldr	r1, .L92
 1125 008a 3B68     		ldr	r3, [r7]
 1126 008c 1343     		orrs	r3, r3, r2
 1127 008e 4B63     		str	r3, [r1, #52]
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 1128              		.loc 1 570 8
 1129 0090 354B     		ldr	r3, .L92
 1130 0092 1A6B     		ldr	r2, [r3, #48]
 1131 0094 3B68     		ldr	r3, [r7]
 1132 0096 DB43     		mvns	r3, r3
 1133 0098 3349     		ldr	r1, .L92
 1134 009a 1340     		ands	r3, r3, r2
 1135 009c 0B63     		str	r3, [r1, #48]
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1136              		.loc 1 571 8
 1137 009e 5CE0     		b	.L90
 1138              	.L86:
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
 1139              		.loc 1 574 8
 1140 00a0 314B     		ldr	r3, .L92
 1141 00a2 DA6B     		ldr	r2, [r3, #60]
 1142 00a4 3049     		ldr	r1, .L92
 1143 00a6 3B68     		ldr	r3, [r7]
 1144 00a8 1343     		orrs	r3, r3, r2
 1145 00aa CB63     		str	r3, [r1, #60]
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 1146              		.loc 1 575 8
 1147 00ac 2E4B     		ldr	r3, .L92
 1148 00ae 9A6B     		ldr	r2, [r3, #56]
 1149 00b0 3B68     		ldr	r3, [r7]
 1150 00b2 DB43     		mvns	r3, r3
 1151 00b4 2C49     		ldr	r1, .L92
 1152 00b6 1340     		ands	r3, r3, r2
 1153 00b8 8B63     		str	r3, [r1, #56]
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 31


 1154              		.loc 1 576 8
 1155 00ba 4EE0     		b	.L90
 1156              	.L85:
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 1157              		.loc 1 580 8
 1158 00bc 2A4B     		ldr	r3, .L92
 1159 00be 5A6C     		ldr	r2, [r3, #68]
 1160 00c0 2949     		ldr	r1, .L92
 1161 00c2 3B68     		ldr	r3, [r7]
 1162 00c4 1343     		orrs	r3, r3, r2
 1163 00c6 4B64     		str	r3, [r1, #68]
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 1164              		.loc 1 581 8
 1165 00c8 274B     		ldr	r3, .L92
 1166 00ca 1A6C     		ldr	r2, [r3, #64]
 1167 00cc 3B68     		ldr	r3, [r7]
 1168 00ce DB43     		mvns	r3, r3
 1169 00d0 2549     		ldr	r1, .L92
 1170 00d2 1340     		ands	r3, r3, r2
 1171 00d4 0B64     		str	r3, [r1, #64]
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1172              		.loc 1 582 8
 1173 00d6 40E0     		b	.L90
 1174              	.L84:
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 1175              		.loc 1 586 8
 1176 00d8 234B     		ldr	r3, .L92
 1177 00da DA6C     		ldr	r2, [r3, #76]
 1178 00dc 2249     		ldr	r1, .L92
 1179 00de 3B68     		ldr	r3, [r7]
 1180 00e0 1343     		orrs	r3, r3, r2
 1181 00e2 CB64     		str	r3, [r1, #76]
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 1182              		.loc 1 587 8
 1183 00e4 204B     		ldr	r3, .L92
 1184 00e6 9A6C     		ldr	r2, [r3, #72]
 1185 00e8 3B68     		ldr	r3, [r7]
 1186 00ea DB43     		mvns	r3, r3
 1187 00ec 1E49     		ldr	r1, .L92
 1188 00ee 1340     		ands	r3, r3, r2
 1189 00f0 8B64     		str	r3, [r1, #72]
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1190              		.loc 1 588 8
 1191 00f2 32E0     		b	.L90
 1192              	.L83:
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 1193              		.loc 1 592 8
 1194 00f4 1C4B     		ldr	r3, .L92
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 32


 1195 00f6 5A6D     		ldr	r2, [r3, #84]
 1196 00f8 1B49     		ldr	r1, .L92
 1197 00fa 3B68     		ldr	r3, [r7]
 1198 00fc 1343     		orrs	r3, r3, r2
 1199 00fe 4B65     		str	r3, [r1, #84]
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 1200              		.loc 1 593 8
 1201 0100 194B     		ldr	r3, .L92
 1202 0102 1A6D     		ldr	r2, [r3, #80]
 1203 0104 3B68     		ldr	r3, [r7]
 1204 0106 DB43     		mvns	r3, r3
 1205 0108 1749     		ldr	r1, .L92
 1206 010a 1340     		ands	r3, r3, r2
 1207 010c 0B65     		str	r3, [r1, #80]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1208              		.loc 1 594 8
 1209 010e 24E0     		b	.L90
 1210              	.L82:
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1211              		.loc 1 600 8
 1212 0110 154B     		ldr	r3, .L92
 1213 0112 DA6D     		ldr	r2, [r3, #92]
 1214 0114 3B68     		ldr	r3, [r7]
 1215 0116 9BB2     		uxth	r3, r3
 1216 0118 1349     		ldr	r1, .L92
 1217 011a 1343     		orrs	r3, r3, r2
 1218 011c CB65     		str	r3, [r1, #92]
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1219              		.loc 1 602 8
 1220 011e 124B     		ldr	r3, .L92
 1221 0120 9A6D     		ldr	r2, [r3, #88]
 1222 0122 3B68     		ldr	r3, [r7]
 1223 0124 9BB2     		uxth	r3, r3
 1224 0126 DB43     		mvns	r3, r3
 1225 0128 0F49     		ldr	r1, .L92
 1226 012a 1340     		ands	r3, r3, r2
 1227 012c 8B65     		str	r3, [r1, #88]
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1228              		.loc 1 603 8
 1229 012e 14E0     		b	.L90
 1230              	.L80:
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1231              		.loc 1 606 8
 1232 0130 0D4B     		ldr	r3, .L92
 1233 0132 5A6E     		ldr	r2, [r3, #100]
 1234 0134 3B68     		ldr	r3, [r7]
 1235 0136 C3F30B03 		ubfx	r3, r3, #0, #12
 1236 013a 0B49     		ldr	r1, .L92
 1237 013c 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 33


 1238 013e 4B66     		str	r3, [r1, #100]
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1239              		.loc 1 607 8
 1240 0140 094B     		ldr	r3, .L92
 1241 0142 1A6E     		ldr	r2, [r3, #96]
 1242 0144 3B68     		ldr	r3, [r7]
 1243 0146 C3F30B03 		ubfx	r3, r3, #0, #12
 1244 014a DB43     		mvns	r3, r3
 1245 014c 0649     		ldr	r1, .L92
 1246 014e 1340     		ands	r3, r3, r2
 1247 0150 0B66     		str	r3, [r1, #96]
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1248              		.loc 1 608 8
 1249 0152 02E0     		b	.L90
 1250              	.L79:
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1251              		.loc 1 611 14
 1252 0154 0123     		movs	r3, #1
 1253 0156 FB73     		strb	r3, [r7, #15]
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1254              		.loc 1 612 7
 1255 0158 00BF     		nop
 1256              	.L90:
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1257              		.loc 1 615 10
 1258 015a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1259              		.loc 1 616 1
 1260 015c 1846     		mov	r0, r3
 1261 015e 1437     		adds	r7, r7, #20
 1262              		.cfi_def_cfa_offset 4
 1263 0160 BD46     		mov	sp, r7
 1264              		.cfi_def_cfa_register 13
 1265              		@ sp needed
 1266 0162 5DF8047B 		ldr	r7, [sp], #4
 1267              		.cfi_restore 7
 1268              		.cfi_def_cfa_offset 0
 1269 0166 7047     		bx	lr
 1270              	.L93:
 1271              		.align	2
 1272              	.L92:
 1273 0168 00700040 		.word	1073770496
 1274              		.cfi_endproc
 1275              	.LFE333:
 1277              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1278              		.align	1
 1279              		.global	HAL_PWREx_DisableGPIOPullDown
 1280              		.syntax unified
 1281              		.thumb
 1282              		.thumb_func
 1284              	HAL_PWREx_DisableGPIOPullDown:
 1285              	.LFB334:
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 34


 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1286              		.loc 1 635 1
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 16
 1289              		@ frame_needed = 1, uses_anonymous_args = 0
 1290              		@ link register save eliminated.
 1291 0000 80B4     		push	{r7}
 1292              		.cfi_def_cfa_offset 4
 1293              		.cfi_offset 7, -4
 1294 0002 85B0     		sub	sp, sp, #20
 1295              		.cfi_def_cfa_offset 24
 1296 0004 00AF     		add	r7, sp, #0
 1297              		.cfi_def_cfa_register 7
 1298 0006 7860     		str	r0, [r7, #4]
 1299 0008 3960     		str	r1, [r7]
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1300              		.loc 1 636 21
 1301 000a 0023     		movs	r3, #0
 1302 000c FB73     		strb	r3, [r7, #15]
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1303              		.loc 1 641 3
 1304 000e 7B68     		ldr	r3, [r7, #4]
 1305 0010 082B     		cmp	r3, #8
 1306 0012 64D8     		bhi	.L95
 1307 0014 01A2     		adr	r2, .L97
 1308 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1309 001a 00BF     		.p2align 2
 1310              	.L97:
 1311 001c 41000000 		.word	.L105+1
 1312 0020 55000000 		.word	.L104+1
 1313 0024 69000000 		.word	.L103+1
 1314 0028 79000000 		.word	.L102+1
 1315 002c 89000000 		.word	.L101+1
 1316 0030 99000000 		.word	.L100+1
 1317 0034 A9000000 		.word	.L99+1
 1318 0038 B9000000 		.word	.L98+1
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 35


 1319 003c CB000000 		.word	.L96+1
 1320              		.p2align 1
 1321              	.L105:
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1322              		.loc 1 644 8
 1323 0040 2C4B     		ldr	r3, .L108
 1324 0042 5A6A     		ldr	r2, [r3, #36]
 1325 0044 3B68     		ldr	r3, [r7]
 1326 0046 23F42043 		bic	r3, r3, #40960
 1327 004a DB43     		mvns	r3, r3
 1328 004c 2949     		ldr	r1, .L108
 1329 004e 1340     		ands	r3, r3, r2
 1330 0050 4B62     		str	r3, [r1, #36]
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1331              		.loc 1 645 8
 1332 0052 47E0     		b	.L106
 1333              	.L104:
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1334              		.loc 1 647 8
 1335 0054 274B     		ldr	r3, .L108
 1336 0056 DA6A     		ldr	r2, [r3, #44]
 1337 0058 3B68     		ldr	r3, [r7]
 1338 005a 23F01003 		bic	r3, r3, #16
 1339 005e DB43     		mvns	r3, r3
 1340 0060 2449     		ldr	r1, .L108
 1341 0062 1340     		ands	r3, r3, r2
 1342 0064 CB62     		str	r3, [r1, #44]
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1343              		.loc 1 648 8
 1344 0066 3DE0     		b	.L106
 1345              	.L103:
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 1346              		.loc 1 650 8
 1347 0068 224B     		ldr	r3, .L108
 1348 006a 5A6B     		ldr	r2, [r3, #52]
 1349 006c 3B68     		ldr	r3, [r7]
 1350 006e DB43     		mvns	r3, r3
 1351 0070 2049     		ldr	r1, .L108
 1352 0072 1340     		ands	r3, r3, r2
 1353 0074 4B63     		str	r3, [r1, #52]
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1354              		.loc 1 651 8
 1355 0076 35E0     		b	.L106
 1356              	.L102:
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 1357              		.loc 1 654 8
 1358 0078 1E4B     		ldr	r3, .L108
 1359 007a DA6B     		ldr	r2, [r3, #60]
 1360 007c 3B68     		ldr	r3, [r7]
 1361 007e DB43     		mvns	r3, r3
 1362 0080 1C49     		ldr	r1, .L108
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 36


 1363 0082 1340     		ands	r3, r3, r2
 1364 0084 CB63     		str	r3, [r1, #60]
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1365              		.loc 1 655 8
 1366 0086 2DE0     		b	.L106
 1367              	.L101:
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 1368              		.loc 1 659 8
 1369 0088 1A4B     		ldr	r3, .L108
 1370 008a 5A6C     		ldr	r2, [r3, #68]
 1371 008c 3B68     		ldr	r3, [r7]
 1372 008e DB43     		mvns	r3, r3
 1373 0090 1849     		ldr	r1, .L108
 1374 0092 1340     		ands	r3, r3, r2
 1375 0094 4B64     		str	r3, [r1, #68]
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1376              		.loc 1 660 8
 1377 0096 25E0     		b	.L106
 1378              	.L100:
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 1379              		.loc 1 664 8
 1380 0098 164B     		ldr	r3, .L108
 1381 009a DA6C     		ldr	r2, [r3, #76]
 1382 009c 3B68     		ldr	r3, [r7]
 1383 009e DB43     		mvns	r3, r3
 1384 00a0 1449     		ldr	r1, .L108
 1385 00a2 1340     		ands	r3, r3, r2
 1386 00a4 CB64     		str	r3, [r1, #76]
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1387              		.loc 1 665 8
 1388 00a6 1DE0     		b	.L106
 1389              	.L99:
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 1390              		.loc 1 669 8
 1391 00a8 124B     		ldr	r3, .L108
 1392 00aa 5A6D     		ldr	r2, [r3, #84]
 1393 00ac 3B68     		ldr	r3, [r7]
 1394 00ae DB43     		mvns	r3, r3
 1395 00b0 1049     		ldr	r1, .L108
 1396 00b2 1340     		ands	r3, r3, r2
 1397 00b4 4B65     		str	r3, [r1, #84]
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1398              		.loc 1 670 8
 1399 00b6 15E0     		b	.L106
 1400              	.L98:
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 37


 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1401              		.loc 1 676 8
 1402 00b8 0E4B     		ldr	r3, .L108
 1403 00ba DA6D     		ldr	r2, [r3, #92]
 1404 00bc 3B68     		ldr	r3, [r7]
 1405 00be 9BB2     		uxth	r3, r3
 1406 00c0 DB43     		mvns	r3, r3
 1407 00c2 0C49     		ldr	r1, .L108
 1408 00c4 1340     		ands	r3, r3, r2
 1409 00c6 CB65     		str	r3, [r1, #92]
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1410              		.loc 1 678 8
 1411 00c8 0CE0     		b	.L106
 1412              	.L96:
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1413              		.loc 1 681 8
 1414 00ca 0A4B     		ldr	r3, .L108
 1415 00cc 5A6E     		ldr	r2, [r3, #100]
 1416 00ce 3B68     		ldr	r3, [r7]
 1417 00d0 C3F30B03 		ubfx	r3, r3, #0, #12
 1418 00d4 DB43     		mvns	r3, r3
 1419 00d6 0749     		ldr	r1, .L108
 1420 00d8 1340     		ands	r3, r3, r2
 1421 00da 4B66     		str	r3, [r1, #100]
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1422              		.loc 1 682 8
 1423 00dc 02E0     		b	.L106
 1424              	.L95:
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1425              		.loc 1 685 14
 1426 00de 0123     		movs	r3, #1
 1427 00e0 FB73     		strb	r3, [r7, #15]
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1428              		.loc 1 686 7
 1429 00e2 00BF     		nop
 1430              	.L106:
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1431              		.loc 1 689 10
 1432 00e4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1433              		.loc 1 690 1
 1434 00e6 1846     		mov	r0, r3
 1435 00e8 1437     		adds	r7, r7, #20
 1436              		.cfi_def_cfa_offset 4
 1437 00ea BD46     		mov	sp, r7
 1438              		.cfi_def_cfa_register 13
 1439              		@ sp needed
 1440 00ec 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 38


 1441              		.cfi_restore 7
 1442              		.cfi_def_cfa_offset 0
 1443 00f0 7047     		bx	lr
 1444              	.L109:
 1445 00f2 00BF     		.align	2
 1446              	.L108:
 1447 00f4 00700040 		.word	1073770496
 1448              		.cfi_endproc
 1449              	.LFE334:
 1451              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1452              		.align	1
 1453              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1454              		.syntax unified
 1455              		.thumb
 1456              		.thumb_func
 1458              	HAL_PWREx_EnablePullUpPullDownConfig:
 1459              	.LFB335:
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1460              		.loc 1 705 1
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 1, uses_anonymous_args = 0
 1464              		@ link register save eliminated.
 1465 0000 80B4     		push	{r7}
 1466              		.cfi_def_cfa_offset 4
 1467              		.cfi_offset 7, -4
 1468 0002 00AF     		add	r7, sp, #0
 1469              		.cfi_def_cfa_register 7
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1470              		.loc 1 706 3
 1471 0004 054B     		ldr	r3, .L111
 1472 0006 9B68     		ldr	r3, [r3, #8]
 1473 0008 044A     		ldr	r2, .L111
 1474 000a 43F48063 		orr	r3, r3, #1024
 1475 000e 9360     		str	r3, [r2, #8]
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1476              		.loc 1 707 1
 1477 0010 00BF     		nop
 1478 0012 BD46     		mov	sp, r7
 1479              		.cfi_def_cfa_register 13
 1480              		@ sp needed
 1481 0014 5DF8047B 		ldr	r7, [sp], #4
 1482              		.cfi_restore 7
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 39


 1483              		.cfi_def_cfa_offset 0
 1484 0018 7047     		bx	lr
 1485              	.L112:
 1486 001a 00BF     		.align	2
 1487              	.L111:
 1488 001c 00700040 		.word	1073770496
 1489              		.cfi_endproc
 1490              	.LFE335:
 1492              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
 1493              		.align	1
 1494              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1495              		.syntax unified
 1496              		.thumb
 1497              		.thumb_func
 1499              	HAL_PWREx_DisablePullUpPullDownConfig:
 1500              	.LFB336:
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1501              		.loc 1 717 1
 1502              		.cfi_startproc
 1503              		@ args = 0, pretend = 0, frame = 0
 1504              		@ frame_needed = 1, uses_anonymous_args = 0
 1505              		@ link register save eliminated.
 1506 0000 80B4     		push	{r7}
 1507              		.cfi_def_cfa_offset 4
 1508              		.cfi_offset 7, -4
 1509 0002 00AF     		add	r7, sp, #0
 1510              		.cfi_def_cfa_register 7
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1511              		.loc 1 718 3
 1512 0004 054B     		ldr	r3, .L114
 1513 0006 9B68     		ldr	r3, [r3, #8]
 1514 0008 044A     		ldr	r2, .L114
 1515 000a 23F48063 		bic	r3, r3, #1024
 1516 000e 9360     		str	r3, [r2, #8]
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1517              		.loc 1 719 1
 1518 0010 00BF     		nop
 1519 0012 BD46     		mov	sp, r7
 1520              		.cfi_def_cfa_register 13
 1521              		@ sp needed
 1522 0014 5DF8047B 		ldr	r7, [sp], #4
 1523              		.cfi_restore 7
 1524              		.cfi_def_cfa_offset 0
 1525 0018 7047     		bx	lr
 1526              	.L115:
 1527 001a 00BF     		.align	2
 1528              	.L114:
 1529 001c 00700040 		.word	1073770496
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 40


 1530              		.cfi_endproc
 1531              	.LFE336:
 1533              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1534              		.align	1
 1535              		.global	HAL_PWREx_EnableSRAM2ContentRetention
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
 1540              	HAL_PWREx_EnableSRAM2ContentRetention:
 1541              	.LFB337:
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Full SRAM2 content retention in Standby mode.
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1542              		.loc 1 728 1
 1543              		.cfi_startproc
 1544              		@ args = 0, pretend = 0, frame = 0
 1545              		@ frame_needed = 1, uses_anonymous_args = 0
 1546 0000 80B5     		push	{r7, lr}
 1547              		.cfi_def_cfa_offset 8
 1548              		.cfi_offset 7, -8
 1549              		.cfi_offset 14, -4
 1550 0002 00AF     		add	r7, sp, #0
 1551              		.cfi_def_cfa_register 7
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_FULL_SRAM2_RETENTION);
 1552              		.loc 1 729 10
 1553 0004 4FF48070 		mov	r0, #256
 1554 0008 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1555              		.loc 1 730 1
 1556 000c 00BF     		nop
 1557 000e 80BD     		pop	{r7, pc}
 1558              		.cfi_endproc
 1559              	.LFE337:
 1561              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1562              		.align	1
 1563              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1564              		.syntax unified
 1565              		.thumb
 1566              		.thumb_func
 1568              	HAL_PWREx_DisableSRAM2ContentRetention:
 1569              	.LFB338:
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1570              		.loc 1 737 1
 1571              		.cfi_startproc
 1572              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 41


 1573              		@ frame_needed = 1, uses_anonymous_args = 0
 1574 0000 80B5     		push	{r7, lr}
 1575              		.cfi_def_cfa_offset 8
 1576              		.cfi_offset 7, -8
 1577              		.cfi_offset 14, -4
 1578 0002 00AF     		add	r7, sp, #0
 1579              		.cfi_def_cfa_register 7
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_NO_SRAM2_RETENTION);
 1580              		.loc 1 738 10
 1581 0004 0020     		movs	r0, #0
 1582 0006 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1583              		.loc 1 739 1
 1584 000a 00BF     		nop
 1585 000c 80BD     		pop	{r7, pc}
 1586              		.cfi_endproc
 1587              	.LFE338:
 1589              		.section	.text.HAL_PWREx_SetSRAM2ContentRetention,"ax",%progbits
 1590              		.align	1
 1591              		.global	HAL_PWREx_SetSRAM2ContentRetention
 1592              		.syntax unified
 1593              		.thumb
 1594              		.thumb_func
 1596              	HAL_PWREx_SetSRAM2ContentRetention:
 1597              	.LFB339:
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  SRAM2Size: specifies the SRAM2 size kept in Standby mode
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_NO_SRAM2_RETENTION        SRAM2 is powered off in Standby mode (SRAM2 
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_FULL_SRAM2_RETENTION      Full SRAM2 is powered by the low-power regul
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_4KBYTES_SRAM2_RETENTION   Only 4 Kbytes of SRAM2 is powered by the low
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_SetSRAM2ContentRetention(uint32_t SRAM2Size)
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1598              		.loc 1 752 1
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 8
 1601              		@ frame_needed = 1, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
 1603 0000 80B4     		push	{r7}
 1604              		.cfi_def_cfa_offset 4
 1605              		.cfi_offset 7, -4
 1606 0002 83B0     		sub	sp, sp, #12
 1607              		.cfi_def_cfa_offset 16
 1608 0004 00AF     		add	r7, sp, #0
 1609              		.cfi_def_cfa_register 7
 1610 0006 7860     		str	r0, [r7, #4]
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_SRAM2_RETENTION(SRAM2Size));
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (SRAM2Size == PWR_NO_SRAM2_RETENTION)
 1611              		.loc 1 755 6
 1612 0008 7B68     		ldr	r3, [r7, #4]
 1613 000a 002B     		cmp	r3, #0
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 42


 1614 000c 06D1     		bne	.L119
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1615              		.loc 1 757 5
 1616 000e 154B     		ldr	r3, .L124
 1617 0010 9B68     		ldr	r3, [r3, #8]
 1618 0012 144A     		ldr	r2, .L124
 1619 0014 23F44073 		bic	r3, r3, #768
 1620 0018 9360     		str	r3, [r2, #8]
 1621 001a 1BE0     		b	.L120
 1622              	.L119:
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_FULL_SRAM2_RETENTION)
 1623              		.loc 1 759 11
 1624 001c 7B68     		ldr	r3, [r7, #4]
 1625 001e B3F5807F 		cmp	r3, #256
 1626 0022 08D1     		bne	.L121
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_FULL_SRAM2_RETENTION);
 1627              		.loc 1 761 5
 1628 0024 0F4B     		ldr	r3, .L124
 1629 0026 9B68     		ldr	r3, [r3, #8]
 1630 0028 23F44073 		bic	r3, r3, #768
 1631 002c 0D4A     		ldr	r2, .L124
 1632 002e 43F48073 		orr	r3, r3, #256
 1633 0032 9360     		str	r3, [r2, #8]
 1634 0034 0EE0     		b	.L120
 1635              	.L121:
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_RRS_1)
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_4KBYTES_SRAM2_RETENTION)
 1636              		.loc 1 764 11
 1637 0036 7B68     		ldr	r3, [r7, #4]
 1638 0038 B3F5007F 		cmp	r3, #512
 1639 003c 08D1     		bne	.L122
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_4KBYTES_SRAM2_RETENTION);
 1640              		.loc 1 766 5
 1641 003e 094B     		ldr	r3, .L124
 1642 0040 9B68     		ldr	r3, [r3, #8]
 1643 0042 23F44073 		bic	r3, r3, #768
 1644 0046 074A     		ldr	r2, .L124
 1645 0048 43F40073 		orr	r3, r3, #512
 1646 004c 9360     		str	r3, [r2, #8]
 1647 004e 01E0     		b	.L120
 1648              	.L122:
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_RRS_1 */
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else {
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_ERROR;
 1649              		.loc 1 770 12
 1650 0050 0123     		movs	r3, #1
 1651 0052 00E0     		b	.L123
 1652              	.L120:
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 43


 1653              		.loc 1 773 10
 1654 0054 0023     		movs	r3, #0
 1655              	.L123:
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1656              		.loc 1 774 1
 1657 0056 1846     		mov	r0, r3
 1658 0058 0C37     		adds	r7, r7, #12
 1659              		.cfi_def_cfa_offset 4
 1660 005a BD46     		mov	sp, r7
 1661              		.cfi_def_cfa_register 13
 1662              		@ sp needed
 1663 005c 5DF8047B 		ldr	r7, [sp], #4
 1664              		.cfi_restore 7
 1665              		.cfi_def_cfa_offset 0
 1666 0060 7047     		bx	lr
 1667              	.L125:
 1668 0062 00BF     		.align	2
 1669              	.L124:
 1670 0064 00700040 		.word	1073770496
 1671              		.cfi_endproc
 1672              	.LFE339:
 1674              		.section	.text.HAL_PWREx_EnableBORPVD_ULP,"ax",%progbits
 1675              		.align	1
 1676              		.global	HAL_PWREx_EnableBORPVD_ULP
 1677              		.syntax unified
 1678              		.thumb
 1679              		.thumb_func
 1681              	HAL_PWREx_EnableBORPVD_ULP:
 1682              	.LFB340:
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_ENULP)
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1683              		.loc 1 784 1
 1684              		.cfi_startproc
 1685              		@ args = 0, pretend = 0, frame = 0
 1686              		@ frame_needed = 1, uses_anonymous_args = 0
 1687              		@ link register save eliminated.
 1688 0000 80B4     		push	{r7}
 1689              		.cfi_def_cfa_offset 4
 1690              		.cfi_offset 7, -4
 1691 0002 00AF     		add	r7, sp, #0
 1692              		.cfi_def_cfa_register 7
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_ENULP);
 1693              		.loc 1 785 3
 1694 0004 054B     		ldr	r3, .L127
 1695 0006 9B68     		ldr	r3, [r3, #8]
 1696 0008 044A     		ldr	r2, .L127
 1697 000a 43F40063 		orr	r3, r3, #2048
 1698 000e 9360     		str	r3, [r2, #8]
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 44


 1699              		.loc 1 786 1
 1700 0010 00BF     		nop
 1701 0012 BD46     		mov	sp, r7
 1702              		.cfi_def_cfa_register 13
 1703              		@ sp needed
 1704 0014 5DF8047B 		ldr	r7, [sp], #4
 1705              		.cfi_restore 7
 1706              		.cfi_def_cfa_offset 0
 1707 0018 7047     		bx	lr
 1708              	.L128:
 1709 001a 00BF     		.align	2
 1710              	.L127:
 1711 001c 00700040 		.word	1073770496
 1712              		.cfi_endproc
 1713              	.LFE340:
 1715              		.section	.text.HAL_PWREx_DisableBORPVD_ULP,"ax",%progbits
 1716              		.align	1
 1717              		.global	HAL_PWREx_DisableBORPVD_ULP
 1718              		.syntax unified
 1719              		.thumb
 1720              		.thumb_func
 1722              	HAL_PWREx_DisableBORPVD_ULP:
 1723              	.LFB341:
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1724              		.loc 1 795 1
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 0
 1727              		@ frame_needed = 1, uses_anonymous_args = 0
 1728              		@ link register save eliminated.
 1729 0000 80B4     		push	{r7}
 1730              		.cfi_def_cfa_offset 4
 1731              		.cfi_offset 7, -4
 1732 0002 00AF     		add	r7, sp, #0
 1733              		.cfi_def_cfa_register 7
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP);
 1734              		.loc 1 796 3
 1735 0004 054B     		ldr	r3, .L130
 1736 0006 9B68     		ldr	r3, [r3, #8]
 1737 0008 044A     		ldr	r2, .L130
 1738 000a 23F40063 		bic	r3, r3, #2048
 1739 000e 9360     		str	r3, [r2, #8]
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1740              		.loc 1 797 1
 1741 0010 00BF     		nop
 1742 0012 BD46     		mov	sp, r7
 1743              		.cfi_def_cfa_register 13
 1744              		@ sp needed
 1745 0014 5DF8047B 		ldr	r7, [sp], #4
 1746              		.cfi_restore 7
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 45


 1747              		.cfi_def_cfa_offset 0
 1748 0018 7047     		bx	lr
 1749              	.L131:
 1750 001a 00BF     		.align	2
 1751              	.L130:
 1752 001c 00700040 		.word	1073770496
 1753              		.cfi_endproc
 1754              	.LFE341:
 1756              		.section	.text.HAL_PWREx_EnableExtSMPS_0V95,"ax",%progbits
 1757              		.align	1
 1758              		.global	HAL_PWREx_EnableExtSMPS_0V95
 1759              		.syntax unified
 1760              		.thumb
 1761              		.thumb_func
 1763              	HAL_PWREx_EnableExtSMPS_0V95:
 1764              	.LFB342:
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_ENULP */
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1765              		.loc 1 809 1
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 1, uses_anonymous_args = 0
 1769              		@ link register save eliminated.
 1770 0000 80B4     		push	{r7}
 1771              		.cfi_def_cfa_offset 4
 1772              		.cfi_offset 7, -4
 1773 0002 00AF     		add	r7, sp, #0
 1774              		.cfi_def_cfa_register 7
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 1775              		.loc 1 810 3
 1776 0004 054B     		ldr	r3, .L133
 1777 0006 DB68     		ldr	r3, [r3, #12]
 1778 0008 044A     		ldr	r2, .L133
 1779 000a 43F40053 		orr	r3, r3, #8192
 1780 000e D360     		str	r3, [r2, #12]
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1781              		.loc 1 811 1
 1782 0010 00BF     		nop
 1783 0012 BD46     		mov	sp, r7
 1784              		.cfi_def_cfa_register 13
 1785              		@ sp needed
 1786 0014 5DF8047B 		ldr	r7, [sp], #4
 1787              		.cfi_restore 7
 1788              		.cfi_def_cfa_offset 0
 1789 0018 7047     		bx	lr
 1790              	.L134:
 1791 001a 00BF     		.align	2
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 46


 1792              	.L133:
 1793 001c 00700040 		.word	1073770496
 1794              		.cfi_endproc
 1795              	.LFE342:
 1797              		.section	.text.HAL_PWREx_DisableExtSMPS_0V95,"ax",%progbits
 1798              		.align	1
 1799              		.global	HAL_PWREx_DisableExtSMPS_0V95
 1800              		.syntax unified
 1801              		.thumb
 1802              		.thumb_func
 1804              	HAL_PWREx_DisableExtSMPS_0V95:
 1805              	.LFB343:
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1806              		.loc 1 821 1
 1807              		.cfi_startproc
 1808              		@ args = 0, pretend = 0, frame = 0
 1809              		@ frame_needed = 1, uses_anonymous_args = 0
 1810              		@ link register save eliminated.
 1811 0000 80B4     		push	{r7}
 1812              		.cfi_def_cfa_offset 4
 1813              		.cfi_offset 7, -4
 1814 0002 00AF     		add	r7, sp, #0
 1815              		.cfi_def_cfa_register 7
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 1816              		.loc 1 822 3
 1817 0004 054B     		ldr	r3, .L136
 1818 0006 DB68     		ldr	r3, [r3, #12]
 1819 0008 044A     		ldr	r2, .L136
 1820 000a 23F40053 		bic	r3, r3, #8192
 1821 000e D360     		str	r3, [r2, #12]
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1822              		.loc 1 823 1
 1823 0010 00BF     		nop
 1824 0012 BD46     		mov	sp, r7
 1825              		.cfi_def_cfa_register 13
 1826              		@ sp needed
 1827 0014 5DF8047B 		ldr	r7, [sp], #4
 1828              		.cfi_restore 7
 1829              		.cfi_def_cfa_offset 0
 1830 0018 7047     		bx	lr
 1831              	.L137:
 1832 001a 00BF     		.align	2
 1833              	.L136:
 1834 001c 00700040 		.word	1073770496
 1835              		.cfi_endproc
 1836              	.LFE343:
 1838              		.section	.text.HAL_PWREx_EnableSRAM3ContentRetention,"ax",%progbits
 1839              		.align	1
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 47


 1840              		.global	HAL_PWREx_EnableSRAM3ContentRetention
 1841              		.syntax unified
 1842              		.thumb
 1843              		.thumb_func
 1845              	HAL_PWREx_EnableSRAM3ContentRetention:
 1846              	.LFB344:
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1847              		.loc 1 835 1
 1848              		.cfi_startproc
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 1, uses_anonymous_args = 0
 1851              		@ link register save eliminated.
 1852 0000 80B4     		push	{r7}
 1853              		.cfi_def_cfa_offset 4
 1854              		.cfi_offset 7, -4
 1855 0002 00AF     		add	r7, sp, #0
 1856              		.cfi_def_cfa_register 7
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 1857              		.loc 1 836 3
 1858 0004 054B     		ldr	r3, .L139
 1859 0006 1B68     		ldr	r3, [r3]
 1860 0008 044A     		ldr	r2, .L139
 1861 000a 43F01003 		orr	r3, r3, #16
 1862 000e 1360     		str	r3, [r2]
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1863              		.loc 1 837 1
 1864 0010 00BF     		nop
 1865 0012 BD46     		mov	sp, r7
 1866              		.cfi_def_cfa_register 13
 1867              		@ sp needed
 1868 0014 5DF8047B 		ldr	r7, [sp], #4
 1869              		.cfi_restore 7
 1870              		.cfi_def_cfa_offset 0
 1871 0018 7047     		bx	lr
 1872              	.L140:
 1873 001a 00BF     		.align	2
 1874              	.L139:
 1875 001c 00700040 		.word	1073770496
 1876              		.cfi_endproc
 1877              	.LFE344:
 1879              		.section	.text.HAL_PWREx_DisableSRAM3ContentRetention,"ax",%progbits
 1880              		.align	1
 1881              		.global	HAL_PWREx_DisableSRAM3ContentRetention
 1882              		.syntax unified
 1883              		.thumb
 1884              		.thumb_func
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 48


 1886              	HAL_PWREx_DisableSRAM3ContentRetention:
 1887              	.LFB345:
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1888              		.loc 1 847 1
 1889              		.cfi_startproc
 1890              		@ args = 0, pretend = 0, frame = 0
 1891              		@ frame_needed = 1, uses_anonymous_args = 0
 1892              		@ link register save eliminated.
 1893 0000 80B4     		push	{r7}
 1894              		.cfi_def_cfa_offset 4
 1895              		.cfi_offset 7, -4
 1896 0002 00AF     		add	r7, sp, #0
 1897              		.cfi_def_cfa_register 7
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 1898              		.loc 1 848 3
 1899 0004 054B     		ldr	r3, .L142
 1900 0006 1B68     		ldr	r3, [r3]
 1901 0008 044A     		ldr	r2, .L142
 1902 000a 23F01003 		bic	r3, r3, #16
 1903 000e 1360     		str	r3, [r2]
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1904              		.loc 1 849 1
 1905 0010 00BF     		nop
 1906 0012 BD46     		mov	sp, r7
 1907              		.cfi_def_cfa_register 13
 1908              		@ sp needed
 1909 0014 5DF8047B 		ldr	r7, [sp], #4
 1910              		.cfi_restore 7
 1911              		.cfi_def_cfa_offset 0
 1912 0018 7047     		bx	lr
 1913              	.L143:
 1914 001a 00BF     		.align	2
 1915              	.L142:
 1916 001c 00700040 		.word	1073770496
 1917              		.cfi_endproc
 1918              	.LFE345:
 1920              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1921              		.align	1
 1922              		.global	HAL_PWREx_EnablePVM1
 1923              		.syntax unified
 1924              		.thumb
 1925              		.thumb_func
 1927              	HAL_PWREx_EnablePVM1:
 1928              	.LFB346:
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 49


 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1929              		.loc 1 879 1
 1930              		.cfi_startproc
 1931              		@ args = 0, pretend = 0, frame = 0
 1932              		@ frame_needed = 1, uses_anonymous_args = 0
 1933              		@ link register save eliminated.
 1934 0000 80B4     		push	{r7}
 1935              		.cfi_def_cfa_offset 4
 1936              		.cfi_offset 7, -4
 1937 0002 00AF     		add	r7, sp, #0
 1938              		.cfi_def_cfa_register 7
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1939              		.loc 1 880 3
 1940 0004 054B     		ldr	r3, .L145
 1941 0006 5B68     		ldr	r3, [r3, #4]
 1942 0008 044A     		ldr	r2, .L145
 1943 000a 43F01003 		orr	r3, r3, #16
 1944 000e 5360     		str	r3, [r2, #4]
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1945              		.loc 1 881 1
 1946 0010 00BF     		nop
 1947 0012 BD46     		mov	sp, r7
 1948              		.cfi_def_cfa_register 13
 1949              		@ sp needed
 1950 0014 5DF8047B 		ldr	r7, [sp], #4
 1951              		.cfi_restore 7
 1952              		.cfi_def_cfa_offset 0
 1953 0018 7047     		bx	lr
 1954              	.L146:
 1955 001a 00BF     		.align	2
 1956              	.L145:
 1957 001c 00700040 		.word	1073770496
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 50


 1958              		.cfi_endproc
 1959              	.LFE346:
 1961              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1962              		.align	1
 1963              		.global	HAL_PWREx_DisablePVM1
 1964              		.syntax unified
 1965              		.thumb
 1966              		.thumb_func
 1968              	HAL_PWREx_DisablePVM1:
 1969              	.LFB347:
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1970              		.loc 1 888 1
 1971              		.cfi_startproc
 1972              		@ args = 0, pretend = 0, frame = 0
 1973              		@ frame_needed = 1, uses_anonymous_args = 0
 1974              		@ link register save eliminated.
 1975 0000 80B4     		push	{r7}
 1976              		.cfi_def_cfa_offset 4
 1977              		.cfi_offset 7, -4
 1978 0002 00AF     		add	r7, sp, #0
 1979              		.cfi_def_cfa_register 7
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 1980              		.loc 1 889 3
 1981 0004 054B     		ldr	r3, .L148
 1982 0006 5B68     		ldr	r3, [r3, #4]
 1983 0008 044A     		ldr	r2, .L148
 1984 000a 23F01003 		bic	r3, r3, #16
 1985 000e 5360     		str	r3, [r2, #4]
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1986              		.loc 1 890 1
 1987 0010 00BF     		nop
 1988 0012 BD46     		mov	sp, r7
 1989              		.cfi_def_cfa_register 13
 1990              		@ sp needed
 1991 0014 5DF8047B 		ldr	r7, [sp], #4
 1992              		.cfi_restore 7
 1993              		.cfi_def_cfa_offset 0
 1994 0018 7047     		bx	lr
 1995              	.L149:
 1996 001a 00BF     		.align	2
 1997              	.L148:
 1998 001c 00700040 		.word	1073770496
 1999              		.cfi_endproc
 2000              	.LFE347:
 2002              		.section	.text.HAL_PWREx_EnablePVM2,"ax",%progbits
 2003              		.align	1
 2004              		.global	HAL_PWREx_EnablePVM2
 2005              		.syntax unified
 2006              		.thumb
 2007              		.thumb_func
 2009              	HAL_PWREx_EnablePVM2:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 51


 2010              	.LFB348:
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2011              		.loc 1 900 1
 2012              		.cfi_startproc
 2013              		@ args = 0, pretend = 0, frame = 0
 2014              		@ frame_needed = 1, uses_anonymous_args = 0
 2015              		@ link register save eliminated.
 2016 0000 80B4     		push	{r7}
 2017              		.cfi_def_cfa_offset 4
 2018              		.cfi_offset 7, -4
 2019 0002 00AF     		add	r7, sp, #0
 2020              		.cfi_def_cfa_register 7
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 2021              		.loc 1 901 3
 2022 0004 054B     		ldr	r3, .L151
 2023 0006 5B68     		ldr	r3, [r3, #4]
 2024 0008 044A     		ldr	r2, .L151
 2025 000a 43F02003 		orr	r3, r3, #32
 2026 000e 5360     		str	r3, [r2, #4]
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2027              		.loc 1 902 1
 2028 0010 00BF     		nop
 2029 0012 BD46     		mov	sp, r7
 2030              		.cfi_def_cfa_register 13
 2031              		@ sp needed
 2032 0014 5DF8047B 		ldr	r7, [sp], #4
 2033              		.cfi_restore 7
 2034              		.cfi_def_cfa_offset 0
 2035 0018 7047     		bx	lr
 2036              	.L152:
 2037 001a 00BF     		.align	2
 2038              	.L151:
 2039 001c 00700040 		.word	1073770496
 2040              		.cfi_endproc
 2041              	.LFE348:
 2043              		.section	.text.HAL_PWREx_DisablePVM2,"ax",%progbits
 2044              		.align	1
 2045              		.global	HAL_PWREx_DisablePVM2
 2046              		.syntax unified
 2047              		.thumb
 2048              		.thumb_func
 2050              	HAL_PWREx_DisablePVM2:
 2051              	.LFB349:
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 52


 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2052              		.loc 1 909 1
 2053              		.cfi_startproc
 2054              		@ args = 0, pretend = 0, frame = 0
 2055              		@ frame_needed = 1, uses_anonymous_args = 0
 2056              		@ link register save eliminated.
 2057 0000 80B4     		push	{r7}
 2058              		.cfi_def_cfa_offset 4
 2059              		.cfi_offset 7, -4
 2060 0002 00AF     		add	r7, sp, #0
 2061              		.cfi_def_cfa_register 7
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 2062              		.loc 1 910 3
 2063 0004 054B     		ldr	r3, .L154
 2064 0006 5B68     		ldr	r3, [r3, #4]
 2065 0008 044A     		ldr	r2, .L154
 2066 000a 23F02003 		bic	r3, r3, #32
 2067 000e 5360     		str	r3, [r2, #4]
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2068              		.loc 1 911 1
 2069 0010 00BF     		nop
 2070 0012 BD46     		mov	sp, r7
 2071              		.cfi_def_cfa_register 13
 2072              		@ sp needed
 2073 0014 5DF8047B 		ldr	r7, [sp], #4
 2074              		.cfi_restore 7
 2075              		.cfi_def_cfa_offset 0
 2076 0018 7047     		bx	lr
 2077              	.L155:
 2078 001a 00BF     		.align	2
 2079              	.L154:
 2080 001c 00700040 		.word	1073770496
 2081              		.cfi_endproc
 2082              	.LFE349:
 2084              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 2085              		.align	1
 2086              		.global	HAL_PWREx_EnablePVM3
 2087              		.syntax unified
 2088              		.thumb
 2089              		.thumb_func
 2091              	HAL_PWREx_EnablePVM3:
 2092              	.LFB350:
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2093              		.loc 1 920 1
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 0
 2096              		@ frame_needed = 1, uses_anonymous_args = 0
 2097              		@ link register save eliminated.
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 53


 2098 0000 80B4     		push	{r7}
 2099              		.cfi_def_cfa_offset 4
 2100              		.cfi_offset 7, -4
 2101 0002 00AF     		add	r7, sp, #0
 2102              		.cfi_def_cfa_register 7
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 2103              		.loc 1 921 3
 2104 0004 054B     		ldr	r3, .L157
 2105 0006 5B68     		ldr	r3, [r3, #4]
 2106 0008 044A     		ldr	r2, .L157
 2107 000a 43F04003 		orr	r3, r3, #64
 2108 000e 5360     		str	r3, [r2, #4]
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2109              		.loc 1 922 1
 2110 0010 00BF     		nop
 2111 0012 BD46     		mov	sp, r7
 2112              		.cfi_def_cfa_register 13
 2113              		@ sp needed
 2114 0014 5DF8047B 		ldr	r7, [sp], #4
 2115              		.cfi_restore 7
 2116              		.cfi_def_cfa_offset 0
 2117 0018 7047     		bx	lr
 2118              	.L158:
 2119 001a 00BF     		.align	2
 2120              	.L157:
 2121 001c 00700040 		.word	1073770496
 2122              		.cfi_endproc
 2123              	.LFE350:
 2125              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 2126              		.align	1
 2127              		.global	HAL_PWREx_DisablePVM3
 2128              		.syntax unified
 2129              		.thumb
 2130              		.thumb_func
 2132              	HAL_PWREx_DisablePVM3:
 2133              	.LFB351:
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2134              		.loc 1 929 1
 2135              		.cfi_startproc
 2136              		@ args = 0, pretend = 0, frame = 0
 2137              		@ frame_needed = 1, uses_anonymous_args = 0
 2138              		@ link register save eliminated.
 2139 0000 80B4     		push	{r7}
 2140              		.cfi_def_cfa_offset 4
 2141              		.cfi_offset 7, -4
 2142 0002 00AF     		add	r7, sp, #0
 2143              		.cfi_def_cfa_register 7
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 2144              		.loc 1 930 3
 2145 0004 054B     		ldr	r3, .L160
 2146 0006 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 54


 2147 0008 044A     		ldr	r2, .L160
 2148 000a 23F04003 		bic	r3, r3, #64
 2149 000e 5360     		str	r3, [r2, #4]
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2150              		.loc 1 931 1
 2151 0010 00BF     		nop
 2152 0012 BD46     		mov	sp, r7
 2153              		.cfi_def_cfa_register 13
 2154              		@ sp needed
 2155 0014 5DF8047B 		ldr	r7, [sp], #4
 2156              		.cfi_restore 7
 2157              		.cfi_def_cfa_offset 0
 2158 0018 7047     		bx	lr
 2159              	.L161:
 2160 001a 00BF     		.align	2
 2161              	.L160:
 2162 001c 00700040 		.word	1073770496
 2163              		.cfi_endproc
 2164              	.LFE351:
 2166              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
 2167              		.align	1
 2168              		.global	HAL_PWREx_EnablePVM4
 2169              		.syntax unified
 2170              		.thumb
 2171              		.thumb_func
 2173              	HAL_PWREx_EnablePVM4:
 2174              	.LFB352:
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2175              		.loc 1 939 1
 2176              		.cfi_startproc
 2177              		@ args = 0, pretend = 0, frame = 0
 2178              		@ frame_needed = 1, uses_anonymous_args = 0
 2179              		@ link register save eliminated.
 2180 0000 80B4     		push	{r7}
 2181              		.cfi_def_cfa_offset 4
 2182              		.cfi_offset 7, -4
 2183 0002 00AF     		add	r7, sp, #0
 2184              		.cfi_def_cfa_register 7
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 2185              		.loc 1 940 3
 2186 0004 054B     		ldr	r3, .L163
 2187 0006 5B68     		ldr	r3, [r3, #4]
 2188 0008 044A     		ldr	r2, .L163
 2189 000a 43F08003 		orr	r3, r3, #128
 2190 000e 5360     		str	r3, [r2, #4]
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2191              		.loc 1 941 1
 2192 0010 00BF     		nop
 2193 0012 BD46     		mov	sp, r7
 2194              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 55


 2195              		@ sp needed
 2196 0014 5DF8047B 		ldr	r7, [sp], #4
 2197              		.cfi_restore 7
 2198              		.cfi_def_cfa_offset 0
 2199 0018 7047     		bx	lr
 2200              	.L164:
 2201 001a 00BF     		.align	2
 2202              	.L163:
 2203 001c 00700040 		.word	1073770496
 2204              		.cfi_endproc
 2205              	.LFE352:
 2207              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 2208              		.align	1
 2209              		.global	HAL_PWREx_DisablePVM4
 2210              		.syntax unified
 2211              		.thumb
 2212              		.thumb_func
 2214              	HAL_PWREx_DisablePVM4:
 2215              	.LFB353:
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2216              		.loc 1 948 1
 2217              		.cfi_startproc
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 1, uses_anonymous_args = 0
 2220              		@ link register save eliminated.
 2221 0000 80B4     		push	{r7}
 2222              		.cfi_def_cfa_offset 4
 2223              		.cfi_offset 7, -4
 2224 0002 00AF     		add	r7, sp, #0
 2225              		.cfi_def_cfa_register 7
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 2226              		.loc 1 949 3
 2227 0004 054B     		ldr	r3, .L166
 2228 0006 5B68     		ldr	r3, [r3, #4]
 2229 0008 044A     		ldr	r2, .L166
 2230 000a 23F08003 		bic	r3, r3, #128
 2231 000e 5360     		str	r3, [r2, #4]
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2232              		.loc 1 950 1
 2233 0010 00BF     		nop
 2234 0012 BD46     		mov	sp, r7
 2235              		.cfi_def_cfa_register 13
 2236              		@ sp needed
 2237 0014 5DF8047B 		ldr	r7, [sp], #4
 2238              		.cfi_restore 7
 2239              		.cfi_def_cfa_offset 0
 2240 0018 7047     		bx	lr
 2241              	.L167:
 2242 001a 00BF     		.align	2
 2243              	.L166:
 2244 001c 00700040 		.word	1073770496
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 56


 2245              		.cfi_endproc
 2246              	.LFE353:
 2248              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 2249              		.align	1
 2250              		.global	HAL_PWREx_ConfigPVM
 2251              		.syntax unified
 2252              		.thumb
 2253              		.thumb_func
 2255              	HAL_PWREx_ConfigPVM:
 2256              	.LFB354:
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2257              		.loc 1 968 1
 2258              		.cfi_startproc
 2259              		@ args = 0, pretend = 0, frame = 16
 2260              		@ frame_needed = 1, uses_anonymous_args = 0
 2261              		@ link register save eliminated.
 2262 0000 80B4     		push	{r7}
 2263              		.cfi_def_cfa_offset 4
 2264              		.cfi_offset 7, -4
 2265 0002 85B0     		sub	sp, sp, #20
 2266              		.cfi_def_cfa_offset 24
 2267 0004 00AF     		add	r7, sp, #0
 2268              		.cfi_def_cfa_register 7
 2269 0006 7860     		str	r0, [r7, #4]
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2270              		.loc 1 969 21
 2271 0008 0023     		movs	r3, #0
 2272 000a FB73     		strb	r3, [r7, #15]
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan thru PVMType to detect which PVMx is set and
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
 2273              		.loc 1 979 21
 2274 000c 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 57


 2275 000e 1B68     		ldr	r3, [r3]
 2276              		.loc 1 979 3
 2277 0010 802B     		cmp	r3, #128
 2278 0012 00F0EB80 		beq	.L169
 2279 0016 802B     		cmp	r3, #128
 2280 0018 00F23181 		bhi	.L170
 2281 001c 402B     		cmp	r3, #64
 2282 001e 00F09C80 		beq	.L171
 2283 0022 402B     		cmp	r3, #64
 2284 0024 00F22B81 		bhi	.L170
 2285 0028 102B     		cmp	r3, #16
 2286 002a 02D0     		beq	.L172
 2287 002c 202B     		cmp	r3, #32
 2288 002e 4AD0     		beq	.L173
 2289 0030 25E1     		b	.L170
 2290              	.L172:
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 2291              		.loc 1 984 7
 2292 0032 974B     		ldr	r3, .L196
 2293 0034 5B6A     		ldr	r3, [r3, #36]
 2294 0036 964A     		ldr	r2, .L196
 2295 0038 23F00803 		bic	r3, r3, #8
 2296 003c 5362     		str	r3, [r2, #36]
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 2297              		.loc 1 985 7
 2298 003e 944B     		ldr	r3, .L196
 2299 0040 1B6A     		ldr	r3, [r3, #32]
 2300 0042 934A     		ldr	r2, .L196
 2301 0044 23F00803 		bic	r3, r3, #8
 2302 0048 1362     		str	r3, [r2, #32]
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 2303              		.loc 1 986 7
 2304 004a 914B     		ldr	r3, .L196
 2305 004c DB6A     		ldr	r3, [r3, #44]
 2306 004e 904A     		ldr	r2, .L196
 2307 0050 23F00803 		bic	r3, r3, #8
 2308 0054 D362     		str	r3, [r2, #44]
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 2309              		.loc 1 987 7
 2310 0056 8E4B     		ldr	r3, .L196
 2311 0058 9B6A     		ldr	r3, [r3, #40]
 2312 005a 8D4A     		ldr	r2, .L196
 2313 005c 23F00803 		bic	r3, r3, #8
 2314 0060 9362     		str	r3, [r2, #40]
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2315              		.loc 1 990 21
 2316 0062 7B68     		ldr	r3, [r7, #4]
 2317 0064 5B68     		ldr	r3, [r3, #4]
 2318              		.loc 1 990 28
 2319 0066 03F48033 		and	r3, r3, #65536
 2320              		.loc 1 990 9
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 58


 2321 006a 002B     		cmp	r3, #0
 2322 006c 05D0     		beq	.L174
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 2323              		.loc 1 992 9
 2324 006e 884B     		ldr	r3, .L196
 2325 0070 1B6A     		ldr	r3, [r3, #32]
 2326 0072 874A     		ldr	r2, .L196
 2327 0074 43F00803 		orr	r3, r3, #8
 2328 0078 1362     		str	r3, [r2, #32]
 2329              	.L174:
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2330              		.loc 1 996 21
 2331 007a 7B68     		ldr	r3, [r7, #4]
 2332 007c 5B68     		ldr	r3, [r3, #4]
 2333              		.loc 1 996 28
 2334 007e 03F40033 		and	r3, r3, #131072
 2335              		.loc 1 996 9
 2336 0082 002B     		cmp	r3, #0
 2337 0084 05D0     		beq	.L175
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 2338              		.loc 1 998 9
 2339 0086 824B     		ldr	r3, .L196
 2340 0088 5B6A     		ldr	r3, [r3, #36]
 2341 008a 814A     		ldr	r2, .L196
 2342 008c 43F00803 		orr	r3, r3, #8
 2343 0090 5362     		str	r3, [r2, #36]
 2344              	.L175:
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2345              		.loc 1 1002 21
 2346 0092 7B68     		ldr	r3, [r7, #4]
 2347 0094 5B68     		ldr	r3, [r3, #4]
 2348              		.loc 1 1002 28
 2349 0096 03F00103 		and	r3, r3, #1
 2350              		.loc 1 1002 9
 2351 009a 002B     		cmp	r3, #0
 2352 009c 05D0     		beq	.L176
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 2353              		.loc 1 1004 9
 2354 009e 7C4B     		ldr	r3, .L196
 2355 00a0 9B6A     		ldr	r3, [r3, #40]
 2356 00a2 7B4A     		ldr	r2, .L196
 2357 00a4 43F00803 		orr	r3, r3, #8
 2358 00a8 9362     		str	r3, [r2, #40]
 2359              	.L176:
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2360              		.loc 1 1007 21
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 59


 2361 00aa 7B68     		ldr	r3, [r7, #4]
 2362 00ac 5B68     		ldr	r3, [r3, #4]
 2363              		.loc 1 1007 28
 2364 00ae 03F00203 		and	r3, r3, #2
 2365              		.loc 1 1007 9
 2366 00b2 002B     		cmp	r3, #0
 2367 00b4 00F0E680 		beq	.L192
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 2368              		.loc 1 1009 9
 2369 00b8 754B     		ldr	r3, .L196
 2370 00ba DB6A     		ldr	r3, [r3, #44]
 2371 00bc 744A     		ldr	r2, .L196
 2372 00be 43F00803 		orr	r3, r3, #8
 2373 00c2 D362     		str	r3, [r2, #44]
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2374              		.loc 1 1011 7
 2375 00c4 DEE0     		b	.L192
 2376              	.L173:
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 2377              		.loc 1 1017 7
 2378 00c6 724B     		ldr	r3, .L196
 2379 00c8 5B6A     		ldr	r3, [r3, #36]
 2380 00ca 714A     		ldr	r2, .L196
 2381 00cc 23F01003 		bic	r3, r3, #16
 2382 00d0 5362     		str	r3, [r2, #36]
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 2383              		.loc 1 1018 7
 2384 00d2 6F4B     		ldr	r3, .L196
 2385 00d4 1B6A     		ldr	r3, [r3, #32]
 2386 00d6 6E4A     		ldr	r2, .L196
 2387 00d8 23F01003 		bic	r3, r3, #16
 2388 00dc 1362     		str	r3, [r2, #32]
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 2389              		.loc 1 1019 7
 2390 00de 6C4B     		ldr	r3, .L196
 2391 00e0 DB6A     		ldr	r3, [r3, #44]
 2392 00e2 6B4A     		ldr	r2, .L196
 2393 00e4 23F01003 		bic	r3, r3, #16
 2394 00e8 D362     		str	r3, [r2, #44]
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 2395              		.loc 1 1020 7
 2396 00ea 694B     		ldr	r3, .L196
 2397 00ec 9B6A     		ldr	r3, [r3, #40]
 2398 00ee 684A     		ldr	r2, .L196
 2399 00f0 23F01003 		bic	r3, r3, #16
 2400 00f4 9362     		str	r3, [r2, #40]
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2401              		.loc 1 1023 21
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 60


 2402 00f6 7B68     		ldr	r3, [r7, #4]
 2403 00f8 5B68     		ldr	r3, [r3, #4]
 2404              		.loc 1 1023 28
 2405 00fa 03F48033 		and	r3, r3, #65536
 2406              		.loc 1 1023 9
 2407 00fe 002B     		cmp	r3, #0
 2408 0100 05D0     		beq	.L179
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 2409              		.loc 1 1025 9
 2410 0102 634B     		ldr	r3, .L196
 2411 0104 1B6A     		ldr	r3, [r3, #32]
 2412 0106 624A     		ldr	r2, .L196
 2413 0108 43F01003 		orr	r3, r3, #16
 2414 010c 1362     		str	r3, [r2, #32]
 2415              	.L179:
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2416              		.loc 1 1029 21
 2417 010e 7B68     		ldr	r3, [r7, #4]
 2418 0110 5B68     		ldr	r3, [r3, #4]
 2419              		.loc 1 1029 28
 2420 0112 03F40033 		and	r3, r3, #131072
 2421              		.loc 1 1029 9
 2422 0116 002B     		cmp	r3, #0
 2423 0118 05D0     		beq	.L180
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 2424              		.loc 1 1031 9
 2425 011a 5D4B     		ldr	r3, .L196
 2426 011c 5B6A     		ldr	r3, [r3, #36]
 2427 011e 5C4A     		ldr	r2, .L196
 2428 0120 43F01003 		orr	r3, r3, #16
 2429 0124 5362     		str	r3, [r2, #36]
 2430              	.L180:
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2431              		.loc 1 1035 21
 2432 0126 7B68     		ldr	r3, [r7, #4]
 2433 0128 5B68     		ldr	r3, [r3, #4]
 2434              		.loc 1 1035 28
 2435 012a 03F00103 		and	r3, r3, #1
 2436              		.loc 1 1035 9
 2437 012e 002B     		cmp	r3, #0
 2438 0130 05D0     		beq	.L181
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 2439              		.loc 1 1037 9
 2440 0132 574B     		ldr	r3, .L196
 2441 0134 9B6A     		ldr	r3, [r3, #40]
 2442 0136 564A     		ldr	r2, .L196
 2443 0138 43F01003 		orr	r3, r3, #16
 2444 013c 9362     		str	r3, [r2, #40]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 61


 2445              	.L181:
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2446              		.loc 1 1040 21
 2447 013e 7B68     		ldr	r3, [r7, #4]
 2448 0140 5B68     		ldr	r3, [r3, #4]
 2449              		.loc 1 1040 28
 2450 0142 03F00203 		and	r3, r3, #2
 2451              		.loc 1 1040 9
 2452 0146 002B     		cmp	r3, #0
 2453 0148 00F09E80 		beq	.L193
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 2454              		.loc 1 1042 9
 2455 014c 504B     		ldr	r3, .L196
 2456 014e DB6A     		ldr	r3, [r3, #44]
 2457 0150 4F4A     		ldr	r2, .L196
 2458 0152 43F01003 		orr	r3, r3, #16
 2459 0156 D362     		str	r3, [r2, #44]
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2460              		.loc 1 1044 7
 2461 0158 96E0     		b	.L193
 2462              	.L171:
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 2463              		.loc 1 1049 7
 2464 015a 4D4B     		ldr	r3, .L196
 2465 015c 5B6A     		ldr	r3, [r3, #36]
 2466 015e 4C4A     		ldr	r2, .L196
 2467 0160 23F02003 		bic	r3, r3, #32
 2468 0164 5362     		str	r3, [r2, #36]
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 2469              		.loc 1 1050 7
 2470 0166 4A4B     		ldr	r3, .L196
 2471 0168 1B6A     		ldr	r3, [r3, #32]
 2472 016a 494A     		ldr	r2, .L196
 2473 016c 23F02003 		bic	r3, r3, #32
 2474 0170 1362     		str	r3, [r2, #32]
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 2475              		.loc 1 1051 7
 2476 0172 474B     		ldr	r3, .L196
 2477 0174 DB6A     		ldr	r3, [r3, #44]
 2478 0176 464A     		ldr	r2, .L196
 2479 0178 23F02003 		bic	r3, r3, #32
 2480 017c D362     		str	r3, [r2, #44]
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 2481              		.loc 1 1052 7
 2482 017e 444B     		ldr	r3, .L196
 2483 0180 9B6A     		ldr	r3, [r3, #40]
 2484 0182 434A     		ldr	r2, .L196
 2485 0184 23F02003 		bic	r3, r3, #32
 2486 0188 9362     		str	r3, [r2, #40]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 62


1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2487              		.loc 1 1055 21
 2488 018a 7B68     		ldr	r3, [r7, #4]
 2489 018c 5B68     		ldr	r3, [r3, #4]
 2490              		.loc 1 1055 28
 2491 018e 03F48033 		and	r3, r3, #65536
 2492              		.loc 1 1055 9
 2493 0192 002B     		cmp	r3, #0
 2494 0194 05D0     		beq	.L183
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 2495              		.loc 1 1057 9
 2496 0196 3E4B     		ldr	r3, .L196
 2497 0198 1B6A     		ldr	r3, [r3, #32]
 2498 019a 3D4A     		ldr	r2, .L196
 2499 019c 43F02003 		orr	r3, r3, #32
 2500 01a0 1362     		str	r3, [r2, #32]
 2501              	.L183:
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2502              		.loc 1 1061 21
 2503 01a2 7B68     		ldr	r3, [r7, #4]
 2504 01a4 5B68     		ldr	r3, [r3, #4]
 2505              		.loc 1 1061 28
 2506 01a6 03F40033 		and	r3, r3, #131072
 2507              		.loc 1 1061 9
 2508 01aa 002B     		cmp	r3, #0
 2509 01ac 05D0     		beq	.L184
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 2510              		.loc 1 1063 9
 2511 01ae 384B     		ldr	r3, .L196
 2512 01b0 5B6A     		ldr	r3, [r3, #36]
 2513 01b2 374A     		ldr	r2, .L196
 2514 01b4 43F02003 		orr	r3, r3, #32
 2515 01b8 5362     		str	r3, [r2, #36]
 2516              	.L184:
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2517              		.loc 1 1067 21
 2518 01ba 7B68     		ldr	r3, [r7, #4]
 2519 01bc 5B68     		ldr	r3, [r3, #4]
 2520              		.loc 1 1067 28
 2521 01be 03F00103 		and	r3, r3, #1
 2522              		.loc 1 1067 9
 2523 01c2 002B     		cmp	r3, #0
 2524 01c4 05D0     		beq	.L185
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 2525              		.loc 1 1069 9
 2526 01c6 324B     		ldr	r3, .L196
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 63


 2527 01c8 9B6A     		ldr	r3, [r3, #40]
 2528 01ca 314A     		ldr	r2, .L196
 2529 01cc 43F02003 		orr	r3, r3, #32
 2530 01d0 9362     		str	r3, [r2, #40]
 2531              	.L185:
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2532              		.loc 1 1072 21
 2533 01d2 7B68     		ldr	r3, [r7, #4]
 2534 01d4 5B68     		ldr	r3, [r3, #4]
 2535              		.loc 1 1072 28
 2536 01d6 03F00203 		and	r3, r3, #2
 2537              		.loc 1 1072 9
 2538 01da 002B     		cmp	r3, #0
 2539 01dc 56D0     		beq	.L194
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 2540              		.loc 1 1074 9
 2541 01de 2C4B     		ldr	r3, .L196
 2542 01e0 DB6A     		ldr	r3, [r3, #44]
 2543 01e2 2B4A     		ldr	r2, .L196
 2544 01e4 43F02003 		orr	r3, r3, #32
 2545 01e8 D362     		str	r3, [r2, #44]
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2546              		.loc 1 1076 7
 2547 01ea 4FE0     		b	.L194
 2548              	.L169:
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 2549              		.loc 1 1080 7
 2550 01ec 284B     		ldr	r3, .L196
 2551 01ee 5B6A     		ldr	r3, [r3, #36]
 2552 01f0 274A     		ldr	r2, .L196
 2553 01f2 23F04003 		bic	r3, r3, #64
 2554 01f6 5362     		str	r3, [r2, #36]
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 2555              		.loc 1 1081 7
 2556 01f8 254B     		ldr	r3, .L196
 2557 01fa 1B6A     		ldr	r3, [r3, #32]
 2558 01fc 244A     		ldr	r2, .L196
 2559 01fe 23F04003 		bic	r3, r3, #64
 2560 0202 1362     		str	r3, [r2, #32]
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 2561              		.loc 1 1082 7
 2562 0204 224B     		ldr	r3, .L196
 2563 0206 DB6A     		ldr	r3, [r3, #44]
 2564 0208 214A     		ldr	r2, .L196
 2565 020a 23F04003 		bic	r3, r3, #64
 2566 020e D362     		str	r3, [r2, #44]
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 2567              		.loc 1 1083 7
 2568 0210 1F4B     		ldr	r3, .L196
 2569 0212 9B6A     		ldr	r3, [r3, #40]
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 64


 2570 0214 1E4A     		ldr	r2, .L196
 2571 0216 23F04003 		bic	r3, r3, #64
 2572 021a 9362     		str	r3, [r2, #40]
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2573              		.loc 1 1086 21
 2574 021c 7B68     		ldr	r3, [r7, #4]
 2575 021e 5B68     		ldr	r3, [r3, #4]
 2576              		.loc 1 1086 28
 2577 0220 03F48033 		and	r3, r3, #65536
 2578              		.loc 1 1086 9
 2579 0224 002B     		cmp	r3, #0
 2580 0226 05D0     		beq	.L187
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 2581              		.loc 1 1088 9
 2582 0228 194B     		ldr	r3, .L196
 2583 022a 1B6A     		ldr	r3, [r3, #32]
 2584 022c 184A     		ldr	r2, .L196
 2585 022e 43F04003 		orr	r3, r3, #64
 2586 0232 1362     		str	r3, [r2, #32]
 2587              	.L187:
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2588              		.loc 1 1092 21
 2589 0234 7B68     		ldr	r3, [r7, #4]
 2590 0236 5B68     		ldr	r3, [r3, #4]
 2591              		.loc 1 1092 28
 2592 0238 03F40033 		and	r3, r3, #131072
 2593              		.loc 1 1092 9
 2594 023c 002B     		cmp	r3, #0
 2595 023e 05D0     		beq	.L188
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 2596              		.loc 1 1094 9
 2597 0240 134B     		ldr	r3, .L196
 2598 0242 5B6A     		ldr	r3, [r3, #36]
 2599 0244 124A     		ldr	r2, .L196
 2600 0246 43F04003 		orr	r3, r3, #64
 2601 024a 5362     		str	r3, [r2, #36]
 2602              	.L188:
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2603              		.loc 1 1098 21
 2604 024c 7B68     		ldr	r3, [r7, #4]
 2605 024e 5B68     		ldr	r3, [r3, #4]
 2606              		.loc 1 1098 28
 2607 0250 03F00103 		and	r3, r3, #1
 2608              		.loc 1 1098 9
 2609 0254 002B     		cmp	r3, #0
 2610 0256 05D0     		beq	.L189
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 65


1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 2611              		.loc 1 1100 9
 2612 0258 0D4B     		ldr	r3, .L196
 2613 025a 9B6A     		ldr	r3, [r3, #40]
 2614 025c 0C4A     		ldr	r2, .L196
 2615 025e 43F04003 		orr	r3, r3, #64
 2616 0262 9362     		str	r3, [r2, #40]
 2617              	.L189:
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2618              		.loc 1 1103 21
 2619 0264 7B68     		ldr	r3, [r7, #4]
 2620 0266 5B68     		ldr	r3, [r3, #4]
 2621              		.loc 1 1103 28
 2622 0268 03F00203 		and	r3, r3, #2
 2623              		.loc 1 1103 9
 2624 026c 002B     		cmp	r3, #0
 2625 026e 11D0     		beq	.L195
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 2626              		.loc 1 1105 9
 2627 0270 074B     		ldr	r3, .L196
 2628 0272 DB6A     		ldr	r3, [r3, #44]
 2629 0274 064A     		ldr	r2, .L196
 2630 0276 43F04003 		orr	r3, r3, #64
 2631 027a D362     		str	r3, [r2, #44]
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2632              		.loc 1 1107 7
 2633 027c 0AE0     		b	.L195
 2634              	.L170:
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 2635              		.loc 1 1110 14
 2636 027e 0123     		movs	r3, #1
 2637 0280 FB73     		strb	r3, [r7, #15]
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2638              		.loc 1 1111 7
 2639 0282 08E0     		b	.L178
 2640              	.L192:
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 2641              		.loc 1 1011 7
 2642 0284 00BF     		nop
 2643 0286 06E0     		b	.L178
 2644              	.L193:
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 2645              		.loc 1 1044 7
 2646 0288 00BF     		nop
 2647 028a 04E0     		b	.L178
 2648              	.L194:
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2649              		.loc 1 1076 7
 2650 028c 00BF     		nop
 2651 028e 02E0     		b	.L178
 2652              	.L197:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 66


 2653              		.align	2
 2654              	.L196:
 2655 0290 00040140 		.word	1073808384
 2656              	.L195:
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2657              		.loc 1 1107 7
 2658 0294 00BF     		nop
 2659              	.L178:
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 2660              		.loc 1 1114 10
 2661 0296 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2662              		.loc 1 1115 1
 2663 0298 1846     		mov	r0, r3
 2664 029a 1437     		adds	r7, r7, #20
 2665              		.cfi_def_cfa_offset 4
 2666 029c BD46     		mov	sp, r7
 2667              		.cfi_def_cfa_register 13
 2668              		@ sp needed
 2669 029e 5DF8047B 		ldr	r7, [sp], #4
 2670              		.cfi_restore 7
 2671              		.cfi_def_cfa_offset 0
 2672 02a2 7047     		bx	lr
 2673              		.cfi_endproc
 2674              	.LFE354:
 2676              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 2677              		.align	1
 2678              		.global	HAL_PWREx_EnableLowPowerRunMode
 2679              		.syntax unified
 2680              		.thumb
 2681              		.thumb_func
 2683              	HAL_PWREx_EnableLowPowerRunMode:
 2684              	.LFB355:
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2685              		.loc 1 1130 1
 2686              		.cfi_startproc
 2687              		@ args = 0, pretend = 0, frame = 0
 2688              		@ frame_needed = 1, uses_anonymous_args = 0
 2689              		@ link register save eliminated.
 2690 0000 80B4     		push	{r7}
 2691              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 67


 2692              		.cfi_offset 7, -4
 2693 0002 00AF     		add	r7, sp, #0
 2694              		.cfi_def_cfa_register 7
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 2695              		.loc 1 1132 3
 2696 0004 054B     		ldr	r3, .L199
 2697 0006 1B68     		ldr	r3, [r3]
 2698 0008 044A     		ldr	r2, .L199
 2699 000a 43F48043 		orr	r3, r3, #16384
 2700 000e 1360     		str	r3, [r2]
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2701              		.loc 1 1133 1
 2702 0010 00BF     		nop
 2703 0012 BD46     		mov	sp, r7
 2704              		.cfi_def_cfa_register 13
 2705              		@ sp needed
 2706 0014 5DF8047B 		ldr	r7, [sp], #4
 2707              		.cfi_restore 7
 2708              		.cfi_def_cfa_offset 0
 2709 0018 7047     		bx	lr
 2710              	.L200:
 2711 001a 00BF     		.align	2
 2712              	.L199:
 2713 001c 00700040 		.word	1073770496
 2714              		.cfi_endproc
 2715              	.LFE355:
 2717              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
 2718              		.align	1
 2719              		.global	HAL_PWREx_DisableLowPowerRunMode
 2720              		.syntax unified
 2721              		.thumb
 2722              		.thumb_func
 2724              	HAL_PWREx_DisableLowPowerRunMode:
 2725              	.LFB356:
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2726              		.loc 1 1145 1
 2727              		.cfi_startproc
 2728              		@ args = 0, pretend = 0, frame = 8
 2729              		@ frame_needed = 1, uses_anonymous_args = 0
 2730              		@ link register save eliminated.
 2731 0000 80B4     		push	{r7}
 2732              		.cfi_def_cfa_offset 4
 2733              		.cfi_offset 7, -4
 2734 0002 83B0     		sub	sp, sp, #12
 2735              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 68


 2736 0004 00AF     		add	r7, sp, #0
 2737              		.cfi_def_cfa_register 7
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2738              		.loc 1 1149 3
 2739 0006 174B     		ldr	r3, .L207
 2740 0008 1B68     		ldr	r3, [r3]
 2741 000a 164A     		ldr	r2, .L207
 2742 000c 23F48043 		bic	r3, r3, #16384
 2743 0010 1360     		str	r3, [r2]
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2744              		.loc 1 1152 49
 2745 0012 154B     		ldr	r3, .L207+4
 2746 0014 1B68     		ldr	r3, [r3]
 2747 0016 3222     		movs	r2, #50
 2748 0018 02FB03F3 		mul	r3, r2, r3
 2749              		.loc 1 1152 68
 2750 001c 134A     		ldr	r2, .L207+8
 2751 001e A2FB0323 		umull	r2, r3, r2, r3
 2752 0022 9B0C     		lsrs	r3, r3, #18
 2753              		.loc 1 1152 19
 2754 0024 0133     		adds	r3, r3, #1
 2755 0026 7B60     		str	r3, [r7, #4]
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2756              		.loc 1 1153 9
 2757 0028 02E0     		b	.L202
 2758              	.L204:
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
 2759              		.loc 1 1155 20
 2760 002a 7B68     		ldr	r3, [r7, #4]
 2761 002c 013B     		subs	r3, r3, #1
 2762 002e 7B60     		str	r3, [r7, #4]
 2763              	.L202:
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2764              		.loc 1 1153 11
 2765 0030 0C4B     		ldr	r3, .L207
 2766 0032 5B69     		ldr	r3, [r3, #20]
 2767 0034 03F40073 		and	r3, r3, #512
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2768              		.loc 1 1153 53
 2769 0038 B3F5007F 		cmp	r3, #512
 2770 003c 02D1     		bne	.L203
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2771              		.loc 1 1153 53 is_stmt 0 discriminator 1
 2772 003e 7B68     		ldr	r3, [r7, #4]
 2773 0040 002B     		cmp	r3, #0
 2774 0042 F2D1     		bne	.L204
 2775              	.L203:
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2776              		.loc 1 1157 7 is_stmt 1
 2777 0044 074B     		ldr	r3, .L207
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 69


 2778 0046 5B69     		ldr	r3, [r3, #20]
 2779 0048 03F40073 		and	r3, r3, #512
 2780              		.loc 1 1157 6
 2781 004c B3F5007F 		cmp	r3, #512
 2782 0050 01D1     		bne	.L205
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
 2783              		.loc 1 1159 12
 2784 0052 0323     		movs	r3, #3
 2785 0054 00E0     		b	.L206
 2786              	.L205:
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2787              		.loc 1 1162 10
 2788 0056 0023     		movs	r3, #0
 2789              	.L206:
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2790              		.loc 1 1163 1
 2791 0058 1846     		mov	r0, r3
 2792 005a 0C37     		adds	r7, r7, #12
 2793              		.cfi_def_cfa_offset 4
 2794 005c BD46     		mov	sp, r7
 2795              		.cfi_def_cfa_register 13
 2796              		@ sp needed
 2797 005e 5DF8047B 		ldr	r7, [sp], #4
 2798              		.cfi_restore 7
 2799              		.cfi_def_cfa_offset 0
 2800 0062 7047     		bx	lr
 2801              	.L208:
 2802              		.align	2
 2803              	.L207:
 2804 0064 00700040 		.word	1073770496
 2805 0068 00000000 		.word	SystemCoreClock
 2806 006c 83DE1B43 		.word	1125899907
 2807              		.cfi_endproc
 2808              	.LFE356:
 2810              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2811              		.align	1
 2812              		.global	HAL_PWREx_EnterSTOP0Mode
 2813              		.syntax unified
 2814              		.thumb
 2815              		.thumb_func
 2817              	HAL_PWREx_EnterSTOP0Mode:
 2818              	.LFB357:
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 70


1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2819              		.loc 1 1189 1
 2820              		.cfi_startproc
 2821              		@ args = 0, pretend = 0, frame = 8
 2822              		@ frame_needed = 1, uses_anonymous_args = 0
 2823              		@ link register save eliminated.
 2824 0000 80B4     		push	{r7}
 2825              		.cfi_def_cfa_offset 4
 2826              		.cfi_offset 7, -4
 2827 0002 83B0     		sub	sp, sp, #12
 2828              		.cfi_def_cfa_offset 16
 2829 0004 00AF     		add	r7, sp, #0
 2830              		.cfi_def_cfa_register 7
 2831 0006 0346     		mov	r3, r0
 2832 0008 FB71     		strb	r3, [r7, #7]
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2833              		.loc 1 1194 3
 2834 000a 104B     		ldr	r3, .L212
 2835 000c 1B68     		ldr	r3, [r3]
 2836 000e 0F4A     		ldr	r2, .L212
 2837 0010 23F00703 		bic	r3, r3, #7
 2838 0014 1360     		str	r3, [r2]
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2839              		.loc 1 1197 3
 2840 0016 0E4B     		ldr	r3, .L212+4
 2841 0018 1B69     		ldr	r3, [r3, #16]
 2842 001a 0D4A     		ldr	r2, .L212+4
 2843 001c 43F00403 		orr	r3, r3, #4
 2844 0020 1361     		str	r3, [r2, #16]
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2845              		.loc 1 1200 5
 2846 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2847 0024 012B     		cmp	r3, #1
 2848 0026 01D1     		bne	.L210
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 71


1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2849              		.loc 1 1203 5
 2850              		.syntax unified
 2851              	@ 1203 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2852 0028 30BF     		wfi
 2853              	@ 0 "" 2
 2854              		.thumb
 2855              		.syntax unified
 2856 002a 02E0     		b	.L211
 2857              	.L210:
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2858              		.loc 1 1208 5
 2859              		.syntax unified
 2860              	@ 1208 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2861 002c 40BF     		sev
 2862              	@ 0 "" 2
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2863              		.loc 1 1209 5
 2864              	@ 1209 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2865 002e 20BF     		wfe
 2866              	@ 0 "" 2
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2867              		.loc 1 1210 5
 2868              	@ 1210 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2869 0030 20BF     		wfe
 2870              	@ 0 "" 2
 2871              		.thumb
 2872              		.syntax unified
 2873              	.L211:
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2874              		.loc 1 1214 3
 2875 0032 074B     		ldr	r3, .L212+4
 2876 0034 1B69     		ldr	r3, [r3, #16]
 2877 0036 064A     		ldr	r2, .L212+4
 2878 0038 23F00403 		bic	r3, r3, #4
 2879 003c 1361     		str	r3, [r2, #16]
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2880              		.loc 1 1215 1
 2881 003e 00BF     		nop
 2882 0040 0C37     		adds	r7, r7, #12
 2883              		.cfi_def_cfa_offset 4
 2884 0042 BD46     		mov	sp, r7
 2885              		.cfi_def_cfa_register 13
 2886              		@ sp needed
 2887 0044 5DF8047B 		ldr	r7, [sp], #4
 2888              		.cfi_restore 7
 2889              		.cfi_def_cfa_offset 0
 2890 0048 7047     		bx	lr
 2891              	.L213:
 2892 004a 00BF     		.align	2
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 72


 2893              	.L212:
 2894 004c 00700040 		.word	1073770496
 2895 0050 00ED00E0 		.word	-536810240
 2896              		.cfi_endproc
 2897              	.LFE357:
 2899              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2900              		.align	1
 2901              		.global	HAL_PWREx_EnterSTOP1Mode
 2902              		.syntax unified
 2903              		.thumb
 2904              		.thumb_func
 2906              	HAL_PWREx_EnterSTOP1Mode:
 2907              	.LFB358:
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2908              		.loc 1 1240 1
 2909              		.cfi_startproc
 2910              		@ args = 0, pretend = 0, frame = 8
 2911              		@ frame_needed = 1, uses_anonymous_args = 0
 2912              		@ link register save eliminated.
 2913 0000 80B4     		push	{r7}
 2914              		.cfi_def_cfa_offset 4
 2915              		.cfi_offset 7, -4
 2916 0002 83B0     		sub	sp, sp, #12
 2917              		.cfi_def_cfa_offset 16
 2918 0004 00AF     		add	r7, sp, #0
 2919              		.cfi_def_cfa_register 7
 2920 0006 0346     		mov	r3, r0
 2921 0008 FB71     		strb	r3, [r7, #7]
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 73


 2922              		.loc 1 1245 3
 2923 000a 114B     		ldr	r3, .L217
 2924 000c 1B68     		ldr	r3, [r3]
 2925 000e 23F00703 		bic	r3, r3, #7
 2926 0012 0F4A     		ldr	r2, .L217
 2927 0014 43F00103 		orr	r3, r3, #1
 2928 0018 1360     		str	r3, [r2]
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2929              		.loc 1 1248 3
 2930 001a 0E4B     		ldr	r3, .L217+4
 2931 001c 1B69     		ldr	r3, [r3, #16]
 2932 001e 0D4A     		ldr	r2, .L217+4
 2933 0020 43F00403 		orr	r3, r3, #4
 2934 0024 1361     		str	r3, [r2, #16]
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2935              		.loc 1 1251 5
 2936 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2937 0028 012B     		cmp	r3, #1
 2938 002a 01D1     		bne	.L215
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2939              		.loc 1 1254 5
 2940              		.syntax unified
 2941              	@ 1254 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2942 002c 30BF     		wfi
 2943              	@ 0 "" 2
 2944              		.thumb
 2945              		.syntax unified
 2946 002e 02E0     		b	.L216
 2947              	.L215:
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2948              		.loc 1 1259 5
 2949              		.syntax unified
 2950              	@ 1259 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2951 0030 40BF     		sev
 2952              	@ 0 "" 2
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2953              		.loc 1 1260 5
 2954              	@ 1260 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2955 0032 20BF     		wfe
 2956              	@ 0 "" 2
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2957              		.loc 1 1261 5
 2958              	@ 1261 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2959 0034 20BF     		wfe
 2960              	@ 0 "" 2
 2961              		.thumb
 2962              		.syntax unified
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 74


 2963              	.L216:
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2964              		.loc 1 1265 3
 2965 0036 074B     		ldr	r3, .L217+4
 2966 0038 1B69     		ldr	r3, [r3, #16]
 2967 003a 064A     		ldr	r2, .L217+4
 2968 003c 23F00403 		bic	r3, r3, #4
 2969 0040 1361     		str	r3, [r2, #16]
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2970              		.loc 1 1266 1
 2971 0042 00BF     		nop
 2972 0044 0C37     		adds	r7, r7, #12
 2973              		.cfi_def_cfa_offset 4
 2974 0046 BD46     		mov	sp, r7
 2975              		.cfi_def_cfa_register 13
 2976              		@ sp needed
 2977 0048 5DF8047B 		ldr	r7, [sp], #4
 2978              		.cfi_restore 7
 2979              		.cfi_def_cfa_offset 0
 2980 004c 7047     		bx	lr
 2981              	.L218:
 2982 004e 00BF     		.align	2
 2983              	.L217:
 2984 0050 00700040 		.word	1073770496
 2985 0054 00ED00E0 		.word	-536810240
 2986              		.cfi_endproc
 2987              	.LFE358:
 2989              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2990              		.align	1
 2991              		.global	HAL_PWREx_EnterSTOP2Mode
 2992              		.syntax unified
 2993              		.thumb
 2994              		.thumb_func
 2996              	HAL_PWREx_EnterSTOP2Mode:
 2997              	.LFB359:
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM3 content is preserved depending on RRSTP bit setting (not available on all devices)
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 75


1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2998              		.loc 1 1293 1
 2999              		.cfi_startproc
 3000              		@ args = 0, pretend = 0, frame = 8
 3001              		@ frame_needed = 1, uses_anonymous_args = 0
 3002              		@ link register save eliminated.
 3003 0000 80B4     		push	{r7}
 3004              		.cfi_def_cfa_offset 4
 3005              		.cfi_offset 7, -4
 3006 0002 83B0     		sub	sp, sp, #12
 3007              		.cfi_def_cfa_offset 16
 3008 0004 00AF     		add	r7, sp, #0
 3009              		.cfi_def_cfa_register 7
 3010 0006 0346     		mov	r3, r0
 3011 0008 FB71     		strb	r3, [r7, #7]
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 3012              		.loc 1 1298 3
 3013 000a 114B     		ldr	r3, .L222
 3014 000c 1B68     		ldr	r3, [r3]
 3015 000e 23F00703 		bic	r3, r3, #7
 3016 0012 0F4A     		ldr	r2, .L222
 3017 0014 43F00203 		orr	r3, r3, #2
 3018 0018 1360     		str	r3, [r2]
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 3019              		.loc 1 1301 3
 3020 001a 0E4B     		ldr	r3, .L222+4
 3021 001c 1B69     		ldr	r3, [r3, #16]
 3022 001e 0D4A     		ldr	r2, .L222+4
 3023 0020 43F00403 		orr	r3, r3, #4
 3024 0024 1361     		str	r3, [r2, #16]
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 3025              		.loc 1 1304 5
 3026 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3027 0028 012B     		cmp	r3, #1
 3028 002a 01D1     		bne	.L220
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 3029              		.loc 1 1307 5
 3030              		.syntax unified
 3031              	@ 1307 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 3032 002c 30BF     		wfi
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 76


 3033              	@ 0 "" 2
 3034              		.thumb
 3035              		.syntax unified
 3036 002e 02E0     		b	.L221
 3037              	.L220:
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 3038              		.loc 1 1312 5
 3039              		.syntax unified
 3040              	@ 1312 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 3041 0030 40BF     		sev
 3042              	@ 0 "" 2
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 3043              		.loc 1 1313 5
 3044              	@ 1313 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 3045 0032 20BF     		wfe
 3046              	@ 0 "" 2
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 3047              		.loc 1 1314 5
 3048              	@ 1314 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 3049 0034 20BF     		wfe
 3050              	@ 0 "" 2
 3051              		.thumb
 3052              		.syntax unified
 3053              	.L221:
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 3054              		.loc 1 1318 3
 3055 0036 074B     		ldr	r3, .L222+4
 3056 0038 1B69     		ldr	r3, [r3, #16]
 3057 003a 064A     		ldr	r2, .L222+4
 3058 003c 23F00403 		bic	r3, r3, #4
 3059 0040 1361     		str	r3, [r2, #16]
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3060              		.loc 1 1319 1
 3061 0042 00BF     		nop
 3062 0044 0C37     		adds	r7, r7, #12
 3063              		.cfi_def_cfa_offset 4
 3064 0046 BD46     		mov	sp, r7
 3065              		.cfi_def_cfa_register 13
 3066              		@ sp needed
 3067 0048 5DF8047B 		ldr	r7, [sp], #4
 3068              		.cfi_restore 7
 3069              		.cfi_def_cfa_offset 0
 3070 004c 7047     		bx	lr
 3071              	.L223:
 3072 004e 00BF     		.align	2
 3073              	.L222:
 3074 0050 00700040 		.word	1073770496
 3075 0054 00ED00E0 		.word	-536810240
 3076              		.cfi_endproc
 3077              	.LFE359:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 77


 3079              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 3080              		.align	1
 3081              		.global	HAL_PWREx_EnterSHUTDOWNMode
 3082              		.syntax unified
 3083              		.thumb
 3084              		.thumb_func
 3086              	HAL_PWREx_EnterSHUTDOWNMode:
 3087              	.LFB360:
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3088              		.loc 1 1335 1
 3089              		.cfi_startproc
 3090              		@ args = 0, pretend = 0, frame = 0
 3091              		@ frame_needed = 1, uses_anonymous_args = 0
 3092              		@ link register save eliminated.
 3093 0000 80B4     		push	{r7}
 3094              		.cfi_def_cfa_offset 4
 3095              		.cfi_offset 7, -4
 3096 0002 00AF     		add	r7, sp, #0
 3097              		.cfi_def_cfa_register 7
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 3098              		.loc 1 1338 3
 3099 0004 094B     		ldr	r3, .L225
 3100 0006 1B68     		ldr	r3, [r3]
 3101 0008 23F00703 		bic	r3, r3, #7
 3102 000c 074A     		ldr	r2, .L225
 3103 000e 43F00403 		orr	r3, r3, #4
 3104 0012 1360     		str	r3, [r2]
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 3105              		.loc 1 1341 3
 3106 0014 064B     		ldr	r3, .L225+4
 3107 0016 1B69     		ldr	r3, [r3, #16]
 3108 0018 054A     		ldr	r2, .L225+4
 3109 001a 43F00403 		orr	r3, r3, #4
 3110 001e 1361     		str	r3, [r2, #16]
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 78


1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 3111              		.loc 1 1348 3
 3112              		.syntax unified
 3113              	@ 1348 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 3114 0020 30BF     		wfi
 3115              	@ 0 "" 2
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3116              		.loc 1 1349 1
 3117              		.thumb
 3118              		.syntax unified
 3119 0022 00BF     		nop
 3120 0024 BD46     		mov	sp, r7
 3121              		.cfi_def_cfa_register 13
 3122              		@ sp needed
 3123 0026 5DF8047B 		ldr	r7, [sp], #4
 3124              		.cfi_restore 7
 3125              		.cfi_def_cfa_offset 0
 3126 002a 7047     		bx	lr
 3127              	.L226:
 3128              		.align	2
 3129              	.L225:
 3130 002c 00700040 		.word	1073770496
 3131 0030 00ED00E0 		.word	-536810240
 3132              		.cfi_endproc
 3133              	.LFE360:
 3135              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 3136              		.align	1
 3137              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 3138              		.syntax unified
 3139              		.thumb
 3140              		.thumb_func
 3142              	HAL_PWREx_PVD_PVM_IRQHandler:
 3143              	.LFB361:
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3144              		.loc 1 1360 1
 3145              		.cfi_startproc
 3146              		@ args = 0, pretend = 0, frame = 0
 3147              		@ frame_needed = 1, uses_anonymous_args = 0
 3148 0000 80B5     		push	{r7, lr}
 3149              		.cfi_def_cfa_offset 8
 3150              		.cfi_offset 7, -8
 3151              		.cfi_offset 14, -4
 3152 0002 00AF     		add	r7, sp, #0
 3153              		.cfi_def_cfa_register 7
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 79


1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 3154              		.loc 1 1362 6
 3155 0004 1C4B     		ldr	r3, .L234
 3156 0006 5B69     		ldr	r3, [r3, #20]
 3157 0008 03F48033 		and	r3, r3, #65536
 3158              		.loc 1 1362 5
 3159 000c 002B     		cmp	r3, #0
 3160 000e 05D0     		beq	.L228
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
 3161              		.loc 1 1365 5
 3162 0010 FFF7FEFF 		bl	HAL_PWR_PVDCallback
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 3163              		.loc 1 1368 5
 3164 0014 184B     		ldr	r3, .L234
 3165 0016 4FF48032 		mov	r2, #65536
 3166 001a 5A61     		str	r2, [r3, #20]
 3167              	.L228:
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 3168              		.loc 1 1372 6
 3169 001c 164B     		ldr	r3, .L234
 3170 001e 5B6B     		ldr	r3, [r3, #52]
 3171 0020 03F00803 		and	r3, r3, #8
 3172              		.loc 1 1372 5
 3173 0024 002B     		cmp	r3, #0
 3174 0026 04D0     		beq	.L229
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
 3175              		.loc 1 1375 5
 3176 0028 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 3177              		.loc 1 1378 5
 3178 002c 124B     		ldr	r3, .L234
 3179 002e 0822     		movs	r2, #8
 3180 0030 5A63     		str	r2, [r3, #52]
 3181              	.L229:
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
 3182              		.loc 1 1382 6
 3183 0032 114B     		ldr	r3, .L234
 3184 0034 5B6B     		ldr	r3, [r3, #52]
 3185 0036 03F01003 		and	r3, r3, #16
 3186              		.loc 1 1382 5
 3187 003a 002B     		cmp	r3, #0
 3188 003c 04D0     		beq	.L230
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 80


1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
 3189              		.loc 1 1385 5
 3190 003e FFF7FEFF 		bl	HAL_PWREx_PVM2Callback
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 3191              		.loc 1 1388 5
 3192 0042 0D4B     		ldr	r3, .L234
 3193 0044 1022     		movs	r2, #16
 3194 0046 5A63     		str	r2, [r3, #52]
 3195              	.L230:
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 3196              		.loc 1 1391 6
 3197 0048 0B4B     		ldr	r3, .L234
 3198 004a 5B6B     		ldr	r3, [r3, #52]
 3199 004c 03F02003 		and	r3, r3, #32
 3200              		.loc 1 1391 5
 3201 0050 002B     		cmp	r3, #0
 3202 0052 04D0     		beq	.L231
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
 3203              		.loc 1 1394 5
 3204 0054 FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 3205              		.loc 1 1397 5
 3206 0058 074B     		ldr	r3, .L234
 3207 005a 2022     		movs	r2, #32
 3208 005c 5A63     		str	r2, [r3, #52]
 3209              	.L231:
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 3210              		.loc 1 1399 6
 3211 005e 064B     		ldr	r3, .L234
 3212 0060 5B6B     		ldr	r3, [r3, #52]
 3213 0062 03F04003 		and	r3, r3, #64
 3214              		.loc 1 1399 5
 3215 0066 002B     		cmp	r3, #0
 3216 0068 04D0     		beq	.L233
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
 3217              		.loc 1 1402 5
 3218 006a FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 3219              		.loc 1 1405 5
 3220 006e 024B     		ldr	r3, .L234
 3221 0070 4022     		movs	r2, #64
 3222 0072 5A63     		str	r2, [r3, #52]
 3223              	.L233:
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 81


1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3224              		.loc 1 1407 1
 3225 0074 00BF     		nop
 3226 0076 80BD     		pop	{r7, pc}
 3227              	.L235:
 3228              		.align	2
 3229              	.L234:
 3230 0078 00040140 		.word	1073808384
 3231              		.cfi_endproc
 3232              	.LFE361:
 3234              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 3235              		.align	1
 3236              		.weak	HAL_PWREx_PVM1Callback
 3237              		.syntax unified
 3238              		.thumb
 3239              		.thumb_func
 3241              	HAL_PWREx_PVM1Callback:
 3242              	.LFB362:
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3243              		.loc 1 1416 1
 3244              		.cfi_startproc
 3245              		@ args = 0, pretend = 0, frame = 0
 3246              		@ frame_needed = 1, uses_anonymous_args = 0
 3247              		@ link register save eliminated.
 3248 0000 80B4     		push	{r7}
 3249              		.cfi_def_cfa_offset 4
 3250              		.cfi_offset 7, -4
 3251 0002 00AF     		add	r7, sp, #0
 3252              		.cfi_def_cfa_register 7
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3253              		.loc 1 1420 1
 3254 0004 00BF     		nop
 3255 0006 BD46     		mov	sp, r7
 3256              		.cfi_def_cfa_register 13
 3257              		@ sp needed
 3258 0008 5DF8047B 		ldr	r7, [sp], #4
 3259              		.cfi_restore 7
 3260              		.cfi_def_cfa_offset 0
 3261 000c 7047     		bx	lr
 3262              		.cfi_endproc
 3263              	.LFE362:
 3265              		.section	.text.HAL_PWREx_PVM2Callback,"ax",%progbits
 3266              		.align	1
 3267              		.weak	HAL_PWREx_PVM2Callback
 3268              		.syntax unified
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 82


 3269              		.thumb
 3270              		.thumb_func
 3272              	HAL_PWREx_PVM2Callback:
 3273              	.LFB363:
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3274              		.loc 1 1429 1
 3275              		.cfi_startproc
 3276              		@ args = 0, pretend = 0, frame = 0
 3277              		@ frame_needed = 1, uses_anonymous_args = 0
 3278              		@ link register save eliminated.
 3279 0000 80B4     		push	{r7}
 3280              		.cfi_def_cfa_offset 4
 3281              		.cfi_offset 7, -4
 3282 0002 00AF     		add	r7, sp, #0
 3283              		.cfi_def_cfa_register 7
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3284              		.loc 1 1433 1
 3285 0004 00BF     		nop
 3286 0006 BD46     		mov	sp, r7
 3287              		.cfi_def_cfa_register 13
 3288              		@ sp needed
 3289 0008 5DF8047B 		ldr	r7, [sp], #4
 3290              		.cfi_restore 7
 3291              		.cfi_def_cfa_offset 0
 3292 000c 7047     		bx	lr
 3293              		.cfi_endproc
 3294              	.LFE363:
 3296              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 3297              		.align	1
 3298              		.weak	HAL_PWREx_PVM3Callback
 3299              		.syntax unified
 3300              		.thumb
 3301              		.thumb_func
 3303              	HAL_PWREx_PVM3Callback:
 3304              	.LFB364:
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3305              		.loc 1 1441 1
 3306              		.cfi_startproc
 3307              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 83


 3308              		@ frame_needed = 1, uses_anonymous_args = 0
 3309              		@ link register save eliminated.
 3310 0000 80B4     		push	{r7}
 3311              		.cfi_def_cfa_offset 4
 3312              		.cfi_offset 7, -4
 3313 0002 00AF     		add	r7, sp, #0
 3314              		.cfi_def_cfa_register 7
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3315              		.loc 1 1445 1
 3316 0004 00BF     		nop
 3317 0006 BD46     		mov	sp, r7
 3318              		.cfi_def_cfa_register 13
 3319              		@ sp needed
 3320 0008 5DF8047B 		ldr	r7, [sp], #4
 3321              		.cfi_restore 7
 3322              		.cfi_def_cfa_offset 0
 3323 000c 7047     		bx	lr
 3324              		.cfi_endproc
 3325              	.LFE364:
 3327              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 3328              		.align	1
 3329              		.weak	HAL_PWREx_PVM4Callback
 3330              		.syntax unified
 3331              		.thumb
 3332              		.thumb_func
 3334              	HAL_PWREx_PVM4Callback:
 3335              	.LFB365:
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 3336              		.loc 1 1452 1
 3337              		.cfi_startproc
 3338              		@ args = 0, pretend = 0, frame = 0
 3339              		@ frame_needed = 1, uses_anonymous_args = 0
 3340              		@ link register save eliminated.
 3341 0000 80B4     		push	{r7}
 3342              		.cfi_def_cfa_offset 4
 3343              		.cfi_offset 7, -4
 3344 0002 00AF     		add	r7, sp, #0
 3345              		.cfi_def_cfa_register 7
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 3346              		.loc 1 1456 1
 3347 0004 00BF     		nop
 3348 0006 BD46     		mov	sp, r7
 3349              		.cfi_def_cfa_register 13
 3350              		@ sp needed
 3351 0008 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 84


 3352              		.cfi_restore 7
 3353              		.cfi_def_cfa_offset 0
 3354 000c 7047     		bx	lr
 3355              		.cfi_endproc
 3356              	.LFE365:
 3358              		.text
 3359              	.Letext0:
 3360              		.file 2 "c:\\users\\isan\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 3361              		.file 3 "c:\\users\\isan\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 3362              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3363              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 3364              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3365              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 3366              		.file 8 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 3367              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 85


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_pwr_ex.c
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:20     .text.HAL_PWREx_GetVoltageRange:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:26     .text.HAL_PWREx_GetVoltageRange:0000000000000000 HAL_PWREx_GetVoltageRange
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:76     .text.HAL_PWREx_GetVoltageRange:000000000000003c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:81     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:87     .text.HAL_PWREx_ControlVoltageScaling:0000000000000000 HAL_PWREx_ControlVoltageScaling
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:277    .text.HAL_PWREx_ControlVoltageScaling:000000000000013c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:284    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:290    .text.HAL_PWREx_EnableBatteryCharging:0000000000000000 HAL_PWREx_EnableBatteryCharging
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:333    .text.HAL_PWREx_EnableBatteryCharging:0000000000000030 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:338    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:344    .text.HAL_PWREx_DisableBatteryCharging:0000000000000000 HAL_PWREx_DisableBatteryCharging
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:374    .text.HAL_PWREx_DisableBatteryCharging:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:379    .text.HAL_PWREx_EnableVddUSB:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:385    .text.HAL_PWREx_EnableVddUSB:0000000000000000 HAL_PWREx_EnableVddUSB
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:415    .text.HAL_PWREx_EnableVddUSB:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:420    .text.HAL_PWREx_DisableVddUSB:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:426    .text.HAL_PWREx_DisableVddUSB:0000000000000000 HAL_PWREx_DisableVddUSB
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:456    .text.HAL_PWREx_DisableVddUSB:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:461    .text.HAL_PWREx_EnableVddIO2:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:467    .text.HAL_PWREx_EnableVddIO2:0000000000000000 HAL_PWREx_EnableVddIO2
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:497    .text.HAL_PWREx_EnableVddIO2:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:502    .text.HAL_PWREx_DisableVddIO2:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:508    .text.HAL_PWREx_DisableVddIO2:0000000000000000 HAL_PWREx_DisableVddIO2
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:538    .text.HAL_PWREx_DisableVddIO2:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:543    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:549    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000000000000 HAL_PWREx_EnableInternalWakeUpLine
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:579    .text.HAL_PWREx_EnableInternalWakeUpLine:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:584    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:590    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000000000000 HAL_PWREx_DisableInternalWakeUpLine
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:620    .text.HAL_PWREx_DisableInternalWakeUpLine:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:625    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:631    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000000 HAL_PWREx_EnableGPIOPullUp
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:658    .text.HAL_PWREx_EnableGPIOPullUp:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:667    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000040 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:860    .text.HAL_PWREx_EnableGPIOPullUp:0000000000000168 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:865    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:871    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000000 HAL_PWREx_DisableGPIOPullUp
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:898    .text.HAL_PWREx_DisableGPIOPullUp:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:907    .text.HAL_PWREx_DisableGPIOPullUp:0000000000000040 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1033   .text.HAL_PWREx_DisableGPIOPullUp:00000000000000f0 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1038   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1044   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000000 HAL_PWREx_EnableGPIOPullDown
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1071   .text.HAL_PWREx_EnableGPIOPullDown:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1080   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000040 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1273   .text.HAL_PWREx_EnableGPIOPullDown:0000000000000168 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1278   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1284   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000000 HAL_PWREx_DisableGPIOPullDown
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1311   .text.HAL_PWREx_DisableGPIOPullDown:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1320   .text.HAL_PWREx_DisableGPIOPullDown:0000000000000040 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1447   .text.HAL_PWREx_DisableGPIOPullDown:00000000000000f4 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1452   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1458   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000000000000 HAL_PWREx_EnablePullUpPullDownConfig
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1488   .text.HAL_PWREx_EnablePullUpPullDownConfig:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1493   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1499   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000000000000 HAL_PWREx_DisablePullUpPullDownConfig
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 86


C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1529   .text.HAL_PWREx_DisablePullUpPullDownConfig:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1534   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1540   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000000000000 HAL_PWREx_EnableSRAM2ContentRetention
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1596   .text.HAL_PWREx_SetSRAM2ContentRetention:0000000000000000 HAL_PWREx_SetSRAM2ContentRetention
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1562   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1568   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000000000000 HAL_PWREx_DisableSRAM2ContentRetention
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1590   .text.HAL_PWREx_SetSRAM2ContentRetention:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1670   .text.HAL_PWREx_SetSRAM2ContentRetention:0000000000000064 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1675   .text.HAL_PWREx_EnableBORPVD_ULP:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1681   .text.HAL_PWREx_EnableBORPVD_ULP:0000000000000000 HAL_PWREx_EnableBORPVD_ULP
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1711   .text.HAL_PWREx_EnableBORPVD_ULP:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1716   .text.HAL_PWREx_DisableBORPVD_ULP:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1722   .text.HAL_PWREx_DisableBORPVD_ULP:0000000000000000 HAL_PWREx_DisableBORPVD_ULP
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1752   .text.HAL_PWREx_DisableBORPVD_ULP:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1757   .text.HAL_PWREx_EnableExtSMPS_0V95:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1763   .text.HAL_PWREx_EnableExtSMPS_0V95:0000000000000000 HAL_PWREx_EnableExtSMPS_0V95
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1793   .text.HAL_PWREx_EnableExtSMPS_0V95:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1798   .text.HAL_PWREx_DisableExtSMPS_0V95:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1804   .text.HAL_PWREx_DisableExtSMPS_0V95:0000000000000000 HAL_PWREx_DisableExtSMPS_0V95
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1834   .text.HAL_PWREx_DisableExtSMPS_0V95:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1839   .text.HAL_PWREx_EnableSRAM3ContentRetention:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1845   .text.HAL_PWREx_EnableSRAM3ContentRetention:0000000000000000 HAL_PWREx_EnableSRAM3ContentRetention
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1875   .text.HAL_PWREx_EnableSRAM3ContentRetention:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1880   .text.HAL_PWREx_DisableSRAM3ContentRetention:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1886   .text.HAL_PWREx_DisableSRAM3ContentRetention:0000000000000000 HAL_PWREx_DisableSRAM3ContentRetention
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1916   .text.HAL_PWREx_DisableSRAM3ContentRetention:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1921   .text.HAL_PWREx_EnablePVM1:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1927   .text.HAL_PWREx_EnablePVM1:0000000000000000 HAL_PWREx_EnablePVM1
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1957   .text.HAL_PWREx_EnablePVM1:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1962   .text.HAL_PWREx_DisablePVM1:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1968   .text.HAL_PWREx_DisablePVM1:0000000000000000 HAL_PWREx_DisablePVM1
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:1998   .text.HAL_PWREx_DisablePVM1:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2003   .text.HAL_PWREx_EnablePVM2:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2009   .text.HAL_PWREx_EnablePVM2:0000000000000000 HAL_PWREx_EnablePVM2
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2039   .text.HAL_PWREx_EnablePVM2:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2044   .text.HAL_PWREx_DisablePVM2:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2050   .text.HAL_PWREx_DisablePVM2:0000000000000000 HAL_PWREx_DisablePVM2
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2080   .text.HAL_PWREx_DisablePVM2:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2085   .text.HAL_PWREx_EnablePVM3:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2091   .text.HAL_PWREx_EnablePVM3:0000000000000000 HAL_PWREx_EnablePVM3
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2121   .text.HAL_PWREx_EnablePVM3:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2126   .text.HAL_PWREx_DisablePVM3:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2132   .text.HAL_PWREx_DisablePVM3:0000000000000000 HAL_PWREx_DisablePVM3
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2162   .text.HAL_PWREx_DisablePVM3:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2167   .text.HAL_PWREx_EnablePVM4:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2173   .text.HAL_PWREx_EnablePVM4:0000000000000000 HAL_PWREx_EnablePVM4
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2203   .text.HAL_PWREx_EnablePVM4:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2208   .text.HAL_PWREx_DisablePVM4:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2214   .text.HAL_PWREx_DisablePVM4:0000000000000000 HAL_PWREx_DisablePVM4
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2244   .text.HAL_PWREx_DisablePVM4:000000000000001c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2249   .text.HAL_PWREx_ConfigPVM:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2255   .text.HAL_PWREx_ConfigPVM:0000000000000000 HAL_PWREx_ConfigPVM
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2655   .text.HAL_PWREx_ConfigPVM:0000000000000290 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2658   .text.HAL_PWREx_ConfigPVM:0000000000000294 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2677   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2683   .text.HAL_PWREx_EnableLowPowerRunMode:0000000000000000 HAL_PWREx_EnableLowPowerRunMode
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2713   .text.HAL_PWREx_EnableLowPowerRunMode:000000000000001c $d
ARM GAS  C:\Users\isan\AppData\Local\Temp\cccDryEJ.s 			page 87


C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2718   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2724   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000000 HAL_PWREx_DisableLowPowerRunMode
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2804   .text.HAL_PWREx_DisableLowPowerRunMode:0000000000000064 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2811   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2817   .text.HAL_PWREx_EnterSTOP0Mode:0000000000000000 HAL_PWREx_EnterSTOP0Mode
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2894   .text.HAL_PWREx_EnterSTOP0Mode:000000000000004c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2900   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2906   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000000 HAL_PWREx_EnterSTOP1Mode
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2984   .text.HAL_PWREx_EnterSTOP1Mode:0000000000000050 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2990   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:2996   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000000 HAL_PWREx_EnterSTOP2Mode
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3074   .text.HAL_PWREx_EnterSTOP2Mode:0000000000000050 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3080   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3086   .text.HAL_PWREx_EnterSHUTDOWNMode:0000000000000000 HAL_PWREx_EnterSHUTDOWNMode
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3130   .text.HAL_PWREx_EnterSHUTDOWNMode:000000000000002c $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3136   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3142   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000000 HAL_PWREx_PVD_PVM_IRQHandler
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3241   .text.HAL_PWREx_PVM1Callback:0000000000000000 HAL_PWREx_PVM1Callback
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3272   .text.HAL_PWREx_PVM2Callback:0000000000000000 HAL_PWREx_PVM2Callback
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3303   .text.HAL_PWREx_PVM3Callback:0000000000000000 HAL_PWREx_PVM3Callback
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3334   .text.HAL_PWREx_PVM4Callback:0000000000000000 HAL_PWREx_PVM4Callback
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3230   .text.HAL_PWREx_PVD_PVM_IRQHandler:0000000000000078 $d
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3235   .text.HAL_PWREx_PVM1Callback:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3266   .text.HAL_PWREx_PVM2Callback:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3297   .text.HAL_PWREx_PVM3Callback:0000000000000000 $t
C:\Users\isan\AppData\Local\Temp\cccDryEJ.s:3328   .text.HAL_PWREx_PVM4Callback:0000000000000000 $t

UNDEFINED SYMBOLS
SystemCoreClock
HAL_PWR_PVDCallback
