

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21024|    21024|  0.105 ms|  0.105 ms|  21025|  21025|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_16_1_fu_34  |main_Pipeline_VITIS_LOOP_16_1  |     1002|     1002|   5.010 us|   5.010 us|   1002|   1002|       no|
        |grp_main_Pipeline_VITIS_LOOP_14_1_fu_44  |main_Pipeline_VITIS_LOOP_14_1  |    19009|    19009|  95.045 us|  95.045 us|  19009|  19009|       no|
        |grp_main_Pipeline_VITIS_LOOP_26_2_fu_51  |main_Pipeline_VITIS_LOOP_26_2  |     1007|     1007|   5.035 us|   5.035 us|   1007|   1007|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    1688|   1702|    -|
|Memory           |        9|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    240|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    3|    1698|   1955|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |dcmp_64ns_64ns_1_4_no_dsp_1_U13          |dcmp_64ns_64ns_1_4_no_dsp_1    |        0|   0|     0|     0|    0|
    |grp_main_Pipeline_VITIS_LOOP_14_1_fu_44  |main_Pipeline_VITIS_LOOP_14_1  |        0|   3|  1372|  1381|    0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_34  |main_Pipeline_VITIS_LOOP_16_1  |        0|   0|    23|    64|    0|
    |grp_main_Pipeline_VITIS_LOOP_26_2_fu_51  |main_Pipeline_VITIS_LOOP_26_2  |        0|   0|   293|   257|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                    |                               |        0|   3|  1688|  1702|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |f_U     |f_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    |w_U     |w_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1000|   64|     1|        64000|
    |hist_U  |w_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1000|   64|     1|        64000|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                 |        9|  0|   0|    0|  3000|  138|     3|       138000|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |icmp_ln29_fu_60_p2  |      icmp|   0|  0|  13|          10|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  13|          10|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  42|          8|    1|          8|
    |f_address0        |  14|          3|   10|         30|
    |f_ce0             |  14|          3|    1|          3|
    |f_we0             |   9|          2|    1|          2|
    |grp_fu_76_ce      |  14|          3|    1|          3|
    |grp_fu_76_opcode  |  14|          3|    5|         15|
    |grp_fu_76_p0      |  14|          3|   64|        192|
    |grp_fu_76_p1      |  14|          3|   64|        192|
    |hist_address0     |  20|          4|   10|         40|
    |hist_ce0          |  20|          4|    1|          4|
    |hist_d0           |  14|          3|   64|        192|
    |hist_we0          |  14|          3|    1|          3|
    |w_address0        |  14|          3|   10|         30|
    |w_ce0             |  14|          3|    1|          3|
    |w_we0             |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 240|         50|  235|        719|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  7|   0|    7|          0|
    |grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 10|   0|   10|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

