$date
	Fri Dec 28 09:24:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_top $end
$var reg 4 ! alu_op_i [3:0] $end
$var reg 5 " rs1_i [4:0] $end
$var reg 5 # rs2_i [4:0] $end
$var reg 1 $ rst_n $end
$var reg 32 % wdata_i [31:0] $end
$var reg 1 & wr_en $end
$var reg 5 ' wrs_i [4:0] $end
$var integer 32 ( i [31:0] $end
$scope module cpu_top_inst $end
$var wire 4 ) alu_op_i [3:0] $end
$var wire 32 * mem_read_data [31:0] $end
$var wire 5 + rs1_i [4:0] $end
$var wire 5 , rs2_i [4:0] $end
$var wire 1 $ rst_n $end
$var wire 32 - wdata_i [31:0] $end
$var wire 1 & wr_en $end
$var wire 5 . wrs_i [4:0] $end
$var wire 1 / z_flag_o $end
$var wire 1 0 sysclk $end
$var wire 32 1 rs2_data [31:0] $end
$var wire 32 2 rs1_data [31:0] $end
$var wire 32 3 alu_result_o [31:0] $end
$scope module alu_inst $end
$var wire 4 4 alu_op_i [3:0] $end
$var wire 1 / zero_o $end
$var wire 32 5 data2_i [31:0] $end
$var wire 32 6 data1_i [31:0] $end
$var reg 32 7 result_o [31:0] $end
$upscope $end
$scope module clk_gen_inst $end
$var reg 1 0 clk $end
$upscope $end
$scope module regfile_inst $end
$var wire 1 0 clk $end
$var wire 5 8 rs1_i [4:0] $end
$var wire 32 9 rs1_o [31:0] $end
$var wire 5 : rs2_i [4:0] $end
$var wire 32 ; rs2_o [31:0] $end
$var wire 1 $ rst_n $end
$var wire 32 < wdata_i [31:0] $end
$var wire 1 & wr_en $end
$var wire 5 = wrs_i [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 > \qout[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 ? \qout[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 @ \qout[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 A \qout[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 B \qout[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 C \qout[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 D \qout[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 E \qout[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 F \qout[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 G \qout[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 H \qout[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 I \qout[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 J \qout[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 K \qout[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 L \qout[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 M \qout[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 N \qout[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 O \qout[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 P \qout[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 Q \qout[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 R \qout[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 S \qout[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 T \qout[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 U \qout[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 V \qout[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 W \qout[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 X \qout[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 Y \qout[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 Z \qout[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 [ \qout[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 \ \qout[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 ] \qout[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
00
1/
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b100000 (
b0 '
0&
b0 %
0$
b0 #
b0 "
b0 !
$end
#50
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#100
00
#150
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#200
00
#250
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#300
00
#350
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#400
00
#450
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#500
00
#550
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#600
00
#650
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#700
00
#750
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#800
00
#850
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#900
00
#950
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#1000
00
1$
#1050
10
#1100
00
#1150
10
#1200
00
#1250
10
#1300
00
#1350
10
#1400
00
#1450
10
#1500
00
#1550
10
#1600
00
#1650
10
#1700
00
#1750
10
#1800
00
#1850
10
#1900
00
#1950
10
#2000
00
b111111110000000011111111 %
b111111110000000011111111 -
b111111110000000011111111 <
b1101 "
b1101 +
b1101 8
b1101 '
b1101 .
b1101 =
1&
#2050
0/
b111111110000000011111111 3
b111111110000000011111111 7
b111111110000000011111111 K
b111111110000000011111111 2
b111111110000000011111111 6
b111111110000000011111111 9
10
#2100
1/
b0 3
b0 7
00
b100 !
b100 )
b100 4
#2150
b111111110000000011111111 K
10
#2200
00
b1010 #
b1010 ,
b1010 :
b10001111111110001000111111111 %
b10001111111110001000111111111 -
b10001111111110001000111111111 <
b1010 '
b1010 .
b1010 =
#2250
0/
b111111110000000011111111 3
b111111110000000011111111 7
b10001111111110001000111111111 H
b10001111111110001000111111111 1
b10001111111110001000111111111 5
b10001111111110001000111111111 ;
10
#2300
00
#2350
b10001111111110001000111111111 H
10
#2400
00
#2450
b10001111111110001000111111111 H
10
#2500
00
#2550
b10001111111110001000111111111 H
10
#2600
00
#2650
b10001111111110001000111111111 H
10
#2700
1/
b0 3
b0 7
00
b1001 !
b1001 )
b1001 4
#2750
b10001111111110001000111111111 H
10
#2800
00
#2850
b10001111111110001000111111111 H
10
#2900
00
b11111111111111110000000000000000 %
b11111111111111110000000000000000 -
b11111111111111110000000000000000 <
b0 2
b0 6
b0 9
b10111 "
b10111 +
b10111 8
b10111 '
b10111 .
b10111 =
#2950
b11111111111111110000000000000000 U
b11111111111111110000000000000000 2
b11111111111111110000000000000000 6
b11111111111111110000000000000000 9
10
#3000
00
#3050
b11111111111111110000000000000000 U
10
#3100
00
#3150
b11111111111111110000000000000000 U
10
#3200
00
#3250
b11111111111111110000000000000000 U
10
#3300
00
#3350
b11111111111111110000000000000000 U
10
#3400
00
b11011110101011011011111011101111 %
b11011110101011011011111011101111 -
b11011110101011011011111011101111 <
#3450
b11011110101011011011111011101111 U
b11011110101011011011111011101111 2
b11011110101011011011111011101111 6
b11011110101011011011111011101111 9
10
#3500
00
#3550
b11011110101011011011111011101111 U
10
#3600
00
#3650
b11011110101011011011111011101111 U
10
#3700
00
#3750
b11011110101011011011111011101111 U
10
#3800
00
#3850
b11011110101011011011111011101111 U
10
#3900
00
b11111111111111110000000000000000 %
b11111111111111110000000000000000 -
b11111111111111110000000000000000 <
b0 2
b0 6
b0 9
b0 "
b0 +
b0 8
b0 '
b0 .
b0 =
#3950
10
#4000
00
#4050
10
#4100
00
#4150
10
#4200
00
#4250
10
#4300
00
#4350
10
#4400
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 1
b0 5
b0 ;
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
00
0$
#4450
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#4500
00
#4550
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#4600
00
#4650
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#4700
00
#4750
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#4800
00
#4850
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#4900
00
#4950
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#5000
00
#5050
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#5100
00
#5150
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#5200
00
#5250
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#5300
00
#5350
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
10
#5400
00
1$
#5450
10
#5500
00
#5550
10
#5600
00
#5650
10
#5700
00
#5750
10
#5800
00
#5850
10
#5900
00
