{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 10:14:51 2021 " "Info: Processing started: Sat Nov 13 10:14:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shukongfenpin -c shukongfenpin --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shukongfenpin -c shukongfenpin --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "co1 " "Info: Detected ripple clock \"co1\" as buffer" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "co1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register q1\[10\] register q1\[14\] 192.05 MHz 5.207 ns Internal " "Info: Clock \"clk\" has Internal fmax of 192.05 MHz between source register \"q1\[10\]\" and destination register \"q1\[14\]\" (period= 5.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.943 ns + Longest register register " "Info: + Longest register to register delay is 4.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q1\[10\] 1 REG LCFF_X19_Y7_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 3; REG Node = 'q1\[10\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[10] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.206 ns) 1.718 ns Equal0~3 2 COMB LCCOMB_X19_Y5_N26 1 " "Info: 2: + IC(1.512 ns) + CELL(0.206 ns) = 1.718 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { q1[10] Equal0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.589 ns) 2.673 ns Equal0~4 3 COMB LCCOMB_X19_Y5_N22 1 " "Info: 3: + IC(0.366 ns) + CELL(0.589 ns) = 2.673 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 3.238 ns Equal0~10 4 COMB LCCOMB_X19_Y5_N18 17 " "Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 3.238 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 17; COMB Node = 'Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal0~4 Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.660 ns) 4.943 ns q1\[14\] 5 REG LCFF_X19_Y7_N29 3 " "Info: 5: + IC(1.045 ns) + CELL(0.660 ns) = 4.943 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Equal0~10 q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 33.60 % ) " "Info: Total cell delay = 1.661 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.282 ns ( 66.40 % ) " "Info: Total interconnect delay = 3.282 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { q1[10] Equal0~3 Equal0~4 Equal0~10 q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { q1[10] {} Equal0~3 {} Equal0~4 {} Equal0~10 {} q1[14] {} } { 0.000ns 1.512ns 0.366ns 0.359ns 1.045ns } { 0.000ns 0.206ns 0.589ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.731 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns q1\[14\] 3 REG LCFF_X19_Y7_N29 3 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.731 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns q1\[10\] 3 REG LCFF_X19_Y7_N21 3 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 3; REG Node = 'q1\[10\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl q1[10] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[10] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[10] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[10] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[10] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { q1[10] Equal0~3 Equal0~4 Equal0~10 q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { q1[10] {} Equal0~3 {} Equal0~4 {} Equal0~10 {} q1[14] {} } { 0.000ns 1.512ns 0.366ns 0.359ns 1.045ns } { 0.000ns 0.206ns 0.589ns 0.206ns 0.660ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[10] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[10] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q1\[14\] E\[0\] clk 12.322 ns register " "Info: tsu for register \"q1\[14\]\" (data pin = \"E\[0\]\", clock pin = \"clk\") is 12.322 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.093 ns + Longest pin register " "Info: + Longest pin to register delay is 15.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns E\[0\] 1 PIN PIN_96 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 2; PIN Node = 'E\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[0] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.178 ns) + CELL(0.596 ns) 7.709 ns Add0~1 2 COMB LCCOMB_X22_Y7_N0 2 " "Info: 2: + IC(6.178 ns) + CELL(0.596 ns) = 7.709 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { E[0] Add0~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.795 ns Add0~3 3 COMB LCCOMB_X22_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 7.795 ns; Loc. = LCCOMB_X22_Y7_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.881 ns Add0~5 4 COMB LCCOMB_X22_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 7.881 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.967 ns Add0~7 5 COMB LCCOMB_X22_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 7.967 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.053 ns Add0~9 6 COMB LCCOMB_X22_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.053 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.139 ns Add0~11 7 COMB LCCOMB_X22_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.139 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.225 ns Add0~13 8 COMB LCCOMB_X22_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.225 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.415 ns Add0~15 9 COMB LCCOMB_X22_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 8.415 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.501 ns Add0~17 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 8.501 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.587 ns Add0~19 11 COMB LCCOMB_X22_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 8.587 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.673 ns Add0~21 12 COMB LCCOMB_X22_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 8.673 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.759 ns Add0~23 13 COMB LCCOMB_X22_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 8.759 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.845 ns Add0~25 14 COMB LCCOMB_X22_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 8.845 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.351 ns Add0~26 15 COMB LCCOMB_X22_Y7_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 9.351 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~25 Add0~26 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.651 ns) 11.868 ns Equal0~3 16 COMB LCCOMB_X19_Y5_N26 1 " "Info: 16: + IC(1.866 ns) + CELL(0.651 ns) = 11.868 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { Add0~26 Equal0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.589 ns) 12.823 ns Equal0~4 17 COMB LCCOMB_X19_Y5_N22 1 " "Info: 17: + IC(0.366 ns) + CELL(0.589 ns) = 12.823 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 13.388 ns Equal0~10 18 COMB LCCOMB_X19_Y5_N18 17 " "Info: 18: + IC(0.359 ns) + CELL(0.206 ns) = 13.388 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 17; COMB Node = 'Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal0~4 Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.660 ns) 15.093 ns q1\[14\] 19 REG LCFF_X19_Y7_N29 3 " "Info: 19: + IC(1.045 ns) + CELL(0.660 ns) = 15.093 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Equal0~10 q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.279 ns ( 34.98 % ) " "Info: Total cell delay = 5.279 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.814 ns ( 65.02 % ) " "Info: Total interconnect delay = 9.814 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.093 ns" { E[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~26 Equal0~3 Equal0~4 Equal0~10 q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "15.093 ns" { E[0] {} E[0]~combout {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~26 {} Equal0~3 {} Equal0~4 {} Equal0~10 {} q1[14] {} } { 0.000ns 0.000ns 6.178ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.866ns 0.366ns 0.359ns 1.045ns } { 0.000ns 0.935ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.589ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.731 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns q1\[14\] 3 REG LCFF_X19_Y7_N29 3 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.093 ns" { E[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~26 Equal0~3 Equal0~4 Equal0~10 q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "15.093 ns" { E[0] {} E[0]~combout {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~26 {} Equal0~3 {} Equal0~4 {} Equal0~10 {} q1[14] {} } { 0.000ns 0.000ns 6.178ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.866ns 0.366ns 0.359ns 1.045ns } { 0.000ns 0.935ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.589ns 0.206ns 0.660ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk co co2 10.188 ns register " "Info: tco from clock \"clk\" to destination pin \"co\" through register \"co2\" is 10.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.697 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.970 ns) 3.637 ns co1 2 REG LCFF_X19_Y5_N25 1 " "Info: 2: + IC(1.567 ns) + CELL(0.970 ns) = 3.637 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 1; REG Node = 'co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { clk co1 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.666 ns) 4.697 ns co2 3 REG LCFF_X19_Y5_N31 2 " "Info: 3: + IC(0.394 ns) + CELL(0.666 ns) = 4.697 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 2; REG Node = 'co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { co1 co2 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 58.25 % ) " "Info: Total cell delay = 2.736 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.961 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.961 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { clk co1 co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { clk {} clk~combout {} co1 {} co2 {} } { 0.000ns 0.000ns 1.567ns 0.394ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.187 ns + Longest register pin " "Info: + Longest register to pin delay is 5.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns co2 1 REG LCFF_X19_Y5_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 2; REG Node = 'co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { co2 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(3.056 ns) 5.187 ns co 2 PIN PIN_94 0 " "Info: 2: + IC(2.131 ns) + CELL(3.056 ns) = 5.187 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'co'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.187 ns" { co2 co } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 58.92 % ) " "Info: Total cell delay = 3.056 ns ( 58.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 41.08 % ) " "Info: Total interconnect delay = 2.131 ns ( 41.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.187 ns" { co2 co } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.187 ns" { co2 {} co {} } { 0.000ns 2.131ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { clk co1 co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { clk {} clk~combout {} co1 {} co2 {} } { 0.000ns 0.000ns 1.567ns 0.394ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.187 ns" { co2 co } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.187 ns" { co2 {} co {} } { 0.000ns 2.131ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "co1 E\[3\] clk -3.232 ns register " "Info: th for register \"co1\" (data pin = \"E\[3\]\", clock pin = \"clk\") is -3.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.333 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.666 ns) 3.333 ns co1 2 REG LCFF_X19_Y5_N25 1 " "Info: 2: + IC(1.567 ns) + CELL(0.666 ns) = 3.333 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 1; REG Node = 'co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { clk co1 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.99 % ) " "Info: Total cell delay = 1.766 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.567 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.567 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { clk co1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "3.333 ns" { clk {} clk~combout {} co1 {} } { 0.000ns 0.000ns 1.567ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.871 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns E\[3\] 1 PIN PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'E\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[3] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.615 ns) 3.037 ns Add0~6 2 COMB LCCOMB_X22_Y7_N6 1 " "Info: 2: + IC(1.312 ns) + CELL(0.615 ns) = 3.037 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 1; COMB Node = 'Add0~6'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { E[3] Add0~6 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.206 ns) 4.703 ns Equal0~6 3 COMB LCCOMB_X19_Y5_N4 1 " "Info: 3: + IC(1.460 ns) + CELL(0.206 ns) = 4.703 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 1; COMB Node = 'Equal0~6'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { Add0~6 Equal0~6 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.370 ns) 5.446 ns Equal0~7 4 COMB LCCOMB_X19_Y5_N20 1 " "Info: 4: + IC(0.373 ns) + CELL(0.370 ns) = 5.446 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 1; COMB Node = 'Equal0~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { Equal0~6 Equal0~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 6.190 ns Equal0~10 5 COMB LCCOMB_X19_Y5_N18 17 " "Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 6.190 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 17; COMB Node = 'Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Equal0~7 Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 6.763 ns co1~feeder 6 COMB LCCOMB_X19_Y5_N24 1 " "Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 6.763 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 1; COMB Node = 'co1~feeder'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Equal0~10 co1~feeder } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.871 ns co1 7 REG LCFF_X19_Y5_N25 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.871 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 1; REG Node = 'co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { co1~feeder co1 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "E:/quartus ii 9.0/LK1113/shukongfenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.985 ns ( 43.44 % ) " "Info: Total cell delay = 2.985 ns ( 43.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.886 ns ( 56.56 % ) " "Info: Total interconnect delay = 3.886 ns ( 56.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { E[3] Add0~6 Equal0~6 Equal0~7 Equal0~10 co1~feeder co1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { E[3] {} E[3]~combout {} Add0~6 {} Equal0~6 {} Equal0~7 {} Equal0~10 {} co1~feeder {} co1 {} } { 0.000ns 0.000ns 1.312ns 1.460ns 0.373ns 0.374ns 0.367ns 0.000ns } { 0.000ns 1.110ns 0.615ns 0.206ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { clk co1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "3.333 ns" { clk {} clk~combout {} co1 {} } { 0.000ns 0.000ns 1.567ns } { 0.000ns 1.100ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { E[3] Add0~6 Equal0~6 Equal0~7 Equal0~10 co1~feeder co1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { E[3] {} E[3]~combout {} Add0~6 {} Equal0~6 {} Equal0~7 {} Equal0~10 {} co1~feeder {} co1 {} } { 0.000ns 0.000ns 1.312ns 1.460ns 0.373ns 0.374ns 0.367ns 0.000ns } { 0.000ns 1.110ns 0.615ns 0.206ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 10:14:51 2021 " "Info: Processing ended: Sat Nov 13 10:14:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
